{
  "stm32c011d6y6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c011f4p6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c011f4u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c011f6p6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c011f6u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c011j4m6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c011j6m6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031c4t6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031c4u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031c6t6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031c6u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031f4p6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031f6p6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031g4u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031g6u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031k4t6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031k4u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031k6t6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32c031k6u6": {
    "diffs": {},
    "modm_vectors": 21,
    "owl_vectors": 21
  },
  "stm32f030c6t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 27
  },
  "stm32f030c8t6": {
    "diffs": {},
    "modm_vectors": 25,
    "owl_vectors": 27
  },
  "stm32f030cct6": {
    "diffs": {
      "18": "missing"
    },
    "modm_vectors": 27,
    "owl_vectors": 27
  },
  "stm32f030f4p6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 27
  },
  "stm32f030k6t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 27
  },
  "stm32f030r8t6": {
    "diffs": {},
    "modm_vectors": 25,
    "owl_vectors": 27
  },
  "stm32f030rct6": {
    "diffs": {
      "18": "missing"
    },
    "modm_vectors": 27,
    "owl_vectors": 27
  },
  "stm32f031c4t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031c6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031c6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031e6y6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031f4p6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031f4p7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031f6p6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031f6p7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031g4u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031g4u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031g6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031g6u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031k4u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031k6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031k6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031k6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f031k6u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 22,
    "owl_vectors": 32
  },
  "stm32f038c6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 21,
    "owl_vectors": 32
  },
  "stm32f038c6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 21,
    "owl_vectors": 32
  },
  "stm32f038e6y6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 21,
    "owl_vectors": 32
  },
  "stm32f038f6p6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 21,
    "owl_vectors": 32
  },
  "stm32f038g6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 21,
    "owl_vectors": 32
  },
  "stm32f038k6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 21,
    "owl_vectors": 32
  },
  "stm32f042c4t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042c4u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042c6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042c6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042c6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042c6u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042f4p6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042f6p6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042f6p7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042g4u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042g6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042g6u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042k4t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042k4u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042k6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042k6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042k6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042k6u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f042t6y6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f048c6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f048g6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f048t6y6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 32
  },
  "stm32f051c4t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c4u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c6u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c8t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c8u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051c8u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k4t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k4t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k4u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k4u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k6u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k6u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k8t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k8u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051k8u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051r4t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051r6t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051r6t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051r8h6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051r8h7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051r8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051r8t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f051t8y6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32f058c8u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32f058r8h6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32f058r8h7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32f058r8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32f058r8t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32f058t8y6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32f070c6t6": {
    "diffs": {},
    "modm_vectors": 22,
    "owl_vectors": 27
  },
  "stm32f070cbt6": {
    "diffs": {
      "18": "missing"
    },
    "modm_vectors": 28,
    "owl_vectors": 27
  },
  "stm32f070f6p6": {
    "diffs": {},
    "modm_vectors": 22,
    "owl_vectors": 27
  },
  "stm32f070rbt6": {
    "diffs": {
      "18": "missing"
    },
    "modm_vectors": 28,
    "owl_vectors": 27
  },
  "stm32f071c8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071c8u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071cbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071cbt7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071cbu6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071cbu7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071cby6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071cby7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071rbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071rbt7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071v8h6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071v8h7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071v8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071v8t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071vbh6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f071vbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f072c8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072c8t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072c8u6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072c8u7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072cbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072cbt7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072cbu6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072cbu7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072cby6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072cby7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072r8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072r8t7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072rbh6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072rbh7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072rbi6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072rbi7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072rbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072rbt7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072v8h6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072v8t6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072vbh6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f072vbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078cbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078cbu6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078cby6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078rbh6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078rbh7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078rbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078rbt7": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078vbh6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f078vbt6": {
    "diffs": {
      "10": [
        "DMA1_CHANNEL2_3",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CHANNEL4_5_6_7",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32f091cbt6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091cbt7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091cbu6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091cbu7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091cct6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091cct7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091ccu6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091ccu7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091rbt6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091rch6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091rch7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091rct6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091rct7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091rcy6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091rcy7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091vbt6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091vbt7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091vch6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091vch7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091vct6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f091vct7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098cct6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098cct7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098ccu6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098ccu7": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098rch6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098rct6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098rcy6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098vch6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f098vct6": {
    "diffs": {
      "9": [
        "DMA1_CH1",
        "DMA1_CHANNEL1"
      ],
      "10": [
        "DMA1_CH2_3_DMA2_CH1_2",
        "DMA2_CHANNEL1_2_DMA_CH2_3"
      ],
      "11": [
        "DMA1_CH4_7_DMA2_CH3_5",
        "DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32f100c4t6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100c6t6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100c8t6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100cbt6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100r4h6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100r4t6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100r6h6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100r6t6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100r8h6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100r8t6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100rbh6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100rbt6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100rct6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100rdt6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100ret6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100v8t6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100vbt6": {
    "diffs": {},
    "modm_vectors": 41,
    "owl_vectors": 54
  },
  "stm32f100vct6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100vdt6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100vet6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100zct6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100zdt6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f100zet6": {
    "diffs": {},
    "modm_vectors": 53,
    "owl_vectors": 54
  },
  "stm32f101c4t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 60
  },
  "stm32f101c6t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 60
  },
  "stm32f101c8t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101c8u6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101cbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101cbu6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101r4t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 60
  },
  "stm32f101r6t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 60
  },
  "stm32f101r8t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101rbh6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101rbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101rct6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101rdt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101ret6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101rft6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 51,
    "owl_vectors": 60
  },
  "stm32f101rgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 51,
    "owl_vectors": 60
  },
  "stm32f101t4u6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 60
  },
  "stm32f101t6u6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 60
  },
  "stm32f101t8u6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101tbu6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101v8t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101vbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 34,
    "owl_vectors": 60
  },
  "stm32f101vct6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101vdt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101vet6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101vft6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 51,
    "owl_vectors": 60
  },
  "stm32f101vgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 51,
    "owl_vectors": 60
  },
  "stm32f101zct6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101zdt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101zet6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 45,
    "owl_vectors": 60
  },
  "stm32f101zft6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 51,
    "owl_vectors": 60
  },
  "stm32f101zgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 51,
    "owl_vectors": 60
  },
  "stm32f102c4t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 60
  },
  "stm32f102c6t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 60
  },
  "stm32f102c8t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 37,
    "owl_vectors": 60
  },
  "stm32f102cbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 37,
    "owl_vectors": 60
  },
  "stm32f102r4t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 60
  },
  "stm32f102r6t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 60
  },
  "stm32f102r8t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 37,
    "owl_vectors": 60
  },
  "stm32f102rbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 37,
    "owl_vectors": 60
  },
  "stm32f103c4t6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103c6t6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103c6u6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103c8t6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103c8t7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103cbt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103cbt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103cbu6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103cbu7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103r4h6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103r4t6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103r6h6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103r6t6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103r8h6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103r8h7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103r8t6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103r8t7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103rbh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103rbh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103rbt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103rbt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103rct6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rct7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rcy6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rcy7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rdt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rdy6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103ret6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103ret7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rey6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rey7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rft6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rft7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rgt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103rgt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103t4u6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103t6u6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 38,
    "owl_vectors": 60
  },
  "stm32f103t8u6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103t8u7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103tbu6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103tbu7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103v8h6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103v8t6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103vbh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103vbh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103vbi6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103vbi7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103vbt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103vbt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 43,
    "owl_vectors": 60
  },
  "stm32f103vch6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vch7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vct6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vct7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vdh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vdh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vdt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vdt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103veh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103veh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vet6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vet7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vft6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vft7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vgt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103vgt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zch6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zch7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zct6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zct7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zdh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zdh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zdt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zdt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zeh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zeh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zet6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zet7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zfh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zfh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zft6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zft7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zgh6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zgh7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zgt6": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f103zgt7": {
    "diffs": {
      "19": [
        "USB_HP_CAN1_TX",
        "USB_HP_CAN_TX"
      ],
      "20": [
        "USB_LP_CAN1_RX0",
        "USB_LP_CAN_RX0"
      ],
      "21": [
        "CAN1_RX1",
        "CAN_RX1"
      ],
      "22": [
        "CAN1_SCE",
        "CAN_SCE"
      ],
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 60,
    "owl_vectors": 60
  },
  "stm32f105r8t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105r8t7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105rbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105rbt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105rct6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105rct7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105v8h6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105v8h7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105v8t6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105v8t7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105vbh6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105vbh7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105vbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105vbt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105vct6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f105vct7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 61
  },
  "stm32f107rbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107rbt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107rct6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107rct7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107vbt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107vbt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107vch6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107vch7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107vct6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f107vct7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "RTCALARM"
      ]
    },
    "modm_vectors": 61,
    "owl_vectors": 61
  },
  "stm32f205rbt6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rbt7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rct6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rct7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205ret6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205ret7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rey6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rey7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rft6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rge6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rge7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rgt6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rgt7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rgy6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205rgy7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vbt6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vct6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vct7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vet6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vet7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vft6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vgt6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205vgt7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205zct6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205zct7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205zet6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205zet7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205zft6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205zgt6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f205zgt7": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 81
  },
  "stm32f207ich6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207ict6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207ieh6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207iet6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207ifh6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207ift6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207igh6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207igh7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207igt6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207igt7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207vct6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207vct7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207vet6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207vft6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207vgt6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207vgt7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207zct6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207zct7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207zet6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207zft6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207zgt6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f207zgt7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 81
  },
  "stm32f215ret6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f215rgt6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f215vet6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f215vgt6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f215vgt7": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f215zet6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f215zgt6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f215zgt7": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 81
  },
  "stm32f217ieh6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217iet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217igh6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217igh7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217igt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217igt7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217vet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217vgt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217zet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217zet7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f217zgt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 81
  },
  "stm32f301c6t6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301c6t7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301c8t6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301c8t7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301c8y6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301c8y7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k6t6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k6t7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k6u6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k6u7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k8t6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k8t7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k8u6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301k8u7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301r6t6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f301r8t6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 42,
    "owl_vectors": 40
  },
  "stm32f302c6t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302c8t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302c8t7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302c8y6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302c8y7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302cbt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302cbt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302cct6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302cct7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302k6u6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302k8u6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302k8u7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302r6t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302r8t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302r8t7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f302rbt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302rbt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302rct6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302rct7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302rdt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302rdt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302ret6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302ret7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302vbt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302vct6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302vct7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302vcy6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302vcy7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 58,
    "owl_vectors": 58
  },
  "stm32f302vdh6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302vdt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302veh6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302vet6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302zdt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302zet6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f302zet7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 62,
    "owl_vectors": 58
  },
  "stm32f303c6t6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303c8t6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303c8y6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303cbt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303cbt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303cct6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303cct7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303k6t6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303k6u6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303k8t6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303k8u6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303r6t6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303r8t6": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303r8t7": {
    "diffs": {},
    "modm_vectors": 43,
    "owl_vectors": 43
  },
  "stm32f303rbt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303rbt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303rct6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303rct7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303rdt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303rdt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303ret6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303ret7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303vbt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303vbt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303vct6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303vct7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303vcy6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303vcy7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ]
    },
    "modm_vectors": 66,
    "owl_vectors": 70
  },
  "stm32f303vdh6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303vdt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303veh6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303veh7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303vet6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303vet7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303vey6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303vey7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303zdt6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303zdt7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303zet6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f303zet7": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "42": "missing",
      "76": [
        "USBWAKEUP_RMP",
        "USB_WAKEUP_RMP"
      ],
      "84": "missing"
    },
    "modm_vectors": 74,
    "owl_vectors": 70
  },
  "stm32f318c8t6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 41,
    "owl_vectors": 40
  },
  "stm32f318c8y6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 41,
    "owl_vectors": 40
  },
  "stm32f318k8u6": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 41,
    "owl_vectors": 40
  },
  "stm32f318k8u7": {
    "diffs": {
      "36": "missing",
      "51": "missing"
    },
    "modm_vectors": 41,
    "owl_vectors": 40
  },
  "stm32f328c8t6": {
    "diffs": {},
    "modm_vectors": 42,
    "owl_vectors": 43
  },
  "stm32f334c4t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334c6t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334c6t7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334c8t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334c8t7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334c8y6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334c8y7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k4t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k4u6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k4u7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k6t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k6t7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k6u6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k6u7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k8t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k8t7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k8u6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334k8u7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334r6t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334r8t6": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f334r8t7": {
    "diffs": {},
    "modm_vectors": 50,
    "owl_vectors": 50
  },
  "stm32f358cct6": {
    "diffs": {
      "19": "missing",
      "20": "missing"
    },
    "modm_vectors": 61,
    "owl_vectors": 70
  },
  "stm32f358rct6": {
    "diffs": {
      "19": "missing",
      "20": "missing"
    },
    "modm_vectors": 61,
    "owl_vectors": 70
  },
  "stm32f358vct6": {
    "diffs": {
      "19": "missing",
      "20": "missing"
    },
    "modm_vectors": 61,
    "owl_vectors": 70
  },
  "stm32f373c8t6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373cbt6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373cbt7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373cct6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373cct7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373r8t6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373rbt6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373rbt7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373rct6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373v8h6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373v8t6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vbh6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vbh7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vbt6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vbt7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vch6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vch7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vct6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f373vct7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 64
  },
  "stm32f378cct6": {
    "diffs": {},
    "modm_vectors": 60,
    "owl_vectors": 64
  },
  "stm32f378rct6": {
    "diffs": {},
    "modm_vectors": 60,
    "owl_vectors": 64
  },
  "stm32f378rcy6": {
    "diffs": {},
    "modm_vectors": 60,
    "owl_vectors": 64
  },
  "stm32f378vch6": {
    "diffs": {},
    "modm_vectors": 60,
    "owl_vectors": 64
  },
  "stm32f378vct6": {
    "diffs": {},
    "modm_vectors": 60,
    "owl_vectors": 64
  },
  "stm32f398vet6": {
    "diffs": {
      "19": "missing",
      "20": "missing",
      "84": "missing"
    },
    "modm_vectors": 69,
    "owl_vectors": 70
  },
  "stm32f401cbu3": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401cbu6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401cbu7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401cby6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ccf6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ccf7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ccu6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ccu7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ccy6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ccy7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401cdu6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401cdy6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ceu6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401cey6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401rbt6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401rct6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401rct7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401rdt6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401rdt7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ret6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401ret7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vbh3": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vbh6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vbh7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vbt3": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vbt6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vbt7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vch6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vch7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vct6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vct7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vdh6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vdt6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401veh6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401veh7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vet6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f401vet7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 56
  },
  "stm32f405oey6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f405ogy6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f405rgt6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f405rgt7": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f405vgt6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f405vgt7": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f405zgt6": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f405zgt7": {
    "diffs": {},
    "modm_vectors": 78,
    "owl_vectors": 82
  },
  "stm32f407ieh6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407ieh7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407iet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407iet7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407igh6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407igh7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407igt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407igt7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407vet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407vgt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407vgt7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407zet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407zet7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407zgt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f407zgt7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 82
  },
  "stm32f410c8t3": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410c8t6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410c8t7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410c8u6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410c8u7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410cbt3": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410cbt6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410cbt7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410cbu3": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410cbu6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410cbu7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410r8i3": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410r8i6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410r8i7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410r8t6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410rbi3": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410rbi6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410rbi7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410rbt3": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410rbt6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410rbt7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 52,
    "owl_vectors": 54
  },
  "stm32f410t8y6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 49,
    "owl_vectors": 54
  },
  "stm32f410tby3": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 49,
    "owl_vectors": 54
  },
  "stm32f410tby6": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 49,
    "owl_vectors": 54
  },
  "stm32f410tby7": {
    "diffs": {
      "95": [
        "FMPI2C1_EV",
        "I2C4_EV"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2C4_ER"
      ]
    },
    "modm_vectors": 49,
    "owl_vectors": 54
  },
  "stm32f411ccu6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ccu7": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ccy6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ccy7": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ceu3": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ceu6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ceu7": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411cey3": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411cey6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411cey7": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411rct6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411rct7": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ret6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411ret7": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411vch6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411vct6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411veh6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f411vet6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 57
  },
  "stm32f412ceu6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 77,
    "owl_vectors": 79
  },
  "stm32f412cgu6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 77,
    "owl_vectors": 79
  },
  "stm32f412ret6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412ret7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412rey6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412rey6p": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412rey7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412rey7p": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412rgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412rgy6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412rgy6p": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412veh3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412veh6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412veh7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412vet3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412vet6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412vet7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412vgh6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412vgh7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412vgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412vgt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zej3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zej6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zej7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zet3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zet6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zet7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zgj6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zgj7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f412zgt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 78,
    "owl_vectors": 79
  },
  "stm32f413cgu3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413cgu6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413cgu7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413chu3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413chu6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413chu7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413mgy3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413mgy6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413mgy7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413mhy3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413mhy6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413mhy7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413rgt3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413rgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413rgt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413rht3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413rht6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413rht7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vgh3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vgh6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vgh7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vgt3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vgt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vhh3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vhh6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vhh7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vht3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vht6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413vht7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zgj3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zgj6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zgj7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zgt3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zgt6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zgt7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zhj3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zhj6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zhj7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zht3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zht6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f413zht7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 96
  },
  "stm32f415ogy6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 82
  },
  "stm32f415rgt6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 82
  },
  "stm32f415vgt6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 82
  },
  "stm32f415zgt6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 82
  },
  "stm32f417ieh6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417iet6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417igh6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417igh7": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417igt6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417igt7": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417vet6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417vgt6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417vgt7": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417zet6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f417zgt6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 82
  },
  "stm32f423chu3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423chu6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423chu7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423mhy3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423mhy6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423mhy7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423rht3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423rht6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423rht7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423vhh3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423vhh6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423vhh7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423vht3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423vht6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423vht7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423zhj3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423zhj6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423zhj7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423zht3": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423zht6": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f423zht7": {
    "diffs": {
      "41": [
        "RTC_ALARM",
        "EXTI17_RTCALARM"
      ],
      "92": [
        "QUADSPI",
        "QUAD-SPI"
      ],
      "95": [
        "FMPI2C1_EV",
        "I2CFMP1EVENT"
      ],
      "96": [
        "FMPI2C1_ER",
        "I2CFMP1ERROR"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 96
  },
  "stm32f427agh6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427aih6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427igh6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427igt6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427iih6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427iih7": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427iit6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427iit7": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427vgt6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427vit6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427vit7": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427zgt6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427zit6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f427zit7": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32f429agh6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429aih6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429bet6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429bgt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429bit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429bit7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429ieh6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429iet6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429igh6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429igt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429iih6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429iit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429neh6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429ngh6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429nih6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429nih7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429vet6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429vgt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429vit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429zet6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429zgt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429zgy6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429zit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429zit7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429ziy6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f429ziy7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32f437aih6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437igh6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437igt6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437iih6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437iih7": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437iit6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437iit7": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437vgt6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437vgt7": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437vit6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437vit7": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437zgt6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437zit6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f437zit7": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32f439aih6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439bgt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439bit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439bit7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439igh6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439igt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439iih6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439iih7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439iit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439iit7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439ngh6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439nih6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439vgt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439vit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439zgt6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439zgt7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439zgy6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439zgy7": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439zit6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f439ziy6": {
    "diffs": {
      "88": "missing"
    },
    "modm_vectors": 91,
    "owl_vectors": 90
  },
  "stm32f446mcy6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446mey6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446rct6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446rct7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446ret6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446ret7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446vct6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446vct7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446vet6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446vet7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zch6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zch7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zcj6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zcj7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zct6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zct7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zeh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zeh7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zej6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zej7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zet6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f446zet7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "94": [
        "SPDIF_RX",
        "SPDIF-RX"
      ],
      "96": [
        "FMPI2C1_ER",
        "FMPI2C1ERROR"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 86
  },
  "stm32f469aeh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469aeh7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469aey6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469agh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469agy6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469aih6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469aiy6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469bet6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469bgt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469bit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469bit7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469ieh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469iet6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469igh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469igt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469iih6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469iit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469neh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469ngh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469nih6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469nih7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469vet6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469vgt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469vit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469zet6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469zgt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f469zit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 92,
    "owl_vectors": 92
  },
  "stm32f479agh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479agy6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479aih6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479aiy6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479bgt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479bit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479igh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479igt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479igt7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479iih6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479iih7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479iit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479iit7": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479ngh6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479nih6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479vgt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479vit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479zgt6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f479zit6": {
    "diffs": {
      "42": [
        "OTG_FS_WKP",
        "OTG_FSWKP"
      ],
      "88": "missing"
    },
    "modm_vectors": 93,
    "owl_vectors": 92
  },
  "stm32f722ick6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722ict6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722iek6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722iek7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722iet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722iet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722rct6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722ret6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722ret7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722vct6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722vet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722vet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722zct6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722zet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f722zet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723ick6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723ict6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723iek6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723iek7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723iet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723iet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723vct6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723vcy6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723vet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723vey6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723zci6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723zct6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723zei6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723zei7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723zet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f723zet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 85,
    "owl_vectors": 84
  },
  "stm32f730i8k6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f730i8k7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f730r8t6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f730r8t7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f730v8t6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f730v8t7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f730z8t6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f730z8t7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732iek6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732iek7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732iet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732iet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732ret6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732ret7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732vet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732vet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732zet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f732zet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733iek6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733iek7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733iet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733iet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733vet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733vey6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733zei6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733zei7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733zet6": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f733zet7": {
    "diffs": {
      "61": "missing",
      "62": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 84
  },
  "stm32f745iek6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745iek7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745iet6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745iet7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745igk6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745igk7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745igt6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745igt7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745veh6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745veh7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745vet6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745vet7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745vgh6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745vgt6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745zet6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745zgt6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f745zgt7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 95,
    "owl_vectors": 97
  },
  "stm32f746bet6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746bgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746bgt7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746iek6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746iet6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746igk6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746igk7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746igt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746igt7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746neh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746ngh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746ngh7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746veh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746vet6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746vgh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746vgh7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746vgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746vgt7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746zet6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746zey6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746zgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746zgt7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746zgy6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f746zgy7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 97,
    "owl_vectors": 97
  },
  "stm32f750n8h6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f750n8h7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f750v8t6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f750v8t7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f750z8t6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f750z8t7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756bgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756igk6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756igt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756ngh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756vgh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756vgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756zgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f756zgy6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 98,
    "owl_vectors": 97
  },
  "stm32f765bgt6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765bit6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765igk6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765igt6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765iik6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765iik7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765iit6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765iit7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765ngh6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765ngh7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765nih6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765nih7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765vgh6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765vgh7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765vgt6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765vgt7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765vih6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765vit6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765zgt6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765zgt7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765zit6": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f765zit7": {
    "diffs": {
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 105,
    "owl_vectors": 109
  },
  "stm32f767bgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767bit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767igk6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767igt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767iik6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767iit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767ngh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767nih6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767nih7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vgh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vgh7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vgt7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vih6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vih7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767vit7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767zgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f767zit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f768aiy6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 108,
    "owl_vectors": 109
  },
  "stm32f769agy6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f769aiy6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f769bgt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f769bit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f769igt6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f769iit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f769ngh6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f769nih6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777bit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777iik6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777iik7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777iit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777iit7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777nih6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777nih7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777vih6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777vih7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777vit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777vit7": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f777zit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f778aiy6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 109,
    "owl_vectors": 109
  },
  "stm32f779aiy6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 109
  },
  "stm32f779bit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 109
  },
  "stm32f779iit6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 109
  },
  "stm32f779nih6": {
    "diffs": {
      "88": "missing",
      "93": [
        "LPTIM1",
        "LPTIMER1"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 109
  },
  "stm32g030c6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 23,
    "owl_vectors": 27
  },
  "stm32g030c8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 23,
    "owl_vectors": 27
  },
  "stm32g030f6p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 23,
    "owl_vectors": 27
  },
  "stm32g030j6m6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 23,
    "owl_vectors": 27
  },
  "stm32g030k6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 23,
    "owl_vectors": 27
  },
  "stm32g030k8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 23,
    "owl_vectors": 27
  },
  "stm32g031c4t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031c4u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031c6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031c6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031c8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031c8t7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031c8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031c8u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031f4p3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031f4p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031f4p7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031f6p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031f6p7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031f8p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031g4u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031g6u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031g6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031g6u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031g8u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031g8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031g8u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031j4m6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031j6m3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031j6m6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031j6m7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k4t3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k4t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k4t7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k4u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k4u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k4u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k8t3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k8t7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k8u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031k8u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g031y8y6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 32
  },
  "stm32g041c6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041c6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041c8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041c8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041f6p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041f8p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041g6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041g8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041j6m6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041k6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041k6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041k8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041k8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g041y8y6": {
    "diffs": {
      "11": [
        "DMA1_CH4_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g050c6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 26,
    "owl_vectors": 27
  },
  "stm32g050c8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 26,
    "owl_vectors": 27
  },
  "stm32g050f6p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 26,
    "owl_vectors": 27
  },
  "stm32g050k6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 26,
    "owl_vectors": 27
  },
  "stm32g050k8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 26,
    "owl_vectors": 27
  },
  "stm32g051c6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051c6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051c8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051c8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051f6p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051f8p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051f8y6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051g6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051g8u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051g8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051g8u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k6t7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k6u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k8t7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g051k8u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 29,
    "owl_vectors": 32
  },
  "stm32g061c6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061c6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061c8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061c8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061f6p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061f8p6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061f8y6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061g6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061g8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061k6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061k6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061k8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g061k8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ]
    },
    "modm_vectors": 30,
    "owl_vectors": 32
  },
  "stm32g070cbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4",
        "USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 27
  },
  "stm32g070kbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4",
        "USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 27
  },
  "stm32g070rbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4",
        "USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 27,
    "owl_vectors": 27
  },
  "stm32g071c6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c6u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c6u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c8t3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c8t7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c8u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071c8u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071cbt3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071cbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071cbt7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071cbu3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071cbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071cbu7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071eby6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071g6u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071g6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071g6u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071g8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071g8u6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071gbu3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071gbu3n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071gbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071gbu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071gbu7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071gbu7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k6u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k6u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k6u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8t3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8t3n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8t6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8t7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8t7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8u3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8u3n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8u6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8u6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8u7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071k8u7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbt3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbt3n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbt6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbt7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbt7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbu3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbu3n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbu7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071kbu7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071r6t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071r8t6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071rbi6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g071rbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g081cbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081cbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081eby6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081gbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081gbu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081kbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081kbt6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081kbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081kbu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081rbi3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081rbi6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081rbi7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081rbt3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081rbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g081rbt7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0b0cet6": {
    "diffs": {
      "8": "missing",
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6",
        "USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 27
  },
  "stm32g0b0ket6": {
    "diffs": {
      "8": "missing",
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6",
        "USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 27
  },
  "stm32g0b0ret6": {
    "diffs": {
      "8": "missing",
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6",
        "USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 27
  },
  "stm32g0b0vet6": {
    "diffs": {
      "8": "missing",
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6",
        "USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 28,
    "owl_vectors": 27
  },
  "stm32g0b1cbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1cbt6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1cbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1cbu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1cct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1cct6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ccu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ccu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1cet6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1cet6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ceu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ceu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbt3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbt3n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbt6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbt7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbt7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbu3": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbu3n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbu7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kbu7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kct6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kcu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1kcu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ket6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ket6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1keu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1keu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1mbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1mct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1met6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ney6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rbi6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rbt6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rci6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rci7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rct6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rct7": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rct7n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1rei6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ret6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1ret6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1vbi6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1vbt6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1vci6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1vct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1vei6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0b1vet6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 31,
    "owl_vectors": 32
  },
  "stm32g0c1cct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1cct6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ccu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ccu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1cet6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1cet6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ceu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ceu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1kct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1kct6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1kcu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1kcu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ket6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ket6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1keu6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1keu6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1mct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1met6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ney6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1rci6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1rct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1rct6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1rei6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ret6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1ret6n": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1vci6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1vct6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1vei6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g0c1vet6": {
    "diffs": {
      "11": [
        "DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR",
        "DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX"
      ],
      "29": [
        "USART3_4_5_6_LPUART1",
        "LPUART1_USART3_USART4_5_USART6"
      ]
    },
    "modm_vectors": 32,
    "owl_vectors": 32
  },
  "stm32g431c6t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431c6u6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431c8t3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431c8t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431c8t7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431c8u3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431c8u6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431c8u7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cbu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cbu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cbu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cby3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cby6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431cby7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k6t3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k6t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k6t7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k6u3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k6u6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k6u7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k8t3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k8t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k8t7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k8u3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k8u6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431k8u7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431kbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431kbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431kbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431kbu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431kbu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431kbu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431m6t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431m8t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431mbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431mbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431mbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431r6i6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431r6t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431r8i6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431r8t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431rbi3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431rbi6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431rbi7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431rbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431rbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431rbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431v6t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431v8t6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431vbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431vbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g431vbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 70,
    "owl_vectors": 101
  },
  "stm32g441cbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cbu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cbu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cbu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cby3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cby6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441cby7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441kbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441kbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441kbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441kbu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441kbu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441kbu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441mbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441rbi3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441rbi6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441rbi7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441rbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441rbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441rbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441vbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441vbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g441vbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 71,
    "owl_vectors": 101
  },
  "stm32g471cct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ccu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ccu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ccu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471cet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471cet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471cet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ceu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ceu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ceu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471mct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471met3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471met6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471met7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471mey6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471qct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471qet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471rct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ret3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ret6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471ret7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vch6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vci6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471veh3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471veh6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471veh7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vei3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vei6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vei7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g471vet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 86,
    "owl_vectors": 101
  },
  "stm32g473cbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cbu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cbu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cbu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cct3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cct7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ccu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ccu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ccu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473cet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ceu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ceu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ceu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473mbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473mct3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473mct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473mct7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473met3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473met6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473met7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473mey3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473mey6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473mey7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473pbi6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473pci6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473pei6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473qbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473qct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473qet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473rbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473rct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ret3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ret6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473ret7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vbh3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vbh6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vbh7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vch3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vch6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vch7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vct3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vct7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473veh3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473veh6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473veh7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g473vet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 93,
    "owl_vectors": 101
  },
  "stm32g474cbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cbu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cbu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cbu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cct3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cct7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ccu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ccu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ccu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474cet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ceu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ceu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ceu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474mbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474mct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474met3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474met6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474met7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474mey3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474mey6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474mey7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474pbi6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474pci6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474pei6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474qbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474qct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474qet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474rbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474rbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474rbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474rct3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474rct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474rct7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ret3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ret6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474ret7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vbh3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vbh6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vbh7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vbt3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vbt6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vbt7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vch6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474veh3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474veh6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474veh7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g474vet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 101,
    "owl_vectors": 101
  },
  "stm32g483cet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483cet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483cet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483ceu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483ceu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483ceu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483met6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483mey6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483pei6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483qet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483ret3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483ret6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483ret7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483veh6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g483vet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 94,
    "owl_vectors": 101
  },
  "stm32g484cet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484cet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484cet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484ceu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484ceu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484ceu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484met3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484met6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484met7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484mey3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484mey6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484mey7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484pei6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484qet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484qet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484qet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484ret3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484ret6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484ret7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484veh6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g484vet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 102,
    "owl_vectors": 101
  },
  "stm32g491cct3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491cct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491cct7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491ccu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491ccu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491ccu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491cet3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491cet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491cet7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491ceu3": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491ceu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491ceu7": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491kcu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491keu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491mcs6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491mct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491mes6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491met6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491rci6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491rct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491rei6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491ret6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491rey6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491vct6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g491vet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 83,
    "owl_vectors": 101
  },
  "stm32g4a1cet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1ceu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1keu6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1mes6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1met6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1rei6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1ret6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1rey6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32g4a1vet6": {
    "diffs": {
      "27": "missing",
      "46": [
        "TIM8_CC",
        "TIM1_CC"
      ]
    },
    "modm_vectors": 84,
    "owl_vectors": 101
  },
  "stm32h503cbt6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 77
  },
  "stm32h503cbu6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 77
  },
  "stm32h503eby6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 77
  },
  "stm32h503kbu6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 77
  },
  "stm32h503rbt6": {
    "diffs": {},
    "modm_vectors": 77,
    "owl_vectors": 77
  },
  "stm32h562agi6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562aii6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562igk6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562igt6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562iik6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562iit6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562rgt6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562rgv6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562rit6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562riv6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562vgt6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562vit6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562zgt6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h562zit6": {
    "diffs": {},
    "modm_vectors": 122,
    "owl_vectors": 131
  },
  "stm32h563agi6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563aii6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563aii6q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563igk6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563igt6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563iik6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563iik6q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563iit6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563iit6q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563miy3q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563miy6q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563miy7q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563rgt6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563rgv6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563rit6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563riv6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563vgt6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563vit6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563vit6q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563zgt6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563zit6": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h563zit6q": {
    "diffs": {},
    "modm_vectors": 127,
    "owl_vectors": 131
  },
  "stm32h573aii6": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573aii6q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573iik6": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573iik6q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573iit6": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573iit6q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573miy3q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573miy6q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573miy7q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573rit6": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573riv6": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573vit6": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573vit6q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573zit6": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h573zit6q": {
    "diffs": {},
    "modm_vectors": 131,
    "owl_vectors": 131
  },
  "stm32h723veh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h723vet6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h723vgh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h723vgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h723zei6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h723zet6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h723zgi6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h723zgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725aei6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725agi3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725agi6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725agi7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725iek6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725iet6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725igk3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725igk6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725igk7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725igt3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725igt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725igt7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725rev6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725rgv3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725rgv6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725rgv7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725veh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vet6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgh3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgh7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgt3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgt7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgy3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgy6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725vgy7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725zet6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725zgt3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725zgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h725zgt7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 137,
    "owl_vectors": 140
  },
  "stm32h730abi6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h730ibk6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h730ibt6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h730vbh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h730vbt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h730zbi6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h730zbt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h733vgh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h733vgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h733zgi6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h733zgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735agi6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735igk3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735igk6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735igk7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735igt3": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735igt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735igt7": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735rgv6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735vgh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735vgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735vgy6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h735zgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "147": [
        "DTS",
        "TEMP_IT"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 140
  },
  "stm32h742agi6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742aii6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742bgt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742bit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742igk6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742igt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742iik6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742iit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742vgh6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742vgt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742vih6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742vit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742xgh6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742xih6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742zgt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h742zit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 136,
    "owl_vectors": 141
  },
  "stm32h743agi6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743aii6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743bgt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743bit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743igk6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743igt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743iik6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743iit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743vgh6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743vgt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743vih6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743vit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743xgh6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743xih6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743zgt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h743zit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 139,
    "owl_vectors": 141
  },
  "stm32h745bgt6@m4": "missing",
  "stm32h745bgt6@m7": "missing",
  "stm32h745bit3@m4": "missing",
  "stm32h745bit3@m7": "missing",
  "stm32h745bit6@m4": "missing",
  "stm32h745bit6@m7": "missing",
  "stm32h745bit7@m4": "missing",
  "stm32h745bit7@m7": "missing",
  "stm32h745igk6@m4": "missing",
  "stm32h745igk6@m7": "missing",
  "stm32h745igt6@m4": "missing",
  "stm32h745igt6@m7": "missing",
  "stm32h745iik3@m4": "missing",
  "stm32h745iik3@m7": "missing",
  "stm32h745iik6@m4": "missing",
  "stm32h745iik6@m7": "missing",
  "stm32h745iik7@m4": "missing",
  "stm32h745iik7@m7": "missing",
  "stm32h745iit3@m4": "missing",
  "stm32h745iit3@m7": "missing",
  "stm32h745iit6@m4": "missing",
  "stm32h745iit6@m7": "missing",
  "stm32h745iit7@m4": "missing",
  "stm32h745iit7@m7": "missing",
  "stm32h745xgh6@m4": "missing",
  "stm32h745xgh6@m7": "missing",
  "stm32h745xih3@m4": "missing",
  "stm32h745xih3@m7": "missing",
  "stm32h745xih6@m4": "missing",
  "stm32h745xih6@m7": "missing",
  "stm32h745xih7@m4": "missing",
  "stm32h745xih7@m7": "missing",
  "stm32h745zgt6@m4": "missing",
  "stm32h745zgt6@m7": "missing",
  "stm32h745zit3@m4": "missing",
  "stm32h745zit3@m7": "missing",
  "stm32h745zit6@m4": "missing",
  "stm32h745zit6@m7": "missing",
  "stm32h745zit7@m4": "missing",
  "stm32h745zit7@m7": "missing",
  "stm32h747agi6@m4": "missing",
  "stm32h747agi6@m7": "missing",
  "stm32h747aii6@m4": "missing",
  "stm32h747aii6@m7": "missing",
  "stm32h747bgt6@m4": "missing",
  "stm32h747bgt6@m7": "missing",
  "stm32h747bit6@m4": "missing",
  "stm32h747bit6@m7": "missing",
  "stm32h747igt6@m4": "missing",
  "stm32h747igt6@m7": "missing",
  "stm32h747iit6@m4": "missing",
  "stm32h747iit6@m7": "missing",
  "stm32h747xgh6@m4": "missing",
  "stm32h747xgh6@m7": "missing",
  "stm32h747xih6@m4": "missing",
  "stm32h747xih6@m7": "missing",
  "stm32h747ziy6@m4": "missing",
  "stm32h747ziy6@m7": "missing",
  "stm32h750ibk6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h750ibt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h750vbt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h750xbh6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h750zbt6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753aii6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753bit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753iik6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753iit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753vih6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753vit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753xih6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h753zit6": {
    "diffs": {
      "27": [
        "TIM1_CC",
        "TIM_CC"
      ],
      "125": [
        "HSEM1",
        "HSEM0"
      ]
    },
    "modm_vectors": 140,
    "owl_vectors": 141
  },
  "stm32h755bit3@m4": "missing",
  "stm32h755bit3@m7": "missing",
  "stm32h755bit6@m4": "missing",
  "stm32h755bit6@m7": "missing",
  "stm32h755bit7@m4": "missing",
  "stm32h755bit7@m7": "missing",
  "stm32h755iik3@m4": "missing",
  "stm32h755iik3@m7": "missing",
  "stm32h755iik6@m4": "missing",
  "stm32h755iik6@m7": "missing",
  "stm32h755iik7@m4": "missing",
  "stm32h755iik7@m7": "missing",
  "stm32h755iit3@m4": "missing",
  "stm32h755iit3@m7": "missing",
  "stm32h755iit6@m4": "missing",
  "stm32h755iit6@m7": "missing",
  "stm32h755iit7@m4": "missing",
  "stm32h755iit7@m7": "missing",
  "stm32h755xih3@m4": "missing",
  "stm32h755xih3@m7": "missing",
  "stm32h755xih6@m4": "missing",
  "stm32h755xih6@m7": "missing",
  "stm32h755xih7@m4": "missing",
  "stm32h755xih7@m7": "missing",
  "stm32h755zit3@m4": "missing",
  "stm32h755zit3@m7": "missing",
  "stm32h755zit6@m4": "missing",
  "stm32h755zit6@m7": "missing",
  "stm32h755zit7@m4": "missing",
  "stm32h755zit7@m7": "missing",
  "stm32h757aii6@m4": "missing",
  "stm32h757aii6@m7": "missing",
  "stm32h757bit6@m4": "missing",
  "stm32h757bit6@m7": "missing",
  "stm32h757iit6@m4": "missing",
  "stm32h757iit6@m7": "missing",
  "stm32h757xih6@m4": "missing",
  "stm32h757xih6@m7": "missing",
  "stm32h757ziy6@m4": "missing",
  "stm32h757ziy6@m7": "missing",
  "stm32h7a3agi6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3aii6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3igk6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3igk6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3igt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3igt6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3iik6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3iik6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3iit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3iit6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3lgh6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3lih6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3ngh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3nih6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3qiy6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3rgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3rit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vgh6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vgh6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vgt6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vih6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vih6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3vit6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3zgt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3zgt6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3zit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7a3zit6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 134,
    "owl_vectors": 136
  },
  "stm32h7b0abi6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b0ibk6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b0ibt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b0rbt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b0vbt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b0zbt6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3aii6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3iik6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3iik6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3iit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3iit6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3lih6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3nih6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3qiy6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3rit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3vih6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3vih6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3vit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3vit6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3zit6": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32h7b3zit6q": {
    "diffs": {
      "125": [
        "HSEM1",
        "HSEM0"
      ],
      "135": [
        "BDMA2_CHANNEL6",
        "BDMA_CHANNEL6"
      ],
      "136": [
        "BDMA2_CHANNEL7",
        "BDMA_CHANNEL7"
      ],
      "143": "missing"
    },
    "modm_vectors": 137,
    "owl_vectors": 136
  },
  "stm32l010c6t6": {
    "diffs": {},
    "modm_vectors": 18,
    "owl_vectors": 19
  },
  "stm32l010f4p6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 18,
    "owl_vectors": 19
  },
  "stm32l010k4t6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 18,
    "owl_vectors": 19
  },
  "stm32l010k8t6": {
    "diffs": {},
    "modm_vectors": 18,
    "owl_vectors": 19
  },
  "stm32l010r8t6": {
    "diffs": {},
    "modm_vectors": 18,
    "owl_vectors": 19
  },
  "stm32l010rbt6": {
    "diffs": {},
    "modm_vectors": 19,
    "owl_vectors": 19
  },
  "stm32l011d3p6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011d4p6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011d4p7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011e3y6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011e4y6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f3p3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f3p6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f3p7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f3u3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f3u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f3u7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f4p3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f4p6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f4p7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f4u3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f4u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011f4u7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011g3u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011g4u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011g4u7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k3t3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k3t6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k3t7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k3u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k4t3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k4t6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k4t7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k4u3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k4u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l011k4u7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021d4p3": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021d4p6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021d4p7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021f4p6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021f4u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021f4u7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021g4u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021g4u7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021k4t6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021k4t7": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l021k4u6": {
    "diffs": {
      "11": [
        "DMA1_CHANNEL4_5",
        "DMA1_CHANNEL4_7"
      ]
    },
    "modm_vectors": 19,
    "owl_vectors": 28
  },
  "stm32l031c4t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031c4u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031c6t3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031c6t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031c6t7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031c6u3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031c6u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031c6u7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031e4y6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031e6y3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031e6y6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031e6y7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031f4p3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031f4p6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031f4p7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031f6p6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031f6p7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031g4u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031g6u3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031g6u3s": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031g6u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031g6u6s": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031g6u7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031g6u7s": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k4t3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k4t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k4t7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k4u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k6t3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k6t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k6t7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k6u3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k6u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l031k6u7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041c4t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041c4t7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041c6t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041c6t7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041c6u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041c6u7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041e6y3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041e6y6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041e6y7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041f6p6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041f6p7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041g6u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041g6u6s": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041g6u7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041g6u7s": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041k6t3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041k6t6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041k6t7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041k6u3": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041k6u6": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l041k6u7": {
    "diffs": {},
    "modm_vectors": 20,
    "owl_vectors": 28
  },
  "stm32l051c6t6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051c6u6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051c8t3": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051c8t6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051c8t7": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051c8u3": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051c8u6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051c8u7": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k6t6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k6u6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k8t3": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k8t6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k8t7": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k8u3": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k8u6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051k8u7": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051r6h6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051r6t6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051r8h6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051r8h7": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051r8t6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051r8t7": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051t6y6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051t8y3": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051t8y6": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l051t8y7": {
    "diffs": {},
    "modm_vectors": 24,
    "owl_vectors": 28
  },
  "stm32l052c6t6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052c6u6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052c8t3": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052c8t6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052c8t7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052c8u3": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052c8u6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052c8u7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k6t6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k6t7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k6u6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k6u7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k8t3": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k8t6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k8t7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k8u3": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k8u6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052k8u7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052r6h6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052r6t6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052r8h6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052r8h7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052r8t6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052r8t7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t6y6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t6y7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t8f3": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t8f6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t8f7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t8y3": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t8y6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l052t8y7": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l053c6t6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c6t7": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c6u6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c6u7": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c8t3": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c8t6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c8t7": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c8u3": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c8u6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053c8u7": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r6h6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r6t6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r8h3": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r8h6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r8h7": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r8t3": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r8t6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l053r8t7": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l062c8u6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l062k8t6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l062k8u6": {
    "diffs": {},
    "modm_vectors": 26,
    "owl_vectors": 30
  },
  "stm32l063c8t6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l063c8u6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l063r8t6": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l063r8t7": {
    "diffs": {},
    "modm_vectors": 27,
    "owl_vectors": 31
  },
  "stm32l071c8t6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071c8t7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071c8u6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071c8u7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cbt3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cbt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cbt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cbu3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cbu6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cbu7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cby3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cby6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071cby7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czt3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czu3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czu6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czu7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czy3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czy6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071czy7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071k8u3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071k8u6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071k8u7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kbt3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kbt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kbt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kbu3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kbu6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kbu7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kzt3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kzt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kzt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kzu3": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kzu6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071kzu7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rbh6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rbh7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rbt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rbt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rzh6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rzh7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rzt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071rzt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071v8i6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071v8t6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071vbi6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071vbt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071vbt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071vzi6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071vzt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l071vzt7": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l072cbt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072cbu6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072cby6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072cze3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072cze6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072cze7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czt3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czt7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czu3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czu6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czu7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czy3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czy6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072czy7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kbt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kbt7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kbu3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kbu6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kbu7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kzt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kzt7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kzu6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072kzu7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbh3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbh6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbh7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbi3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbi6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbi7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbt3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rbt7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzh3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzh6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzh7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzi3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzi6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzi7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzt3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072rzt7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072v8i6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072v8t6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072vbi6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072vbt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072vzi6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l072vzt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l073cbt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073cbu6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czt3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czt7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czu3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czu6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czu7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czy3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czy6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073czy7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rbh6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rbt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzh3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzh6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzh7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzi3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzi6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzi7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzt3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073rzt7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073v8i6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073v8t6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073v8t7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vbi3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vbi6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vbi7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vbt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vbt7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vzi3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vzi6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vzi7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vzt3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vzt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l073vzt7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l081cbt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l081czt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l081czu6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l081kzt6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l081kzu6": {
    "diffs": {},
    "modm_vectors": 28,
    "owl_vectors": 28
  },
  "stm32l082czu3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082czu6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082czu7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082czy3": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082czy6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082czy7": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082kbt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082kbu6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082kzt6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l082kzu6": {
    "diffs": {},
    "modm_vectors": 30,
    "owl_vectors": 30
  },
  "stm32l083cbt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083czt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083czu6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rbh6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rbt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rzh3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rzh6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rzh7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rzt3": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rzt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083rzt7": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083v8i6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083v8t6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083vbi6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083vbt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083vzi6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l083vzt6": {
    "diffs": {},
    "modm_vectors": 31,
    "owl_vectors": 31
  },
  "stm32l100c6u6": "missing",
  "stm32l100c6u6a": "missing",
  "stm32l100r8t6": "missing",
  "stm32l100r8t6a": "missing",
  "stm32l100rbt6": "missing",
  "stm32l100rbt6a": "missing",
  "stm32l100rct6": "missing",
  "stm32l151c6t6": "missing",
  "stm32l151c6t6a": "missing",
  "stm32l151c6u6": "missing",
  "stm32l151c6u6a": "missing",
  "stm32l151c8t6": "missing",
  "stm32l151c8t6a": "missing",
  "stm32l151c8u6": "missing",
  "stm32l151c8u6a": "missing",
  "stm32l151cbt3": "missing",
  "stm32l151cbt6": "missing",
  "stm32l151cbt6a": "missing",
  "stm32l151cbt7": "missing",
  "stm32l151cbu3": "missing",
  "stm32l151cbu6": "missing",
  "stm32l151cbu6a": "missing",
  "stm32l151cbu7": "missing",
  "stm32l151cct6": "missing",
  "stm32l151cct7": "missing",
  "stm32l151ccu6": "missing",
  "stm32l151ccu7": "missing",
  "stm32l151qch6": "missing",
  "stm32l151qdh6": "missing",
  "stm32l151qeh6": "missing",
  "stm32l151r6h6": "missing",
  "stm32l151r6h6a": "missing",
  "stm32l151r6t6": "missing",
  "stm32l151r6t6a": "missing",
  "stm32l151r8h6": "missing",
  "stm32l151r8h6a": "missing",
  "stm32l151r8t6": "missing",
  "stm32l151r8t6a": "missing",
  "stm32l151rbh3": "missing",
  "stm32l151rbh6": "missing",
  "stm32l151rbh6a": "missing",
  "stm32l151rbh7": "missing",
  "stm32l151rbt3": "missing",
  "stm32l151rbt6": "missing",
  "stm32l151rbt6a": "missing",
  "stm32l151rbt7": "missing",
  "stm32l151rct6": "missing",
  "stm32l151rct6a": "missing",
  "stm32l151rcy6": "missing",
  "stm32l151rdt6": "missing",
  "stm32l151rdt7": "missing",
  "stm32l151rdy6": "missing",
  "stm32l151rdy7": "missing",
  "stm32l151ret6": "missing",
  "stm32l151ucy3": "missing",
  "stm32l151ucy6": "missing",
  "stm32l151ucy7": "missing",
  "stm32l151v8h6": "missing",
  "stm32l151v8h6a": "missing",
  "stm32l151v8t6": "missing",
  "stm32l151v8t6a": "missing",
  "stm32l151vbh3": "missing",
  "stm32l151vbh6": "missing",
  "stm32l151vbh6a": "missing",
  "stm32l151vbh7": "missing",
  "stm32l151vbt3": "missing",
  "stm32l151vbt6": "missing",
  "stm32l151vbt6a": "missing",
  "stm32l151vbt7": "missing",
  "stm32l151vch3": "missing",
  "stm32l151vch6": "missing",
  "stm32l151vch7": "missing",
  "stm32l151vct3": "missing",
  "stm32l151vct6": "missing",
  "stm32l151vct6a": "missing",
  "stm32l151vct7": "missing",
  "stm32l151vdt6": "missing",
  "stm32l151vdt6x": "missing",
  "stm32l151vdy6x": "missing",
  "stm32l151vet3": "missing",
  "stm32l151vet6": "missing",
  "stm32l151vet7": "missing",
  "stm32l151vey3": "missing",
  "stm32l151vey6": "missing",
  "stm32l151vey7": "missing",
  "stm32l151zct6": "missing",
  "stm32l151zdt6": "missing",
  "stm32l151zet6": "missing",
  "stm32l152c6t6": "missing",
  "stm32l152c6t6a": "missing",
  "stm32l152c6u6": "missing",
  "stm32l152c6u6a": "missing",
  "stm32l152c8t6": "missing",
  "stm32l152c8t6a": "missing",
  "stm32l152c8u6": "missing",
  "stm32l152c8u6a": "missing",
  "stm32l152cbt6": "missing",
  "stm32l152cbt6a": "missing",
  "stm32l152cbu6": "missing",
  "stm32l152cbu6a": "missing",
  "stm32l152cct3": "missing",
  "stm32l152cct6": "missing",
  "stm32l152cct7": "missing",
  "stm32l152ccu3": "missing",
  "stm32l152ccu6": "missing",
  "stm32l152ccu7": "missing",
  "stm32l152qch6": "missing",
  "stm32l152qdh6": "missing",
  "stm32l152qeh6": "missing",
  "stm32l152r6h6": "missing",
  "stm32l152r6h6a": "missing",
  "stm32l152r6t6": "missing",
  "stm32l152r6t6a": "missing",
  "stm32l152r8h6": "missing",
  "stm32l152r8h6a": "missing",
  "stm32l152r8t6": "missing",
  "stm32l152r8t6a": "missing",
  "stm32l152rbh6": "missing",
  "stm32l152rbh6a": "missing",
  "stm32l152rbt6": "missing",
  "stm32l152rbt6a": "missing",
  "stm32l152rct3": "missing",
  "stm32l152rct6": "missing",
  "stm32l152rct6a": "missing",
  "stm32l152rct7": "missing",
  "stm32l152rdt6": "missing",
  "stm32l152rdy6": "missing",
  "stm32l152ret6": "missing",
  "stm32l152ucy6": "missing",
  "stm32l152v8h6": "missing",
  "stm32l152v8h6a": "missing",
  "stm32l152v8t6": "missing",
  "stm32l152v8t6a": "missing",
  "stm32l152vbh6": "missing",
  "stm32l152vbh6a": "missing",
  "stm32l152vbt6": "missing",
  "stm32l152vbt6a": "missing",
  "stm32l152vch3": "missing",
  "stm32l152vch6": "missing",
  "stm32l152vch7": "missing",
  "stm32l152vct3": "missing",
  "stm32l152vct6": "missing",
  "stm32l152vct6a": "missing",
  "stm32l152vct7": "missing",
  "stm32l152vdt6": "missing",
  "stm32l152vdt6x": "missing",
  "stm32l152vet3": "missing",
  "stm32l152vet6": "missing",
  "stm32l152vet7": "missing",
  "stm32l152vey3": "missing",
  "stm32l152vey6": "missing",
  "stm32l152vey7": "missing",
  "stm32l152zct6": "missing",
  "stm32l152zdt6": "missing",
  "stm32l152zet3": "missing",
  "stm32l152zet6": "missing",
  "stm32l152zet7": "missing",
  "stm32l162qch6": "missing",
  "stm32l162qdh3": "missing",
  "stm32l162qdh6": "missing",
  "stm32l162qdh7": "missing",
  "stm32l162rct6": "missing",
  "stm32l162rct6a": "missing",
  "stm32l162rdt6": "missing",
  "stm32l162rdy6": "missing",
  "stm32l162ret6": "missing",
  "stm32l162vch3": "missing",
  "stm32l162vch6": "missing",
  "stm32l162vch7": "missing",
  "stm32l162vct3": "missing",
  "stm32l162vct6": "missing",
  "stm32l162vct6a": "missing",
  "stm32l162vct7": "missing",
  "stm32l162vdt6": "missing",
  "stm32l162vdy6x": "missing",
  "stm32l162vet6": "missing",
  "stm32l162vey6": "missing",
  "stm32l162zct6": "missing",
  "stm32l162zdt6": "missing",
  "stm32l162zet6": "missing",
  "stm32l412c8t6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412c8u6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbt3": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbt3p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbt6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbt6p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbt7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbt7p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbu3": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbu3p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbu6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbu6p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbu7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412cbu7p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412k8t6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412k8u6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412kbt3": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412kbt6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412kbt7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412kbu3": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412kbu6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412kbu7": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412r8i6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412r8t6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412rbi6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412rbi6p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412rbt6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412rbt6p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412t8y6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412tby6": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l412tby6p": {
    "diffs": {},
    "modm_vectors": 56,
    "owl_vectors": 73
  },
  "stm32l422cbt6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 73
  },
  "stm32l422cbu6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 73
  },
  "stm32l422kbt6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 73
  },
  "stm32l422kbu6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 73
  },
  "stm32l422rbi6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 73
  },
  "stm32l422rbt6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 73
  },
  "stm32l422tby6": {
    "diffs": {},
    "modm_vectors": 57,
    "owl_vectors": 73
  },
  "stm32l431cbt6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431cbt7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431cbu6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431cbu7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431cby6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431cby7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431cct6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431ccu6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431ccy6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431kbu6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431kcu6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rbi3": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rbi6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rbi7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rbt3": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rbt6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rbt7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rby3": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rby6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rby7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rci6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rct6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431rcy6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431vci6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431vci7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431vct6": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l431vct7": {
    "diffs": {},
    "modm_vectors": 64,
    "owl_vectors": 73
  },
  "stm32l432kbu6": {
    "diffs": {},
    "modm_vectors": 60,
    "owl_vectors": 73
  },
  "stm32l432kcu6": {
    "diffs": {},
    "modm_vectors": 60,
    "owl_vectors": 73
  },
  "stm32l433cbt6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cbt7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cbu6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cbu7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cby6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cby7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cct3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cct6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433cct7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433ccu3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433ccu6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433ccu7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433ccy3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433ccy6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433ccy7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rbi6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rbt6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rby6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rci3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rci6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rci7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rct3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rct3p": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rct6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rct6p": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rct7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rct7p": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rcy3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rcy6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433rcy7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433vci3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433vci6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433vci7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433vct3": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433vct6": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l433vct7": {
    "diffs": {},
    "modm_vectors": 66,
    "owl_vectors": 73
  },
  "stm32l442kcu6": {
    "diffs": {},
    "modm_vectors": 61,
    "owl_vectors": 73
  },
  "stm32l443ccf6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443cct6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443ccu6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443ccy6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rci3": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rci6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rci7": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rct3": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rct6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rct7": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rcy3": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rcy6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443rcy7": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443vci6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l443vct6": {
    "diffs": {},
    "modm_vectors": 67,
    "owl_vectors": 73
  },
  "stm32l451ccu3": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451ccu6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451ccu7": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451cet6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451ceu6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rci3": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rci6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rci7": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rct3": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rct6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rct7": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rcy3": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rcy6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rcy7": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rei6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451ret6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451rey6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451vci6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451vct6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451vei6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l451vet6": {
    "diffs": {},
    "modm_vectors": 68,
    "owl_vectors": 73
  },
  "stm32l452ccu6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452cet3": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452cet3p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452cet6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452cet6p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452cet7": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452cet7p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ceu3": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ceu6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ceu7": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rci6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rct6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rcy6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rei3": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rei6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rei7": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ret3": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ret3p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ret6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ret6p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ret7": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452ret7p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rey3": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rey3p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rey6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rey6p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rey7": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452rey7p": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vci6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vct6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vei3": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vei6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vei7": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vet3": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vet6": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l452vet7": {
    "diffs": {},
    "modm_vectors": 69,
    "owl_vectors": 73
  },
  "stm32l462cet3": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462cet6": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462cet7": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462ceu3": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462ceu6": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462ceu7": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462rei6": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462ret6": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462rey6": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462vei6": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l462vet6": {
    "diffs": {},
    "modm_vectors": 70,
    "owl_vectors": 73
  },
  "stm32l471qei3": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471qei6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471qei7": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471qgi6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471ret3": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471ret6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471ret7": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471rgt6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471vet6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471vgt3": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471vgt6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471vgt7": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zej3": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zej6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zej7": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zet3": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zet6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zet7": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zgj6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l471zgt6": {
    "diffs": {},
    "modm_vectors": 79,
    "owl_vectors": 91
  },
  "stm32l475rct3": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475rct6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475rct7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475ret6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475rgt6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475rgt7": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475vct6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475vet6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l475vgt6": {
    "diffs": {},
    "modm_vectors": 80,
    "owl_vectors": 91
  },
  "stm32l476jey6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476jgy3": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476jgy3p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476jgy6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476jgy6p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476jgy7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476jgy7p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476mey6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476mgy3": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476mgy6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476mgy7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476qei6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476qgi3": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476qgi3p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476qgi6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476qgi6p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476qgi7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476qgi7p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476rct6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476ret6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476rgt3": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476rgt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476rgt7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476vct6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476vet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476vgt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476vgt7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476vgy6p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zet6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgj3": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgj6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgj7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgt3": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgt3p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgt6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgt6p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgt7": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l476zgt7p": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l485jcy6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l485jey6": {
    "diffs": {},
    "modm_vectors": 81,
    "owl_vectors": 91
  },
  "stm32l486jgy6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486qgi6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486rgt6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486vgt3": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486vgt6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486vgt7": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486zgt3": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486zgt6": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l486zgt7": {
    "diffs": {},
    "modm_vectors": 82,
    "owl_vectors": 91
  },
  "stm32l496aei6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496agi3": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496agi3p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496agi6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496agi6p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496agi7": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496agi7p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qei6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi3": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi3p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi3s": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi6p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi6s": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi7": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi7p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496qgi7s": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496ret6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496rgt3": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496rgt3p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496rgt6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496rgt6p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496rgt7": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496rgt7p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vet3": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vet6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vet7": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgt3": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgt3p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgt6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgt6p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgt7": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgt7p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgy3": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgy3p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgy6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgy6p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgy7": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496vgy7p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496wgy6p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496zet6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496zgt3": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496zgt3p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496zgt6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496zgt6p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496zgt7": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l496zgt7p": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 91
  },
  "stm32l4a6agi6": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6agi6p": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6qgi6": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6qgi6p": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6rgt6": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6rgt6p": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6rgt7": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6rgt7p": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6vgt6": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6vgt6p": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6vgy6": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6vgy6p": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6zgt6": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4a6zgt6p": {
    "diffs": {},
    "modm_vectors": 91,
    "owl_vectors": 91
  },
  "stm32l4p5aei6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5agi6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5agi6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5cet6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5ceu6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5cgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5cgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5cgu6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5cgu6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5qei6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5qgi6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5qgi6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5qgi6s": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5ret6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5rgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5rgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5vet6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5vey6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5vgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5vgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5vgy6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5vgy6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5zet6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5zgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4p5zgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 86,
    "owl_vectors": 87
  },
  "stm32l4q5agi6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5agi6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5cgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5cgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5cgu6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5cgu6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5qgi6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5qgi6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5rgt3": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5rgt3p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5rgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5rgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5rgt7": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5rgt7p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5vgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5vgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5vgy6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5vgy6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5zgt6": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4q5zgt6p": {
    "diffs": {
      "91": "missing"
    },
    "modm_vectors": 88,
    "owl_vectors": 87
  },
  "stm32l4r5agi6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5aii6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5aii6p": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5qgi6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5qgi6s": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5qii6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5qii6p": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5vgt6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5vit6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5zgt6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5zgy6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5zit6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5zit6p": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r5ziy6": {
    "diffs": {},
    "modm_vectors": 85,
    "owl_vectors": 90
  },
  "stm32l4r7aii6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32l4r7vit6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32l4r7zit6": {
    "diffs": {},
    "modm_vectors": 88,
    "owl_vectors": 90
  },
  "stm32l4r9agi6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9aii6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9vgt6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9vit6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9zgj6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9zgt6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9zgy6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9zij6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9zit6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9ziy6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4r9ziy6p": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4s5aii3": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5aii6": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5aii7": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5qii3": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5qii6": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5qii7": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5vit3": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5vit6": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5vit7": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5zit6": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s5ziy6": {
    "diffs": {},
    "modm_vectors": 86,
    "owl_vectors": 90
  },
  "stm32l4s7aii6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4s7vit6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4s7zit6": {
    "diffs": {},
    "modm_vectors": 89,
    "owl_vectors": 90
  },
  "stm32l4s9aii6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32l4s9vit6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32l4s9zij6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32l4s9zit6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32l4s9ziy6": {
    "diffs": {},
    "modm_vectors": 90,
    "owl_vectors": 90
  },
  "stm32l552cct6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552ccu6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552cet6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552cet6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552ceu6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552ceu6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552mey6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552mey6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552qci6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552qei6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552qei6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552qei6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552rct3": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552rct6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552rct7": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552ret6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552ret6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552ret6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552vct6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552vet6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552vet6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552zct6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552zet3": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552zet3q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552zet6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552zet6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552zet7": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l552zet7q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 104,
    "owl_vectors": 102
  },
  "stm32l562cet6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562cet6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562ceu6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562ceu6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562mey6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562mey6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562qei6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562qei6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562qei6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562ret6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562ret6p": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562ret6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562vet6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562vet6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562zet6": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32l562zet6q": {
    "diffs": {
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": [
        "TIM7",
        "TIM2"
      ]
    },
    "modm_vectors": 107,
    "owl_vectors": 102
  },
  "stm32u535cbt6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535cbt6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535cbu6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535cbu6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535cct6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535cct6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ccu6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ccu6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535cet6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535cet6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ceu6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ceu6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535jey6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ncy6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ney6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rbi6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rbi6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rbt6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rbt6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rci6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rci6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rct6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rct6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rei6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535rei6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ret6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535ret6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vci6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vci6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vct6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vct6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vei6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vei6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vet6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u535vet6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 110,
    "owl_vectors": 141
  },
  "stm32u545cet6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545cet6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545ceu6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545ceu6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545jey6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545ney6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545rei6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545rei6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545ret6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545ret6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545vei6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545vei6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545vet6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u545vet6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 114,
    "owl_vectors": 141
  },
  "stm32u575agi6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575agi6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575aii6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575aii6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575cgt6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575cgt6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575cgu6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575cgu6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575cit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575cit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575ciu6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575ciu6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575ogy6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575oiy6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575qgi6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575qgi6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575qii6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575qii6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575rgt6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575rgt6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575rit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575rit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575vgt6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575vgt6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575vit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575vit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575zgt6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575zgt6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575zit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u575zit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 121,
    "owl_vectors": 141
  },
  "stm32u585aii6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585aii6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585cit3": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585cit3q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585cit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585cit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585cit7": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585cit7q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585ciu3": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585ciu3q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585ciu6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585ciu6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585ciu7": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585ciu7q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585oiy6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585qii3": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585qii3q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585qii6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585qii6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585qii7": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585qii7q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585rit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585rit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585vit3": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585vit3q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585vit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585vit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585vit7": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585vit7q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585zit6": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32u585zit6q": {
    "diffs": {
      "125": [
        "LSECSSD",
        "LSECSSMSI_PLL_UNLOCK"
      ]
    },
    "modm_vectors": 126,
    "owl_vectors": 141
  },
  "stm32wb10ccu6": "missing",
  "stm32wb15ccu6": "missing",
  "stm32wb15ccu6e": "missing",
  "stm32wb15ccu7": "missing",
  "stm32wb15ccu7e": "missing",
  "stm32wb15ccy6": "missing",
  "stm32wb15ccy7": "missing",
  "stm32wb30ceu6a": "missing",
  "stm32wb35ccu6a": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 60,
    "owl_vectors": 0
  },
  "stm32wb35ceu6a": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 60,
    "owl_vectors": 0
  },
  "stm32wb50cgu6": "missing",
  "stm32wb55ccu6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55ccu7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55ceu6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55ceu7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55cgu6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55cgu7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55rcv6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55rcv7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55rev6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55rev7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55rgv6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55rgv7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vcq6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vcq7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vcy6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vcy7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55veq6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55veq7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vey6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vey7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vgq6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vgq7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vgy6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vgy7": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wb55vyy6": {
    "diffs": {
      "0": "missing",
      "1": "missing",
      "2": "missing",
      "3": "missing",
      "4": "missing",
      "5": "missing",
      "6": "missing",
      "7": "missing",
      "8": "missing",
      "9": "missing",
      "10": "missing",
      "11": "missing",
      "12": "missing",
      "13": "missing",
      "14": "missing",
      "15": "missing",
      "16": "missing",
      "17": "missing",
      "18": "missing",
      "19": "missing",
      "20": "missing",
      "21": "missing",
      "22": "missing",
      "23": "missing",
      "24": "missing",
      "25": "missing",
      "26": "missing",
      "27": "missing",
      "28": "missing",
      "29": "missing",
      "30": "missing",
      "31": "missing",
      "32": "missing",
      "33": "missing",
      "34": "missing",
      "35": "missing",
      "36": "missing",
      "37": "missing",
      "38": "missing",
      "39": "missing",
      "40": "missing",
      "41": "missing",
      "42": "missing",
      "43": "missing",
      "44": "missing",
      "45": "missing",
      "46": "missing",
      "47": "missing",
      "48": "missing",
      "49": "missing",
      "50": "missing",
      "51": "missing",
      "52": "missing",
      "53": "missing",
      "54": "missing",
      "55": "missing",
      "56": "missing",
      "57": "missing",
      "58": "missing",
      "59": "missing",
      "60": "missing",
      "61": "missing",
      "62": "missing"
    },
    "modm_vectors": 63,
    "owl_vectors": 0
  },
  "stm32wl54ccu6@m0": "missing",
  "stm32wl54ccu6@m4": "missing",
  "stm32wl54ccu7@m0": "missing",
  "stm32wl54ccu7@m4": "missing",
  "stm32wl54jci6@m0": "missing",
  "stm32wl54jci6@m4": "missing",
  "stm32wl54jci7@m0": "missing",
  "stm32wl54jci7@m4": "missing",
  "stm32wl55ccu6@m0": "missing",
  "stm32wl55ccu6@m4": "missing",
  "stm32wl55ccu7@m0": "missing",
  "stm32wl55ccu7@m4": "missing",
  "stm32wl55jci6@m0": "missing",
  "stm32wl55jci6@m4": "missing",
  "stm32wl55jci7@m0": "missing",
  "stm32wl55jci7@m4": "missing",
  "stm32wle4c8u6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle4cbu6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle4ccu6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle4ccu7": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle4j8i6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle4jbi6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle4jci6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle4jci7": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5c8u6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5cbu6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5ccu6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5ccu7": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5j8i6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5jbi6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5jci6": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  },
  "stm32wle5jci7": {
    "diffs": {
      "44": "missing",
      "50": [
        "SUBGHZ_RADIO",
        "BUSY_RADIOIRQ"
      ]
    },
    "modm_vectors": 59,
    "owl_vectors": 58
  }
}