
*** Running vivado
    with args -log axi_bram_ctrl_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_bram_ctrl_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_bram_ctrl_0.tcl -notrace
Command: synth_design -top axi_bram_ctrl_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 154984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 369.543 ; gain = 100.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_0' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:97]
	Parameter C_BRAM_INST_MODE bound to: INTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 262144 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: INTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 262144 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 8388608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_tdpram' declared at 'F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7315' bound to instance 'xpm_memory_inst' of component 'xpm_memory_tdpram' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:24166]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7315]
	Parameter MEMORY_SIZE bound to: 8388608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: blockram - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 8388608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 262144 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 18 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 18 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 18 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 1 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (2#1) [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7315]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21920]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (3#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-226] default block is never used [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18685]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3953' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3953]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (4#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3953]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (5#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640]
INFO: [Synth 8-3491] module 'XORCY' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (6#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721]
INFO: [Synth 8-3491] module 'FDRE' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (7#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (8#1) [F:/software/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (9#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18172]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18596]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (10#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13193]
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12641]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16034]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (11#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (12#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (13#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (14#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_0' (15#1) [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd:97]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design wrap_brst has unconnected port curr_axlen[7]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port curr_axlen[6]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port curr_axlen[5]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port curr_axlen[4]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_ld[2]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[19]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[18]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[17]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[16]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[15]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[14]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[13]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[12]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[11]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[10]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[9]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[8]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[7]
WARNING: [Synth 8-3331] design wrap_brst has unconnected port bram_addr_int[6]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARADDR[1]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARADDR[0]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARLOCK
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port AXI_ARPROT[0]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Enable_ECC
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Arb2AR_Active
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[19]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[18]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[17]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[16]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[15]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[14]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[13]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[12]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[11]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[10]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[9]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[8]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[7]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[6]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[5]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[4]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[3]
WARNING: [Synth 8-3331] design rd_chnl has unconnected port Sng_BRAM_Addr[2]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWADDR[1]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWADDR[0]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWLOCK
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWPROT[2]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWPROT[1]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port AXI_AWPROT[0]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port Enable_ECC
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[31]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[30]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[29]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[28]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[27]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[26]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[25]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[24]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[23]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[22]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[21]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[20]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[19]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[18]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[17]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[16]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[15]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[14]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[13]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[12]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[11]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[10]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[9]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[8]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[7]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[6]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[5]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[4]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[3]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[2]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[1]
WARNING: [Synth 8-3331] design wr_chnl has unconnected port FaultInjectData[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 724.371 ; gain = 455.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 724.371 ; gain = 455.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 724.371 ; gain = 455.727
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/vivado/35T_lab3/project/project_1.runs/axi_bram_ctrl_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/35T_lab3/project/project_1.runs/axi_bram_ctrl_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_bram_ctrl_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_bram_ctrl_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instances
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 830.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 830.828 ; gain = 562.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 830.828 ; gain = 562.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/vivado/35T_lab3/project/project_1.runs/axi_bram_ctrl_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for U0/\gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 830.828 ; gain = 562.184
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "bvalid_cnt_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bvalid_cnt_amax" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "axi_arsize_pipe_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_arburst_pipe_fixed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
reason is address width (18) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg was recognized as a true dual port RAM template.
Block RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (18) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 830.828 ; gain = 562.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 167   
+---RAMs : 
	            8192K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 80    
	   5 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 13    
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 93    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 24    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---RAMs : 
	            8192K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d1_reg' into 'gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d1_reg' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12291]
INFO: [Synth 8-4471] merging register 'gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d2_reg' into 'gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d2_reg' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12292]
INFO: [Synth 8-4471] merging register 'gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d3_reg' into 'gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg' [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12293]
WARNING: [Synth 8-6014] Unused sequential element gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d1_reg was removed.  [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12291]
WARNING: [Synth 8-6014] Unused sequential element gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d2_reg was removed.  [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12292]
WARNING: [Synth 8-6014] Unused sequential element gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_ARREADY.axi_aresetn_d3_reg was removed.  [d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12293]
INFO: [Synth 8-5546] ROM "gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__39' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__23' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__7' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__40' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__24' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__8' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__41' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__25' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__9' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__42' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__26' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__10' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__43' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__27' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__11' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__44' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__28' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__12' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__45' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__29' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__13' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__46' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__30' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__14' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__39' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__23' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__7' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__40' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__24' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__8' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__41' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__25' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__9' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__42' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__26' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__10' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__43' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__27' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__11' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__44' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__28' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__12' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__45' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__29' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__13' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__46' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__30' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__14' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__39' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__23' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__7' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__40' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__24' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__8' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__41' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__25' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__9' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__42' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__26' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__10' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__43' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__27' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__11' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__44' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__28' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__12' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__45' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__29' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__13' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__46' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__30' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__14' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__39' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__23' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__7' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__40' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__24' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__8' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__41' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__25' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__9' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__42' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__26' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__10' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__43' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__27' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__11' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__44' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__28' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__12' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__45' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__29' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__13' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__46' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__31' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__15' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__32' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__16' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__38'
INFO: [Synth 8-3886] merging instance 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__0' (FDE) to 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__6'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[0]) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]) is unused and will be removed from module axi_bram_ctrl.
INFO: [Synth 8-3332] Sequential element (gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[0]) is unused and will be removed from module axi_bram_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 830.828 ; gain = 562.184
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 512, Available = 100. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 K x 32(WRITE_FIRST) | W | R | 256 K x 32(WRITE_FIRST) | W | R | Port A and B     | 0      | 256    | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 830.828 ; gain = 562.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 838.289 ; gain = 569.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 256 K x 32(WRITE_FIRST) | W | R | 256 K x 32(WRITE_FIRST) | W | R | Port A and B     | 0      | 256    | 
+-----------------+--------------------------------------------------+-------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_18 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_19 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_20 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_21 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_14 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_15 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_16 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_17 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_10 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_11 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_12 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_13 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_6 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_7 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_8 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_9 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     3|
|2     |LUT2       |    52|
|3     |LUT3       |    71|
|4     |LUT4       |   182|
|5     |LUT5       |    80|
|6     |LUT6       |   208|
|7     |MUXCY_L    |     3|
|8     |MUXF7      |     2|
|9     |RAMB36E1   |   128|
|10    |RAMB36E1_1 |   128|
|11    |SRL16E     |     1|
|12    |XORCY      |     4|
|13    |FDR        |     1|
|14    |FDRE       |   326|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+------------------+------+
|      |Instance                                           |Module            |Cells |
+------+---------------------------------------------------+------------------+------+
|1     |top                                                |                  |  1189|
|2     |  U0                                               |axi_bram_ctrl     |  1189|
|3     |    \gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst  |xpm_memory_tdpram |   496|
|4     |      xpm_memory_base_inst                         |xpm_memory_base   |   496|
|5     |    \gint_inst.abcv4_0_int_inst                    |axi_bram_ctrl_top |   693|
|6     |      \GEN_AXI4.I_FULL_AXI                         |full_axi          |   693|
|7     |        I_RD_CHNL                                  |rd_chnl           |   423|
|8     |          I_WRAP_BRST                              |wrap_brst_0       |    77|
|9     |        I_WR_CHNL                                  |wr_chnl           |   270|
|10    |          BID_FIFO                                 |SRL_FIFO          |    32|
|11    |          I_WRAP_BRST                              |wrap_brst         |    73|
+------+---------------------------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:56 . Memory (MB): peak = 851.145 ; gain = 476.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 851.145 ; gain = 582.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst'
Finished Sourcing Tcl File [F:/software/xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0/gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
360 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 851.145 ; gain = 593.973
INFO: [Common 17-1381] The checkpoint 'D:/vivado/35T_lab3/project/project_1.runs/axi_bram_ctrl_0_synth_1/axi_bram_ctrl_0.dcp' has been generated.
