# openCologne
## * WORK IN PROGRESS * UNDER CONSTRUCTION *
> WHILE THIS NOTICE IS PRESENT, DON'T EXPECT DESIGN, SIM, OR ANY OTHER FILE IN HERE 2BE DOIN' WHAT IT'S SAYIN'

Assess Fmax and realistic utilization, injecting routing congestion and pushing the clock distribution network to its limits.

References:
>- https://github.com/mirekez/pnr_tests
   
        - this is a generic Verilog generator
        - by playing with parameters different part of design can be converted to RAM/SRL/DSP blocks
        - also generates XDC to randomly assign pins, this is auxiliary functionality tied to Xilinx and dialects for other vendors can be done

>- https://www.linkedin.com/posts/gsteiert_wearealtera-activity-7240773845098323970-Bvlj?utm_source=share&utm_medium=member_desktop
>- https://github.com/chipsalliance/VeeRwolf/tree/veerwolves
>- https://aignacio.com/posts/hdls/mpsoc_riscv
>- https://github.com/stnolting/fpga_torture
>- https://corescore.store
>- https://gitlab.com/x653/spaceinvaders-fpga

**<h3>  End of Document </h3>** 
