

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_497_1'
================================================================
* Date:           Tue Feb  8 11:01:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_497_1  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 7 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader19"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_33 = load i2 %i" [../src/ban.cpp:497]   --->   Operation 10 'load' 'i_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.44ns)   --->   "%icmp_ln497 = icmp_eq  i2 %i_33, i2 3" [../src/ban.cpp:497]   --->   Operation 11 'icmp' 'icmp_ln497' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln497 = br i1 %icmp_ln497, void %.split61_ifconv, void %_ZNK3BanltEf.exit.loopexit.exitStub" [../src/ban.cpp:497]   --->   Operation 12 'br' 'br_ln497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i2 %i_33" [../src/ban.cpp:498]   --->   Operation 13 'zext' 'zext_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln498 = add i6 %sub_ln542_read, i6 %zext_ln498" [../src/ban.cpp:498]   --->   Operation 14 'add' 'add_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i6 %add_ln498" [../src/ban.cpp:498]   --->   Operation 15 'zext' 'zext_ln498_1' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln498_1" [../src/ban.cpp:498]   --->   Operation 16 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:498]   --->   Operation 17 'load' 'b_num_load' <Predicate = (!icmp_ln497)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 18 [1/1] (0.54ns)   --->   "%add_ln497 = add i2 %i_33, i2 1" [../src/ban.cpp:497]   --->   Operation 18 'add' 'add_ln497' <Predicate = (!icmp_ln497)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln497 = store i2 %add_ln497, i2 %i" [../src/ban.cpp:497]   --->   Operation 19 'store' 'store_ln497' <Predicate = (!icmp_ln497)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%solved = phi i1 %solved_1, void %.split61_ifconv, i1 0, void %newFuncRoot"   --->   Operation 20 'phi' 'solved' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%res = phi i1 %res_3, void %.split61_ifconv, i1 0, void %newFuncRoot"   --->   Operation 21 'phi' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:498]   --->   Operation 24 'load' 'b_num_load' <Predicate = (!icmp_ln497)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln498 = bitcast i32 %b_num_load" [../src/ban.cpp:498]   --->   Operation 25 'bitcast' 'bitcast_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln498, i32 23, i32 30" [../src/ban.cpp:498]   --->   Operation 26 'partselect' 'tmp_s' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln498 = trunc i32 %bitcast_ln498" [../src/ban.cpp:498]   --->   Operation 27 'trunc' 'trunc_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln498 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:498]   --->   Operation 28 'icmp' 'icmp_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.05ns)   --->   "%icmp_ln498_1 = icmp_eq  i23 %trunc_ln498, i23 0" [../src/ban.cpp:498]   --->   Operation 29 'icmp' 'icmp_ln498_1' <Predicate = (!icmp_ln497)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.28ns)   --->   "%or_ln498 = or i1 %icmp_ln498_1, i1 %icmp_ln498" [../src/ban.cpp:498]   --->   Operation 30 'or' 'or_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (2.78ns)   --->   "%tmp_137 = fcmp_oeq  i32 %b_num_load, i32 0" [../src/ban.cpp:498]   --->   Operation 31 'fcmp' 'tmp_137' <Predicate = (!icmp_ln497)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (2.78ns)   --->   "%tmp_138 = fcmp_olt  i32 %b_num_load, i32 0" [../src/ban.cpp:500]   --->   Operation 32 'fcmp' 'tmp_138' <Predicate = (!icmp_ln497)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln500 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_6_out, i1 %res" [../src/ban.cpp:500]   --->   Operation 44 'write' 'write_ln500' <Predicate = (icmp_ln497)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln497)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln495 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/ban.cpp:495]   --->   Operation 33 'specloopname' 'specloopname_ln495' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (2.78ns)   --->   "%tmp_137 = fcmp_oeq  i32 %b_num_load, i32 0" [../src/ban.cpp:498]   --->   Operation 34 'fcmp' 'tmp_137' <Predicate = (!icmp_ln497)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln498)   --->   "%and_ln498 = and i1 %or_ln498, i1 %tmp_137" [../src/ban.cpp:498]   --->   Operation 35 'and' 'and_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/2] (2.78ns)   --->   "%tmp_138 = fcmp_olt  i32 %b_num_load, i32 0" [../src/ban.cpp:500]   --->   Operation 36 'fcmp' 'tmp_138' <Predicate = (!icmp_ln497)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%and_ln500 = and i1 %or_ln498, i1 %tmp_138" [../src/ban.cpp:500]   --->   Operation 37 'and' 'and_ln500' <Predicate = (!icmp_ln497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln498)   --->   "%or_ln498_1 = or i1 %and_ln498, i1 %solved" [../src/ban.cpp:498]   --->   Operation 38 'or' 'or_ln498_1' <Predicate = (!icmp_ln497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln498 = xor i1 %or_ln498_1, i1 1" [../src/ban.cpp:498]   --->   Operation 39 'xor' 'xor_ln498' <Predicate = (!icmp_ln497)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%sel_tmp46 = and i1 %and_ln500, i1 %xor_ln498" [../src/ban.cpp:500]   --->   Operation 40 'and' 'sel_tmp46' <Predicate = (!icmp_ln497)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_3 = or i1 %sel_tmp46, i1 %res" [../src/ban.cpp:500]   --->   Operation 41 'or' 'res_3' <Predicate = (!icmp_ln497)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.28ns)   --->   "%solved_1 = or i1 %solved, i1 %xor_ln498" [../src/ban.cpp:498]   --->   Operation 42 'or' 'solved_1' <Predicate = (!icmp_ln497)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader19"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln497)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ res_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
sub_ln542_read     (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0111]
i_33               (load             ) [ 0000]
icmp_ln497         (icmp             ) [ 0111]
br_ln497           (br               ) [ 0000]
zext_ln498         (zext             ) [ 0000]
add_ln498          (add              ) [ 0000]
zext_ln498_1       (zext             ) [ 0000]
b_num_addr         (getelementptr    ) [ 0110]
add_ln497          (add              ) [ 0000]
store_ln497        (store            ) [ 0000]
solved             (phi              ) [ 0111]
res                (phi              ) [ 0111]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
b_num_load         (load             ) [ 0101]
bitcast_ln498      (bitcast          ) [ 0000]
tmp_s              (partselect       ) [ 0000]
trunc_ln498        (trunc            ) [ 0000]
icmp_ln498         (icmp             ) [ 0000]
icmp_ln498_1       (icmp             ) [ 0000]
or_ln498           (or               ) [ 0101]
specloopname_ln495 (specloopname     ) [ 0000]
tmp_137            (fcmp             ) [ 0000]
and_ln498          (and              ) [ 0000]
tmp_138            (fcmp             ) [ 0000]
and_ln500          (and              ) [ 0000]
or_ln498_1         (or               ) [ 0000]
xor_ln498          (xor              ) [ 0000]
sel_tmp46          (and              ) [ 0000]
res_3              (or               ) [ 0111]
solved_1           (or               ) [ 0111]
br_ln0             (br               ) [ 0111]
write_ln500        (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln542">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_6_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_6_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sub_ln542_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln500_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln500/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="b_num_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_load/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="solved_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="solved_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="1"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="solved/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="res_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="res_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_137/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_138/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_33_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_33/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln497_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln497/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln498_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln498_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln498/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln498_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln497_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln497/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln497_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln497/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="bitcast_ln498_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln498/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_s_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="0" index="3" bw="6" slack="0"/>
<pin id="166" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln498_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln498/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln498_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln498_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="23" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln498_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln498/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="and_ln498_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln500_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln500/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln498_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="1"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln498_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="xor_ln498_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln498/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sel_tmp46_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp46/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="res_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="res_3/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="solved_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="solved_1/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln497_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln497 "/>
</bind>
</comp>

<comp id="244" class="1005" name="b_num_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="1"/>
<pin id="246" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="b_num_load_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="or_ln498_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln498 "/>
</bind>
</comp>

<comp id="261" class="1005" name="res_3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="solved_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="96" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="109"><net_src comp="74" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="74" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="54" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="150"><net_src comp="122" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="74" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="157" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="161" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="171" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="175" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="105" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="111" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="193" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="80" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="198" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="92" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="80" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="209" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="50" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="243"><net_src comp="125" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="67" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="252"><net_src comp="74" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="258"><net_src comp="187" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="264"><net_src comp="221" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="269"><net_src comp="227" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_6_out | {2 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_497_1 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_497_1 : b_num | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_33 : 1
		icmp_ln497 : 2
		br_ln497 : 3
		zext_ln498 : 2
		add_ln498 : 3
		zext_ln498_1 : 4
		b_num_addr : 5
		b_num_load : 6
		add_ln497 : 2
		store_ln497 : 3
	State 2
		bitcast_ln498 : 1
		tmp_s : 2
		trunc_ln498 : 2
		icmp_ln498 : 3
		icmp_ln498_1 : 3
		or_ln498 : 4
		tmp_137 : 1
		tmp_138 : 1
		write_ln500 : 1
	State 3
		and_ln498 : 1
		and_ln500 : 1
		or_ln498_1 : 1
		xor_ln498 : 1
		sel_tmp46 : 1
		res_3 : 1
		solved_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln497_fu_125     |    0    |    8    |
|   icmp   |     icmp_ln498_fu_175     |    0    |    11   |
|          |    icmp_ln498_1_fu_181    |    0    |    16   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln498_fu_135     |    0    |    13   |
|          |      add_ln497_fu_146     |    0    |    9    |
|----------|---------------------------|---------|---------|
|          |      or_ln498_fu_187      |    0    |    2    |
|    or    |     or_ln498_1_fu_203     |    0    |    2    |
|          |        res_3_fu_221       |    0    |    2    |
|          |      solved_1_fu_227      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      and_ln498_fu_193     |    0    |    2    |
|    and   |      and_ln500_fu_198     |    0    |    2    |
|          |      sel_tmp46_fu_215     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln498_fu_209     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sub_ln542_read_read_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln500_write_fu_60  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_105        |    0    |    0    |
|          |         grp_fu_111        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln498_fu_131     |    0    |    0    |
|          |    zext_ln498_1_fu_141    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_s_fu_161       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln498_fu_171    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    73   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|b_num_addr_reg_244|    6   |
|b_num_load_reg_249|   32   |
|     i_reg_233    |    2   |
|icmp_ln497_reg_240|    1   |
| or_ln498_reg_255 |    1   |
|   res_3_reg_261  |    1   |
|    res_reg_92    |    1   |
| solved_1_reg_266 |    1   |
|   solved_reg_80  |    1   |
+------------------+--------+
|       Total      |   46   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |   6  |   12   ||    9    |
|   solved_reg_80  |  p0  |   2  |   1  |    2   ||    9    |
|    res_reg_92    |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_105    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_111    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  2.135  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   46   |   118  |
+-----------+--------+--------+--------+
