// Seed: 2221783879
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_4;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri id_2,
    output logic id_3,
    input tri1 id_4,
    input wor id_5,
    output logic id_6,
    input tri id_7
);
  reg  id_9 = 1;
  wire id_10;
  always @(id_7) begin
    id_3 <= id_9;
    id_6 <= 1'b0 && 1;
  end
  wire id_11;
  module_0(
      id_11, id_11, id_11
  );
  wire id_12;
endmodule
