Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Use IEEE.std_logic_unsigned.all;
Use IEEE.numeric_std.all;
Use IEEE.std_logic_textio.all;
Use std.textio.all;
Entity eVe_Pro is
  port(a,b,c:in std_logic;
    f:out std_logic);
  end eVe_Pro;
  architecture behv of eVe_Pro is
    procedure pVe(signal x,y:std_logic; signal z:out std_logic)is
    begin
      z<=x and y;
    end pVe;
    signal k:std_logic;
    begin
    pVe(a,b,k);
    PVe(c,k,f);
  end behv;
