/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  reg [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  reg [6:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~((celloutsig_0_0z[0] | celloutsig_0_19z[0]) & (celloutsig_0_21z[0] | celloutsig_0_22z[8]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[13] | in_data[187]) & (celloutsig_1_0z | in_data[130]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[2] | celloutsig_0_0z[0]) & (celloutsig_0_0z[3] | celloutsig_0_0z[3]));
  assign celloutsig_0_12z = ~((celloutsig_0_5z[1] | celloutsig_0_11z) & (celloutsig_0_9z[2] | celloutsig_0_4z));
  assign celloutsig_0_30z = ~((celloutsig_0_14z[6] | celloutsig_0_10z) & (celloutsig_0_13z | celloutsig_0_19z[3]));
  assign celloutsig_0_8z = { celloutsig_0_0z[4:1], celloutsig_0_5z, celloutsig_0_5z } > { celloutsig_0_0z[5:4], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_15z = ! { celloutsig_0_14z[4:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z[2:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[11:9], in_data[96] };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, in_data[49:44], celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[108:105] * in_data[103:100];
  assign celloutsig_0_2z = { in_data[38:29], celloutsig_0_1z } * { celloutsig_0_0z[4:0], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[124] ? { in_data[130:125], 1'h1, in_data[123] } : { celloutsig_1_2z[6:3], celloutsig_1_4z };
  assign celloutsig_0_9z = celloutsig_0_3z[4] ? { in_data[58:54], celloutsig_0_4z } : { celloutsig_0_2z[9:5], celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_1z ? { celloutsig_0_6z[10:8], celloutsig_0_10z, 1'h1, celloutsig_0_13z } : { in_data[34:30], celloutsig_0_11z };
  assign celloutsig_0_0z = - in_data[33:28];
  assign celloutsig_0_41z = - { celloutsig_0_22z[7:0], celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[177:161] !== in_data[128:112];
  assign celloutsig_0_4z = in_data[16:14] !== celloutsig_0_2z[7:5];
  assign celloutsig_0_10z = celloutsig_0_6z[9:8] !== in_data[95:94];
  assign celloutsig_0_13z = { celloutsig_0_7z[17:1], celloutsig_0_4z } !== { in_data[46:31], celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_20z = celloutsig_0_16z[5:4] !== celloutsig_0_5z[3:2];
  assign celloutsig_0_22z = ~ in_data[77:69];
  assign celloutsig_0_21z = { celloutsig_0_19z[7:3], celloutsig_0_1z, celloutsig_0_15z } | { in_data[83:78], celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_21z | { celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_11z = | { celloutsig_0_6z[9:2], celloutsig_0_5z };
  assign celloutsig_1_18z = ^ celloutsig_1_6z[11:2];
  assign celloutsig_0_42z = { celloutsig_0_7z[14:6], celloutsig_0_20z } >> { celloutsig_0_0z[2:1], celloutsig_0_40z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[164:157] >> { in_data[189:186], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[6:4], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_3z[3:0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_10z[6:1], celloutsig_1_4z } << { celloutsig_1_11z[5:1], celloutsig_1_8z };
  assign celloutsig_1_10z = celloutsig_1_6z[18:10] >> { celloutsig_1_4z[2:0], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_7z[9:1] >> in_data[90:82];
  assign celloutsig_0_19z = { celloutsig_0_6z[8], celloutsig_0_5z } >> { celloutsig_0_14z[3:1], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_3z = celloutsig_0_0z <<< celloutsig_0_2z[10:5];
  assign celloutsig_0_40z = { celloutsig_0_0z[4:0], celloutsig_0_30z } <<< { celloutsig_0_19z[6:5], celloutsig_0_39z, celloutsig_0_38z };
  assign celloutsig_0_5z = { celloutsig_0_2z[9:7], celloutsig_0_0z } <<< { in_data[17], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_19z = in_data[122:111] >>> { celloutsig_1_12z[5:2], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[129:126], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } - { in_data[119], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_2z = in_data[158:145] ~^ { in_data[154:142], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_38z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_38z = celloutsig_0_31z[3:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_11z = celloutsig_1_5z[7:1];
  assign { out_data[128], out_data[107:96], out_data[40:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
