<profile>

<section name = "Vivado HLS Report for 'eq'" level="0">
<item name = "Date">Tue Sep 25 09:44:49 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 6.91, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 51, 4, 52, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop">49, 49, 7, -, -, 7, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 391, 305</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 20, 1117, 706</column>
<column name="Memory">2, -, 132, 8</column>
<column name="Multiplexer">-, -, -, 252</column>
<column name="Register">-, -, 619, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 25, 6, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="eq_eqio_s_axi_U">eq_eqio_s_axi, 0, 0, 292, 456</column>
<column name="eq_mul_16s_32s_32_2_U0">eq_mul_16s_32s_32_2, 0, 4, 165, 50</column>
<column name="eq_mul_16s_32s_32_2_U1">eq_mul_16s_32s_32_2, 0, 4, 165, 50</column>
<column name="eq_mul_16s_32s_32_2_U2">eq_mul_16s_32s_32_2, 0, 4, 165, 50</column>
<column name="eq_mul_17s_32s_32_2_U3">eq_mul_17s_32s_32_2, 0, 4, 165, 50</column>
<column name="eq_mul_17s_32s_32_2_U4">eq_mul_17s_32s_32_2, 0, 4, 165, 50</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coeff_U">eq_coeff, 2, 0, 0, 35, 32, 1, 1120</column>
<column name="x1_fix_U">eq_x1_fix, 0, 32, 2, 7, 16, 1, 112</column>
<column name="x2_fix_U">eq_x1_fix, 0, 32, 2, 7, 16, 1, 112</column>
<column name="y1_fix_U">eq_y1_fix, 0, 34, 2, 7, 17, 1, 119</column>
<column name="y2_fix_U">eq_y1_fix, 0, 34, 2, 7, 17, 1, 119</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="b_fu_375_p2">+, 0, 14, 9, 3, 1</column>
<column name="i_1_fu_530_p2">+, 0, 53, 21, 1, 16</column>
<column name="i_2_fu_535_p2">+, 0, 53, 21, 2, 16</column>
<column name="i_3_fu_550_p2">+, 0, 53, 21, 2, 16</column>
<column name="i_4_fu_555_p2">+, 0, 53, 21, 3, 16</column>
<column name="i_5_fu_452_p2">+, 0, 23, 11, 3, 6</column>
<column name="i_fu_358_p2">+, 0, 53, 21, 16, 16</column>
<column name="tmp_10_fu_420_p2">+, 0, 23, 11, 2, 6</column>
<column name="tmp_11_fu_431_p2">+, 0, 23, 11, 3, 6</column>
<column name="tmp_7_i_fu_495_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_8_fu_390_p2">+, 0, 20, 10, 1, 5</column>
<column name="tmp_9_fu_401_p2">+, 0, 23, 11, 2, 6</column>
<column name="tmp_fu_491_p2">+, 0, 0, 32, 32, 32</column>
<column name="out_fu_504_p2">-, 0, 0, 32, 32, 32</column>
<column name="tmp_8_i_fu_500_p2">-, 0, 0, 32, 32, 32</column>
<column name="exitcond_fu_369_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="tmp_s_fu_346_p2">icmp, 0, 0, 8, 16, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="band_assign_reg_305">9, 2, 3, 6</column>
<column name="coeff_address0">40, 7, 6, 42</column>
<column name="coeff_address1">27, 5, 6, 30</column>
<column name="coeff_d0">21, 4, 32, 128</column>
<column name="coeff_d1">15, 3, 32, 96</column>
<column name="i5_reg_293">9, 2, 6, 12</column>
<column name="reg_341">9, 2, 32, 64</column>
<column name="sample_assign_reg_317">9, 2, 16, 32</column>
<column name="tmp_12_reg_328">9, 2, 16, 32</column>
<column name="tmp_6_reg_281">9, 2, 16, 32</column>
<column name="x1_fix_address0">15, 3, 3, 9</column>
<column name="x2_fix_address0">15, 3, 3, 9</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a1_read_reg_580">32, 0, 32, 0</column>
<column name="a2_read_reg_575">32, 0, 32, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="b1_read_reg_590">32, 0, 32, 0</column>
<column name="b2_read_reg_585">32, 0, 32, 0</column>
<column name="b_reg_609">3, 0, 3, 0</column>
<column name="band_assign_reg_305">3, 0, 3, 0</column>
<column name="coeff_load_1_reg_649">32, 0, 32, 0</column>
<column name="coeff_load_2_reg_654">32, 0, 32, 0</column>
<column name="coeff_load_4_reg_689">32, 0, 32, 0</column>
<column name="i5_reg_293">6, 0, 6, 0</column>
<column name="i_5_reg_684">6, 0, 6, 0</column>
<column name="i_reg_598">16, 0, 16, 0</column>
<column name="reg_341">32, 0, 32, 0</column>
<column name="sample_assign_reg_317">16, 0, 16, 0</column>
<column name="tmp_12_reg_328">16, 0, 16, 0</column>
<column name="tmp_2_i_reg_719">32, 0, 32, 0</column>
<column name="tmp_3_i_reg_724">32, 0, 32, 0</column>
<column name="tmp_4_i_reg_739">32, 0, 32, 0</column>
<column name="tmp_5_i_reg_744">32, 0, 32, 0</column>
<column name="tmp_6_reg_281">16, 0, 16, 0</column>
<column name="tmp_7_i_reg_749">32, 0, 32, 0</column>
<column name="tmp_i_reg_694">32, 0, 32, 0</column>
<column name="x1_fix_addr_reg_629">3, 0, 3, 0</column>
<column name="x1_fix_load_reg_674">16, 0, 16, 0</column>
<column name="x2_fix_addr_reg_634">3, 0, 3, 0</column>
<column name="x2_fix_load_reg_679">16, 0, 16, 0</column>
<column name="y1_fix_addr_reg_639">3, 0, 3, 0</column>
<column name="y1_fix_load_reg_709">17, 0, 17, 0</column>
<column name="y2_fix_addr_reg_644">3, 0, 3, 0</column>
<column name="y2_fix_load_reg_714">17, 0, 17, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_eqio_AWVALID">in, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_AWREADY">out, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_AWADDR">in, 7, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_WVALID">in, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_WREADY">out, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_WDATA">in, 32, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_WSTRB">in, 4, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_ARVALID">in, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_ARREADY">out, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_ARADDR">in, 7, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_RVALID">out, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_RREADY">in, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_RDATA">out, 32, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_RRESP">out, 2, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_BVALID">out, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_BREADY">in, 1, s_axi, eqio, pointer</column>
<column name="s_axi_eqio_BRESP">out, 2, s_axi, eqio, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, eq, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, eq, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, eq, return value</column>
</table>
</item>
</section>
</profile>
