---
layout: default
title: Verilog Demoï¼ˆAITL-Hçµ±åˆåˆ¶å¾¡ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å‹•ä½œæ¤œè¨¼ï¼‰
nav_order: 10
description: AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã«ãŠã‘ã‚‹FSM Ã— PID Ã— LLMçµ±åˆåˆ¶å¾¡ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®Verilogå‹•ä½œæ¤œè¨¼ç’°å¢ƒã€‚
permalink: /AITL-H/PoC/verilog_demo/
---

---

# ğŸ§ª verilog_demo/README.md

ã“ã®ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªã¯ã€AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã«ãŠã‘ã‚‹  
çµ±åˆåˆ¶å¾¡ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆFSM Ã— PID Ã— LLMï¼‰ã® **Verilogå‹•ä½œæ¤œè¨¼** ã‚’è¡Œã†ãŸã‚ã®ãƒ†ã‚¹ãƒˆç’°å¢ƒã§ã™ã€‚  
_This directory provides a test environment for **Verilog-based functional verification** of the unified control module (FSM Ã— PID Ã— LLM) in the AITL-H architecture._

---

## ğŸ§© æ§‹æˆãƒ•ã‚¡ã‚¤ãƒ«ä¸€è¦§  
### List of Files

| ãƒ•ã‚¡ã‚¤ãƒ«å / File Name      | å†…å®¹ / Description |
|----------------------------|--------------------|
| `fsm_core.v`               | Mooreå‹FSMåˆ¶å¾¡ãƒ­ã‚¸ãƒƒã‚¯<br>_Moore-type FSM control logic_ |
| `pid_controller.v`         | é›¢æ•£æ™‚é–“PIDåˆ¶å¾¡å™¨<br>_Discrete-time PID controller_ |
| `llm_interface_stub.v`     | å¤–éƒ¨å‘½ä»¤å…¥åŠ›ã‚¹ã‚¿ãƒ–<br>_Stub for external LLM command input_ |
| `aitl_top.v`               | ä¸Šè¨˜3è¦ç´ ã®çµ±åˆãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«<br>_Top module integrating the above three components_ |
| `tb_aitl_top.v`            | ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒï¼ˆFSMå…¥åŠ›ãƒ»PIDåå¿œã‚’æ¨¡æ“¬ï¼‰<br>_Testbench simulating FSM inputs and PID responses_ |

---

## ğŸ§ª å‹•ä½œæ¤œè¨¼ã®æ‰‹é †ï¼ˆiverilogï¼‰  
### How to Run Simulation (with iverilog)

ä»¥ä¸‹ã®ã‚³ãƒãƒ³ãƒ‰ã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã¨å®Ÿè¡ŒãŒå¯èƒ½ã§ã™ï¼š  
_Use the following commands to compile and run the simulation:_

```bash
iverilog -o sim_tb tb_aitl_top.v aitl_top.v fsm_core.v pid_controller.v
vvp sim_tb
```

æ³¢å½¢å‡ºåŠ›ã‚’å«ã‚€å ´åˆï¼š  
_To view waveform output:_

```bash
gtkwave aitl_top.vcd
```

---

## ğŸ’¬ `$display` å‡ºåŠ›ä¾‹  
### Sample `$display` Output

å®Ÿè¡Œæ™‚ã®ã‚³ãƒ³ã‚½ãƒ¼ãƒ«å‡ºåŠ›ä¾‹ï¼š  
_Example console output during simulation:_

```
=== AITL Unified Test Start ===
FSM=01, PID_OUT=132
FSM=10, PID_OUT=98
FSM=00, PID_OUT=142
=== AITL Unified Test Done ===
```

FSMçŠ¶æ…‹ã¨PIDå‡ºåŠ›ãŒæ®µéšçš„ã«å¤‰åŒ–ã™ã‚‹ã“ã¨ãŒç¢ºèªã§ãã¾ã™ã€‚  
_You can observe stepwise transitions in FSM states and PID outputs._

---

## ğŸ“š å‚è€ƒãƒªãƒ³ã‚¯  
### Related Links

- [`../auto_generator/`](../auto_generator/)ï¼šYAMLâ†’Cã‚³ãƒ¼ãƒ‰â†’Verilogå¤‰æ›ã®è‡ªå‹•è¨­è¨ˆãƒ•ãƒ­ãƒ¼  
  _Automatic design flow from YAML â†’ C code â†’ Verilog_

- [`../logic_templates/`](../logic_templates/)ï¼šVerilogé››å½¢ãƒ»ChatGPTç”¨ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆé›†  
  _Verilog templates and prompt collections for ChatGPT usage_

---

## ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹  
### License

MIT License  
æŠ€è¡“è€…ãƒ»ç ”ç©¶è€…ãƒ»æ•™è‚²è€…ã«ã‚ˆã‚‹è‡ªç”±åˆ©ç”¨ãƒ»æ‹¡å¼µã‚’æ­“è¿ã—ã¾ã™ã€‚  
_Freely available and extensible for engineers, researchers, and educators._
