-- VHDL for IBM SMS ALD group LogicGateRing
-- Title: LogicGateRing
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 5/30/2020 7:42:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity LogicGateRing is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_RING_ON_ADVANCE_1: in STD_LOGIC;
		PS_LOGIC_RING_OFF_ADVANCE_1: in STD_LOGIC;
		PS_LOGIC_GATE_Z: in STD_LOGIC;
		MS_LOGIC_GATE_Z: in STD_LOGIC;
		MS_PROGRAM_RESET_3: in STD_LOGIC;
		PS_E_CYCLE_REQUIRED: in STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_F_CYCLE_REQUIRED: in STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE: in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1: in STD_LOGIC;
		PS_LOGIC_GATE_A_1: out STD_LOGIC;
		PS_LOGIC_GATE_A_CONTROL: out STD_LOGIC;
		MS_LOGIC_GATE_A_1: out STD_LOGIC;
		PS_LOGIC_GATE_B_1: out STD_LOGIC;
		MS_LOGIC_GATE_B_1: out STD_LOGIC;
		MS_LOGIC_GATE_C_1: out STD_LOGIC;
		PS_LOGIC_GATE_C_1: out STD_LOGIC;
		MS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_C_OR_D: out STD_LOGIC;
		PS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_E_1: out STD_LOGIC;
		PS_LOGIC_GATE_E_2: out STD_LOGIC;
		MS_LOGIC_GATE_E_1: out STD_LOGIC;
		MY_LOGIC_GATE_E: out STD_LOGIC;
		PS_LOGIC_GATE_F_1: out STD_LOGIC;
		MY_LOGIC_GATE_F_1: out STD_LOGIC;
		MS_LOGIC_GATE_F_1: out STD_LOGIC;
		MS_LOGIC_GATE_G: out STD_LOGIC;
		PS_LOGIC_GATE_G: out STD_LOGIC;
		MS_LOGIC_GATE_H: out STD_LOGIC;
		PS_LOGIC_GATE_H: out STD_LOGIC;
		MS_LOGIC_GATE_J: out STD_LOGIC;
		PS_LOGIC_GATE_J: out STD_LOGIC;
		MS_LOGIC_GATE_K: out STD_LOGIC;
		PS_LOGIC_GATE_K: out STD_LOGIC;
		LAMP_15A1A06: out STD_LOGIC;
		LAMP_15A1B06: out STD_LOGIC;
		LAMP_15A1C06: out STD_LOGIC;
		LAMP_15A1D06: out STD_LOGIC;
		LAMP_15A1E06: out STD_LOGIC;
		LAMP_15A1F06: out STD_LOGIC;
		LAMP_15A1G06: out STD_LOGIC;
		LAMP_15A1H06: out STD_LOGIC;
		LAMP_15A1J06: out STD_LOGIC;
		LAMP_15A1K06: out STD_LOGIC);
end LogicGateRing;


ARCHITECTURE structural of LogicGateRing is

	 signal MS_LOGIC_GATE_A: STD_LOGIC;
	 signal PS_LOGIC_GATE_A: STD_LOGIC;
	 signal MS_LOGIC_GATE_B: STD_LOGIC;
	 signal PS_LOGIC_GATE_B: STD_LOGIC;
	 signal PS_LOGIC_GATE_C: STD_LOGIC;
	 signal MS_LOGIC_GATE_C: STD_LOGIC;
	 signal MS_LOGIC_GATE_D: STD_LOGIC;
	 signal PS_LOGIC_GATE_D: STD_LOGIC;
	 signal MS_LOGIC_GATE_E: STD_LOGIC;
	 signal PS_LOGIC_GATE_E: STD_LOGIC;
	 signal MS_LOGIC_GATE_F: STD_LOGIC;
	 signal PS_LOGIC_GATE_F: STD_LOGIC;

	 signal XX_MS_LOGIC_GATE_C_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_G: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_G: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_H: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_H: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_J: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_J: STD_LOGIC;

BEGIN

	MS_LOGIC_GATE_C_1 <= 
		XX_MS_LOGIC_GATE_C_1;
	MS_LOGIC_GATE_G <= 
		XX_MS_LOGIC_GATE_G;
	PS_LOGIC_GATE_G <= 
		XX_PS_LOGIC_GATE_G;
	MS_LOGIC_GATE_H <= 
		XX_MS_LOGIC_GATE_H;
	PS_LOGIC_GATE_H <= 
		XX_PS_LOGIC_GATE_H;
	MS_LOGIC_GATE_J <= 
		XX_MS_LOGIC_GATE_J;
	PS_LOGIC_GATE_J <= 
		XX_PS_LOGIC_GATE_J;

Page_11_10_10_1: ENTITY ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_Z =>
		MS_LOGIC_GATE_Z,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	PS_E_CH_UNOVLP_IN_PROCESS =>
		PS_E_CH_UNOVLP_IN_PROCESS,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		PS_F_CH_UNOVLP_IN_PROCESS,
	PS_COMP_DISABLE_CYCLE =>
		PS_COMP_DISABLE_CYCLE,
	MS_LOGIC_GATE_A =>
		MS_LOGIC_GATE_A,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_LOGIC_GATE_A =>
		PS_LOGIC_GATE_A,
	PS_LOGIC_GATE_A_CONTROL =>
		PS_LOGIC_GATE_A_CONTROL,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	LAMP_15A1A06 =>
		LAMP_15A1A06
	);

Page_11_10_11_1: ENTITY ALD_11_10_11_1_LOGIC_GATE_RING_B_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_A =>
		PS_LOGIC_GATE_A,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_A =>
		MS_LOGIC_GATE_A,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_B =>
		MS_LOGIC_GATE_B,
	PS_LOGIC_GATE_B =>
		PS_LOGIC_GATE_B,
	MS_LOGIC_GATE_B_1 =>
		MS_LOGIC_GATE_B_1,
	LAMP_15A1B06 =>
		LAMP_15A1B06
	);

Page_11_10_12_1: ENTITY ALD_11_10_12_1_LOGIC_GATE_RING_C_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_B =>
		PS_LOGIC_GATE_B,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_B =>
		MS_LOGIC_GATE_B,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_C =>
		MS_LOGIC_GATE_C,
	PS_LOGIC_GATE_C =>
		PS_LOGIC_GATE_C,
	PS_LOGIC_GATE_C_1 =>
		PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_C_1 =>
		XX_MS_LOGIC_GATE_C_1,
	LAMP_15A1C06 =>
		LAMP_15A1C06
	);

Page_11_10_13_1: ENTITY ALD_11_10_13_1_LOGIC_GATE_RING_D_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_C =>
		PS_LOGIC_GATE_C,
	MS_LOGIC_GATE_C =>
		MS_LOGIC_GATE_C,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_C_1 =>
		XX_MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_D =>
		MS_LOGIC_GATE_D,
	PS_LOGIC_GATE_D =>
		PS_LOGIC_GATE_D,
	PS_LOGIC_GATE_D_1 =>
		PS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_D_1 =>
		MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_C_OR_D =>
		PS_LOGIC_GATE_C_OR_D,
	LAMP_15A1D06 =>
		LAMP_15A1D06
	);

Page_11_10_14_1: ENTITY ALD_11_10_14_1_LOGIC_GATE_RING_E_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_D =>
		PS_LOGIC_GATE_D,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	MS_LOGIC_GATE_D =>
		MS_LOGIC_GATE_D,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_E =>
		MS_LOGIC_GATE_E,
	PS_LOGIC_GATE_E =>
		PS_LOGIC_GATE_E,
	PS_LOGIC_GATE_E_1 =>
		PS_LOGIC_GATE_E_1,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	MY_LOGIC_GATE_E =>
		MY_LOGIC_GATE_E,
	LAMP_15A1E06 =>
		LAMP_15A1E06
	);

Page_11_10_15_1: ENTITY ALD_11_10_15_1_LOGIC_GATE_RING_F
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_E =>
		PS_LOGIC_GATE_E,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_E =>
		MS_LOGIC_GATE_E,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_F =>
		MS_LOGIC_GATE_F,
	PS_LOGIC_GATE_F =>
		PS_LOGIC_GATE_F,
	MY_LOGIC_GATE_F_1 =>
		MY_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_F_1 =>
		MS_LOGIC_GATE_F_1,
	LAMP_15A1F06 =>
		LAMP_15A1F06
	);

Page_11_10_16_1: ENTITY ALD_11_10_16_1_LOGIC_GATE_RING_G_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_F =>
		PS_LOGIC_GATE_F,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_F =>
		MS_LOGIC_GATE_F,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_G =>
		XX_MS_LOGIC_GATE_G,
	PS_LOGIC_GATE_G =>
		XX_PS_LOGIC_GATE_G,
	LAMP_15A1G06 =>
		LAMP_15A1G06
	);

Page_11_10_17_1: ENTITY ALD_11_10_17_1_LOGIC_GATE_RING_H_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_G =>
		XX_PS_LOGIC_GATE_G,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_G =>
		XX_MS_LOGIC_GATE_G,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_H =>
		XX_MS_LOGIC_GATE_H,
	PS_LOGIC_GATE_H =>
		XX_PS_LOGIC_GATE_H,
	LAMP_15A1H06 =>
		LAMP_15A1H06
	);

Page_11_10_18_1: ENTITY ALD_11_10_18_1_LOGIC_GATE_RING_J_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_H =>
		XX_PS_LOGIC_GATE_H,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_H =>
		XX_MS_LOGIC_GATE_H,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_J =>
		XX_MS_LOGIC_GATE_J,
	PS_LOGIC_GATE_J =>
		XX_PS_LOGIC_GATE_J,
	LAMP_15A1J06 =>
		LAMP_15A1J06
	);

Page_11_10_19_1: ENTITY ALD_11_10_19_1_LOGIC_GATE_RING_K_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_J =>
		XX_PS_LOGIC_GATE_J,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_J =>
		XX_MS_LOGIC_GATE_J,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_K =>
		MS_LOGIC_GATE_K,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	LAMP_15A1K06 =>
		LAMP_15A1K06
	);


END;
