// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

// Generated by PeakRDL-cheader - A free and open-source header generator
//  https://github.com/SystemRDL/PeakRDL-cheader

#ifndef T6_DEBUG_MAP_H
#define T6_DEBUG_MAP_H

#ifdef __cplusplus
extern "C"
{
#endif

#include <assert.h>
#include <stdint.h>

// Reg - t6_debug_regs::PERF_CNT_INSTRN_THREAD0
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD0__PERF_CNT_INSTRN_THREAD0_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD0__PERF_CNT_INSTRN_THREAD0_bp    0
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD0__PERF_CNT_INSTRN_THREAD0_bw    32
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD0__PERF_CNT_INSTRN_THREAD0_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_INSTRN_THREAD1
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD1__PERF_CNT_INSTRN_THREAD1_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD1__PERF_CNT_INSTRN_THREAD1_bp    0
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD1__PERF_CNT_INSTRN_THREAD1_bw    32
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD1__PERF_CNT_INSTRN_THREAD1_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_INSTRN_THREAD2
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_START_bm    0x1
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_START_bp    0
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_START_bw    1
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_START_reset 0x0
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_STOP_bm     0x2
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_STOP_bp     1
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_STOP_bw     1
#define T6_DEBUG_REGS__PERF_CNT_INSTRN_THREAD2__INSTRN_THREAD_STOP_reset  0x0

// Reg - t6_debug_regs::PERF_CNT_TDMA_UNPACK0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK0__PERF_CNT_TDMA_UNPACK0_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK0__PERF_CNT_TDMA_UNPACK0_bp    0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK0__PERF_CNT_TDMA_UNPACK0_bw    32
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK0__PERF_CNT_TDMA_UNPACK0_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_TDMA_UNPACK1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK1__PERF_CNT_TDMA_UNPACK1_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK1__PERF_CNT_TDMA_UNPACK1_bp    0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK1__PERF_CNT_TDMA_UNPACK1_bw    32
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK1__PERF_CNT_TDMA_UNPACK1_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_TDMA_UNPACK2
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__START_bm    0x1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__START_bp    0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__START_bw    1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__START_reset 0x0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__STOP_bm     0x2
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__STOP_bp     1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__STOP_bw     1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_UNPACK2__STOP_reset  0x0

// Reg - t6_debug_regs::PERF_CNT_FPU0
#define T6_DEBUG_REGS__PERF_CNT_FPU0__FPU_REF_PERIOD_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_FPU0__FPU_REF_PERIOD_bp    0
#define T6_DEBUG_REGS__PERF_CNT_FPU0__FPU_REF_PERIOD_bw    32
#define T6_DEBUG_REGS__PERF_CNT_FPU0__FPU_REF_PERIOD_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_FPU1
#define T6_DEBUG_REGS__PERF_CNT_FPU1__FPU_MODE_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_FPU1__FPU_MODE_bp    0
#define T6_DEBUG_REGS__PERF_CNT_FPU1__FPU_MODE_bw    32
#define T6_DEBUG_REGS__PERF_CNT_FPU1__FPU_MODE_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_FPU2
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_START_bm    0x1
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_START_bp    0
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_START_bw    1
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_START_reset 0x0
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_STOP_bm     0x2
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_STOP_bp     1
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_STOP_bw     1
#define T6_DEBUG_REGS__PERF_CNT_FPU2__FPU_STOP_reset  0x0

// Reg - t6_debug_regs::PERF_CNT_ALL
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_START_ALL_bm    0x1
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_START_ALL_bp    0
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_START_ALL_bw    1
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_START_ALL_reset 0x0
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_STOP_ALL_bm     0x2
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_STOP_ALL_bp     1
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_STOP_ALL_bw     1
#define T6_DEBUG_REGS__PERF_CNT_ALL__INSTRN_THREAD_STOP_ALL_reset  0x0

// Reg - t6_debug_regs::DBG_BUS_CTRL
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_SIG_SEL_bm        0xffff
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_SIG_SEL_bp        0
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_SIG_SEL_bw        16
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_SIG_SEL_reset     0x0
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_DAISY_SEL_bm      0xff0000
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_DAISY_SEL_bp      16
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_DAISY_SEL_bw      8
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_DAISY_SEL_reset   0x0
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_RD_SEL_bm         0xf000000
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_RD_SEL_bp         24
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_RD_SEL_bw         4
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_RD_SEL_reset      0x0
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_CONTROL_OVR_bm    0x10000000
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_CONTROL_OVR_bp    28
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_CONTROL_OVR_bw    1
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_CONTROL_OVR_reset 0x0
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_EN_bm             0x20000000
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_EN_bp             29
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_EN_bw             1
#define T6_DEBUG_REGS__DBG_BUS_CTRL__RISC_DBG_EN_reset          0x0

// Reg - t6_debug_regs::TENSIX_CREG_READ
#define T6_DEBUG_REGS__TENSIX_CREG_READ__TENSIX_CREG_READ_bm    0x7ff
#define T6_DEBUG_REGS__TENSIX_CREG_READ__TENSIX_CREG_READ_bp    0
#define T6_DEBUG_REGS__TENSIX_CREG_READ__TENSIX_CREG_READ_bw    11
#define T6_DEBUG_REGS__TENSIX_CREG_READ__TENSIX_CREG_READ_reset 0x0

// Reg - t6_debug_regs::DBG_RD_DATA
#define T6_DEBUG_REGS__DBG_RD_DATA__DBUS_RD_DATA_D_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_RD_DATA__DBUS_RD_DATA_D_bp    0
#define T6_DEBUG_REGS__DBG_RD_DATA__DBUS_RD_DATA_D_bw    32
#define T6_DEBUG_REGS__DBG_RD_DATA__DBUS_RD_DATA_D_reset 0x0

// Reg - t6_debug_regs::DBG_ARRAY_RD_EN
#define T6_DEBUG_REGS__DBG_ARRAY_RD_EN__DBG_ARRAY_RD_EN_bm    0x1
#define T6_DEBUG_REGS__DBG_ARRAY_RD_EN__DBG_ARRAY_RD_EN_bp    0
#define T6_DEBUG_REGS__DBG_ARRAY_RD_EN__DBG_ARRAY_RD_EN_bw    1
#define T6_DEBUG_REGS__DBG_ARRAY_RD_EN__DBG_ARRAY_RD_EN_reset 0x0

// Reg - t6_debug_regs::DBG_ARRAY_RD_CMD
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ADDR_bm    0xffff
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ADDR_bp    0
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ADDR_bw    16
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ADDR_reset 0x0
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ID_bm      0xf0000
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ID_bp      16
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ID_bw      4
#define T6_DEBUG_REGS__DBG_ARRAY_RD_CMD__ID_reset   0x0

// Reg - t6_debug_regs::DBG_ARRAY_RD_STATUS
#define T6_DEBUG_REGS__DBG_ARRAY_RD_STATUS__RD_VALID_bm    0x1
#define T6_DEBUG_REGS__DBG_ARRAY_RD_STATUS__RD_VALID_bp    0
#define T6_DEBUG_REGS__DBG_ARRAY_RD_STATUS__RD_VALID_bw    1
#define T6_DEBUG_REGS__DBG_ARRAY_RD_STATUS__RD_VALID_reset 0x0

// Reg - t6_debug_regs::DBG_FEATURE_DISABLE
#define T6_DEBUG_REGS__DBG_FEATURE_DISABLE__DBG_FEATURE_DISABLE_bm    0xffff
#define T6_DEBUG_REGS__DBG_FEATURE_DISABLE__DBG_FEATURE_DISABLE_bp    0
#define T6_DEBUG_REGS__DBG_FEATURE_DISABLE__DBG_FEATURE_DISABLE_bw    16
#define T6_DEBUG_REGS__DBG_FEATURE_DISABLE__DBG_FEATURE_DISABLE_reset 0x0

// Reg - t6_debug_regs::DBG_ARRAY_RD_DATA
#define T6_DEBUG_REGS__DBG_ARRAY_RD_DATA__RD_DATA_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_ARRAY_RD_DATA__RD_DATA_bp    0
#define T6_DEBUG_REGS__DBG_ARRAY_RD_DATA__RD_DATA_bw    32
#define T6_DEBUG_REGS__DBG_ARRAY_RD_DATA__RD_DATA_reset 0x0

// Reg - t6_debug_regs::CG_CTRL_HYST0
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_REGBLOCKS_bm    0x7f
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_REGBLOCKS_bp    0
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_REGBLOCKS_bw    7
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_REGBLOCKS_reset 0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_FPU_bm          0x7f00
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_FPU_bp          8
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_FPU_bw          7
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_FPU_reset       0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_MOVE_bm         0x7f0000
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_MOVE_bp         16
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_MOVE_bw         7
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_MOVE_reset      0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_PACKER_bm       0x7f000000
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_PACKER_bp       24
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_PACKER_bw       7
#define T6_DEBUG_REGS__CG_CTRL_HYST0__CG_HYST_PACKER_reset    0x10

// Reg - t6_debug_regs::CG_CTRL_HYST1
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_UNPACKER_bm    0x7f
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_UNPACKER_bp    0
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_UNPACKER_bw    7
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_UNPACKER_reset 0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_XSEARCH_bm     0x7f00
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_XSEARCH_bp     8
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_XSEARCH_bw     7
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_XSEARCH_reset  0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_THCON_bm       0x7f0000
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_THCON_bp       16
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_THCON_bw       7
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_THCON_reset    0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_TRISC_bm       0x7f000000
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_TRISC_bp       24
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_TRISC_bw       7
#define T6_DEBUG_REGS__CG_CTRL_HYST1__CG_HYST_TRISC_reset    0x10

// Reg - t6_debug_regs::TENSIX_CREG_RDDATA
#define T6_DEBUG_REGS__TENSIX_CREG_RDDATA__TENSIX_CREG_RDDATA_bm    0xffffffff
#define T6_DEBUG_REGS__TENSIX_CREG_RDDATA__TENSIX_CREG_RDDATA_bp    0
#define T6_DEBUG_REGS__TENSIX_CREG_RDDATA__TENSIX_CREG_RDDATA_bw    32
#define T6_DEBUG_REGS__TENSIX_CREG_RDDATA__TENSIX_CREG_RDDATA_reset 0x0

// Reg - t6_debug_regs::CG_CTRL_HYST2
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_RETMUX_bm     0x7f
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_RETMUX_bp     0
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_RETMUX_bw     7
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_RETMUX_reset  0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_ITHREAD_bm    0x7f00
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_ITHREAD_bp    8
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_ITHREAD_bw    7
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST_ITHREAD_reset 0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_L1BANK_bm    0x7f0000
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_L1BANK_bp    16
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_L1BANK_bw    7
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_L1BANK_reset 0x10
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_SRCB_bm      0x7f000000
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_SRCB_bp      24
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_SRCB_bw      7
#define T6_DEBUG_REGS__CG_CTRL_HYST2__CG_HYST2_SRCB_reset   0x10

// Reg - t6_debug_regs::RISC_DBG_CNTL_0
#define T6_DEBUG_REGS__RISC_DBG_CNTL_0__RISC_DBG_CNTL_0_bm    0xffffffff
#define T6_DEBUG_REGS__RISC_DBG_CNTL_0__RISC_DBG_CNTL_0_bp    0
#define T6_DEBUG_REGS__RISC_DBG_CNTL_0__RISC_DBG_CNTL_0_bw    32
#define T6_DEBUG_REGS__RISC_DBG_CNTL_0__RISC_DBG_CNTL_0_reset 0x0

// Reg - t6_debug_regs::RISC_DBG_CNTL_1
#define T6_DEBUG_REGS__RISC_DBG_CNTL_1__RISC_DBG_CNTL_1_bm    0xffffffff
#define T6_DEBUG_REGS__RISC_DBG_CNTL_1__RISC_DBG_CNTL_1_bp    0
#define T6_DEBUG_REGS__RISC_DBG_CNTL_1__RISC_DBG_CNTL_1_bw    32
#define T6_DEBUG_REGS__RISC_DBG_CNTL_1__RISC_DBG_CNTL_1_reset 0x0

// Reg - t6_debug_regs::RISC_DBG_STATUS_0
#define T6_DEBUG_REGS__RISC_DBG_STATUS_0__STATUS_bm    0xffffffff
#define T6_DEBUG_REGS__RISC_DBG_STATUS_0__STATUS_bp    0
#define T6_DEBUG_REGS__RISC_DBG_STATUS_0__STATUS_bw    32
#define T6_DEBUG_REGS__RISC_DBG_STATUS_0__STATUS_reset 0x0

// Reg - t6_debug_regs::RISC_DBG_STATUS_1
#define T6_DEBUG_REGS__RISC_DBG_STATUS_1__STATUS_bm    0xffffffff
#define T6_DEBUG_REGS__RISC_DBG_STATUS_1__STATUS_bp    0
#define T6_DEBUG_REGS__RISC_DBG_STATUS_1__STATUS_bw    32
#define T6_DEBUG_REGS__RISC_DBG_STATUS_1__STATUS_reset 0x0

// Reg - t6_debug_regs::TRISC_PC_BUF_OVERRIDE
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE__TRISC_PC_BUF_OVERRIDE_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE__TRISC_PC_BUF_OVERRIDE_bp    0
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE__TRISC_PC_BUF_OVERRIDE_bw    32
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE__TRISC_PC_BUF_OVERRIDE_reset 0x0

// Reg - t6_debug_regs::TRISC_PC_BUF_OVERRIDE1
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE1__TRISC_PC_BUF_OVERRIDE1_bm    0xff
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE1__TRISC_PC_BUF_OVERRIDE1_bp    0
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE1__TRISC_PC_BUF_OVERRIDE1_bw    8
#define T6_DEBUG_REGS__TRISC_PC_BUF_OVERRIDE1__TRISC_PC_BUF_OVERRIDE1_reset 0x0

// Reg - t6_debug_regs::DBG_INVALID_INSTRN
#define T6_DEBUG_REGS__DBG_INVALID_INSTRN__DBG_INVALID_INSTRN_bm    0xf
#define T6_DEBUG_REGS__DBG_INVALID_INSTRN__DBG_INVALID_INSTRN_bp    0
#define T6_DEBUG_REGS__DBG_INVALID_INSTRN__DBG_INVALID_INSTRN_bw    4
#define T6_DEBUG_REGS__DBG_INVALID_INSTRN__DBG_INVALID_INSTRN_reset 0x0

// Reg - t6_debug_regs::DBG_INSTRN_BUF_CTRL0
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__OVERRIDE_bm    0xf
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__OVERRIDE_bp    0
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__OVERRIDE_bw    4
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__OVERRIDE_reset 0x0
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__WRITE_bm       0xf0
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__WRITE_bp       4
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__WRITE_bw       4
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL0__WRITE_reset    0x0

// Reg - t6_debug_regs::DBG_INSTRN_BUF_CTRL1
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL1__DBG_INSTRN_BUF_WRDATA_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL1__DBG_INSTRN_BUF_WRDATA_bp    0
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL1__DBG_INSTRN_BUF_WRDATA_bw    32
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_CTRL1__DBG_INSTRN_BUF_WRDATA_reset 0x0

// Reg - t6_debug_regs::DBG_INSTRN_BUF_STATUS
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_STATUS__DBG_INSTRN_BUF_STATUS_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_STATUS__DBG_INSTRN_BUF_STATUS_bp    0
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_STATUS__DBG_INSTRN_BUF_STATUS_bw    32
#define T6_DEBUG_REGS__DBG_INSTRN_BUF_STATUS__DBG_INSTRN_BUF_STATUS_reset 0x0

// Reg - t6_debug_regs::STOCH_RND_MASK0
#define T6_DEBUG_REGS__STOCH_RND_MASK0__STOCH_RND_MASK0_bm    0xffffffff
#define T6_DEBUG_REGS__STOCH_RND_MASK0__STOCH_RND_MASK0_bp    0
#define T6_DEBUG_REGS__STOCH_RND_MASK0__STOCH_RND_MASK0_bw    32
#define T6_DEBUG_REGS__STOCH_RND_MASK0__STOCH_RND_MASK0_reset 0xffffffff

// Reg - t6_debug_regs::STOCH_RND_MASK1
#define T6_DEBUG_REGS__STOCH_RND_MASK1__STOCH_RND_MASK1_bm    0xffffffff
#define T6_DEBUG_REGS__STOCH_RND_MASK1__STOCH_RND_MASK1_bp    0
#define T6_DEBUG_REGS__STOCH_RND_MASK1__STOCH_RND_MASK1_bw    32
#define T6_DEBUG_REGS__STOCH_RND_MASK1__STOCH_RND_MASK1_reset 0xffffffff

// Reg - t6_debug_regs::STICKY_BITS
#define T6_DEBUG_REGS__STICKY_BITS__SFPU_STICKY_BITS_bm      0xf
#define T6_DEBUG_REGS__STICKY_BITS__SFPU_STICKY_BITS_bp      0
#define T6_DEBUG_REGS__STICKY_BITS__SFPU_STICKY_BITS_bw      4
#define T6_DEBUG_REGS__STICKY_BITS__SFPU_STICKY_BITS_reset   0x0
#define T6_DEBUG_REGS__STICKY_BITS__FPU_STICKY_BITS_bm       0xf0
#define T6_DEBUG_REGS__STICKY_BITS__FPU_STICKY_BITS_bp       4
#define T6_DEBUG_REGS__STICKY_BITS__FPU_STICKY_BITS_bw       4
#define T6_DEBUG_REGS__STICKY_BITS__FPU_STICKY_BITS_reset    0x0
#define T6_DEBUG_REGS__STICKY_BITS__PACKER_STICKY_BITS_bm    0xff00
#define T6_DEBUG_REGS__STICKY_BITS__PACKER_STICKY_BITS_bp    8
#define T6_DEBUG_REGS__STICKY_BITS__PACKER_STICKY_BITS_bw    8
#define T6_DEBUG_REGS__STICKY_BITS__PACKER_STICKY_BITS_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_TDMA_PACK0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK0__REF_PERIOD_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK0__REF_PERIOD_bp    0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK0__REF_PERIOD_bw    32
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK0__REF_PERIOD_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_TDMA_PACK1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK1__MODE_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK1__MODE_bp    0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK1__MODE_bw    32
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK1__MODE_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_TDMA_PACK2
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__START_bm    0x1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__START_bp    0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__START_bw    1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__START_reset 0x0
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__STOP_bm     0x2
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__STOP_bp     1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__STOP_bw     1
#define T6_DEBUG_REGS__PERF_CNT_TDMA_PACK2__STOP_reset  0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_L_INSTRN_THREAD
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_INSTRN_THREAD__PERF_CNT_OUT_L_INSTRN_THREAD_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_INSTRN_THREAD__PERF_CNT_OUT_L_INSTRN_THREAD_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_INSTRN_THREAD__PERF_CNT_OUT_L_INSTRN_THREAD_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_INSTRN_THREAD__PERF_CNT_OUT_L_INSTRN_THREAD_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_H_INSTRN_THREAD
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_INSTRN_THREAD__PERF_CNT_OUT_H_INSTRN_THREAD_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_INSTRN_THREAD__PERF_CNT_OUT_H_INSTRN_THREAD_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_INSTRN_THREAD__PERF_CNT_OUT_H_INSTRN_THREAD_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_INSTRN_THREAD__PERF_CNT_OUT_H_INSTRN_THREAD_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_L_TDMA_UNPACK
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_UNPACK__PERF_CNT_OUT_L_TDMA_UNPACK_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_UNPACK__PERF_CNT_OUT_L_TDMA_UNPACK_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_UNPACK__PERF_CNT_OUT_L_TDMA_UNPACK_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_UNPACK__PERF_CNT_OUT_L_TDMA_UNPACK_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_H_TDMA_UNPACK
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_UNPACK__PERF_CNT_OUT_H_TDMA_UNPACK_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_UNPACK__PERF_CNT_OUT_H_TDMA_UNPACK_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_UNPACK__PERF_CNT_OUT_H_TDMA_UNPACK_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_UNPACK__PERF_CNT_OUT_H_TDMA_UNPACK_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_L_TDMA_PACK
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_PACK__PERF_CNT_OUT_L_TDMA_PACK_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_PACK__PERF_CNT_OUT_L_TDMA_PACK_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_PACK__PERF_CNT_OUT_L_TDMA_PACK_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_TDMA_PACK__PERF_CNT_OUT_L_TDMA_PACK_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_H_TDMA_PACK
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_PACK__PERF_CNT_OUT_H_TDMA_PACK_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_PACK__PERF_CNT_OUT_H_TDMA_PACK_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_PACK__PERF_CNT_OUT_H_TDMA_PACK_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_TDMA_PACK__PERF_CNT_OUT_H_TDMA_PACK_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_L_FPU
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_FPU__PERF_CNT_OUT_L_FPU_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_FPU__PERF_CNT_OUT_L_FPU_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_FPU__PERF_CNT_OUT_L_FPU_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_L_FPU__PERF_CNT_OUT_L_FPU_reset 0x0

// Reg - t6_debug_regs::PERF_CNT_OUT_H_FPU
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_FPU__PERF_CNT_OUT_H_FPU_bm    0xffffffff
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_FPU__PERF_CNT_OUT_H_FPU_bp    0
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_FPU__PERF_CNT_OUT_H_FPU_bw    32
#define T6_DEBUG_REGS__PERF_CNT_OUT_H_FPU__PERF_CNT_OUT_H_FPU_reset 0x0

// Reg - t6_debug_regs::SOFT_RESET_0
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_UNPACKER_SOFT_RESET_bm          0x7
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_UNPACKER_SOFT_RESET_bp          0
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_UNPACKER_SOFT_RESET_bw          3
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_UNPACKER_SOFT_RESET_reset       0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_PACKER_SOFT_RESET_bm            0x38
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_PACKER_SOFT_RESET_bp            3
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_PACKER_SOFT_RESET_bw            3
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_PACKER_SOFT_RESET_reset         0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_GLUE_SOFT_RESET_bm              0x100
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_GLUE_SOFT_RESET_bp              8
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_GLUE_SOFT_RESET_bw              1
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_GLUE_SOFT_RESET_reset           0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_THCON_SOFT_RESET_bm             0x200
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_THCON_SOFT_RESET_bp             9
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_THCON_SOFT_RESET_bw             1
#define T6_DEBUG_REGS__SOFT_RESET_0__TDMA_THCON_SOFT_RESET_reset          0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__FPU_SOFT_RESET_bm                    0x400
#define T6_DEBUG_REGS__SOFT_RESET_0__FPU_SOFT_RESET_bp                    10
#define T6_DEBUG_REGS__SOFT_RESET_0__FPU_SOFT_RESET_bw                    1
#define T6_DEBUG_REGS__SOFT_RESET_0__FPU_SOFT_RESET_reset                 0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__RISC_CONTROL_SOFT_RESET_bm           0x7800
#define T6_DEBUG_REGS__SOFT_RESET_0__RISC_CONTROL_SOFT_RESET_bp           11
#define T6_DEBUG_REGS__SOFT_RESET_0__RISC_CONTROL_SOFT_RESET_bw           4
#define T6_DEBUG_REGS__SOFT_RESET_0__RISC_CONTROL_SOFT_RESET_reset        0xf
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_bm               0x8000
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_bp               15
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_bw               1
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_reset            0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCB_REG_SOFT_RESET_bm               0x10000
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCB_REG_SOFT_RESET_bp               16
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCB_REG_SOFT_RESET_bw               1
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCB_REG_SOFT_RESET_reset            0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__DEST_REG_SOFT_RESET_bm               0x20000
#define T6_DEBUG_REGS__SOFT_RESET_0__DEST_REG_SOFT_RESET_bp               17
#define T6_DEBUG_REGS__SOFT_RESET_0__DEST_REG_SOFT_RESET_bw               1
#define T6_DEBUG_REGS__SOFT_RESET_0__DEST_REG_SOFT_RESET_reset            0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_FPU_bm           0x780000
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_FPU_bp           19
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_FPU_bw           4
#define T6_DEBUG_REGS__SOFT_RESET_0__SRCA_REG_SOFT_RESET_FPU_reset        0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TTSYNC_SOFT_RESET_bm                 0x800000
#define T6_DEBUG_REGS__SOFT_RESET_0__TTSYNC_SOFT_RESET_bp                 23
#define T6_DEBUG_REGS__SOFT_RESET_0__TTSYNC_SOFT_RESET_bw                 1
#define T6_DEBUG_REGS__SOFT_RESET_0__TTSYNC_SOFT_RESET_reset              0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_CFG_EXU_SOFT_RESET_bm             0x1000000
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_CFG_EXU_SOFT_RESET_bp             24
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_CFG_EXU_SOFT_RESET_bw             1
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_CFG_EXU_SOFT_RESET_reset          0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SYNC_EXU_SOFT_RESET_bm            0x2000000
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SYNC_EXU_SOFT_RESET_bp            25
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SYNC_EXU_SOFT_RESET_bw            1
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SYNC_EXU_SOFT_RESET_reset         0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_GPR_FILE_SOFT_RESET_bm            0x4000000
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_GPR_FILE_SOFT_RESET_bp            26
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_GPR_FILE_SOFT_RESET_bw            1
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_GPR_FILE_SOFT_RESET_reset         0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SRCS_REGISTERS_SOFT_RESET_bm      0x8000000
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SRCS_REGISTERS_SOFT_RESET_bp      27
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SRCS_REGISTERS_SOFT_RESET_bw      1
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_SRCS_REGISTERS_SOFT_RESET_reset   0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_DEST_SYNC_PREARB_SOFT_RESET_bm    0x10000000
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_DEST_SYNC_PREARB_SOFT_RESET_bp    28
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_DEST_SYNC_PREARB_SOFT_RESET_bw    1
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_DEST_SYNC_PREARB_SOFT_RESET_reset 0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_POWER_RAMP_FSM_SOFT_RESET_bm      0x20000000
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_POWER_RAMP_FSM_SOFT_RESET_bp      29
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_POWER_RAMP_FSM_SOFT_RESET_bw      1
#define T6_DEBUG_REGS__SOFT_RESET_0__TT_POWER_RAMP_FSM_SOFT_RESET_reset   0x0
#define T6_DEBUG_REGS__SOFT_RESET_0__L1_SOFT_RESET_bm                     0x40000000
#define T6_DEBUG_REGS__SOFT_RESET_0__L1_SOFT_RESET_bp                     30
#define T6_DEBUG_REGS__SOFT_RESET_0__L1_SOFT_RESET_bw                     1
#define T6_DEBUG_REGS__SOFT_RESET_0__L1_SOFT_RESET_reset                  0x0

// Reg - t6_debug_regs::SOFT_RESET_1
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_REPLAY_UNIT_SOFT_RESET_bm    0xf
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_REPLAY_UNIT_SOFT_RESET_bp    0
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_REPLAY_UNIT_SOFT_RESET_bw    4
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_REPLAY_UNIT_SOFT_RESET_reset 0x0
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_MOP_DECODER_SOFT_RESET_bm    0xf0
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_MOP_DECODER_SOFT_RESET_bp    4
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_MOP_DECODER_SOFT_RESET_bw    4
#define T6_DEBUG_REGS__SOFT_RESET_1__TT_MOP_DECODER_SOFT_RESET_reset 0x0
#define T6_DEBUG_REGS__SOFT_RESET_1__PIC_SOFT_RESET_bm               0x100
#define T6_DEBUG_REGS__SOFT_RESET_1__PIC_SOFT_RESET_bp               8
#define T6_DEBUG_REGS__SOFT_RESET_1__PIC_SOFT_RESET_bw               1
#define T6_DEBUG_REGS__SOFT_RESET_1__PIC_SOFT_RESET_reset            0x0

// Reg - t6_debug_regs::WATCHDOG_TIMER
#define T6_DEBUG_REGS__WATCHDOG_TIMER__WDT_bm    0xffffffff
#define T6_DEBUG_REGS__WATCHDOG_TIMER__WDT_bp    0
#define T6_DEBUG_REGS__WATCHDOG_TIMER__WDT_bw    32
#define T6_DEBUG_REGS__WATCHDOG_TIMER__WDT_reset 0xffffffff

// Reg - t6_debug_regs::WDT_CNTL
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EN_bm                 0x1
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EN_bp                 0
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EN_bw                 1
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EN_reset              0x0
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EXPIRED_INTR_EN_bm    0x2
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EXPIRED_INTR_EN_bp    1
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EXPIRED_INTR_EN_bw    1
#define T6_DEBUG_REGS__WDT_CNTL__WDT_EXPIRED_INTR_EN_reset 0x0
#define T6_DEBUG_REGS__WDT_CNTL__WDT_SOFT_INTR_bm          0x4
#define T6_DEBUG_REGS__WDT_CNTL__WDT_SOFT_INTR_bp          2
#define T6_DEBUG_REGS__WDT_CNTL__WDT_SOFT_INTR_bw          1
#define T6_DEBUG_REGS__WDT_CNTL__WDT_SOFT_INTR_reset       0x0

// Reg - t6_debug_regs::WDT_STATUS
#define T6_DEBUG_REGS__WDT_STATUS__WDT_EXPIRED_bm    0x1
#define T6_DEBUG_REGS__WDT_STATUS__WDT_EXPIRED_bp    0
#define T6_DEBUG_REGS__WDT_STATUS__WDT_EXPIRED_bw    1
#define T6_DEBUG_REGS__WDT_STATUS__WDT_EXPIRED_reset 0x0

// Reg - t6_debug_regs::WALL_CLOCK_0
#define T6_DEBUG_REGS__WALL_CLOCK_0__WALL_CLOCK0_bm    0xffffffff
#define T6_DEBUG_REGS__WALL_CLOCK_0__WALL_CLOCK0_bp    0
#define T6_DEBUG_REGS__WALL_CLOCK_0__WALL_CLOCK0_bw    32
#define T6_DEBUG_REGS__WALL_CLOCK_0__WALL_CLOCK0_reset 0x0

// Reg - t6_debug_regs::WALL_CLOCK_1
#define T6_DEBUG_REGS__WALL_CLOCK_1__WALL_CLOCK1_bm    0xffffffff
#define T6_DEBUG_REGS__WALL_CLOCK_1__WALL_CLOCK1_bp    0
#define T6_DEBUG_REGS__WALL_CLOCK_1__WALL_CLOCK1_bw    32
#define T6_DEBUG_REGS__WALL_CLOCK_1__WALL_CLOCK1_reset 0x0

// Reg - t6_debug_regs::WALL_CLOCK_1_AT
#define T6_DEBUG_REGS__WALL_CLOCK_1_AT__WALL_CLOCK_H_LATCHED_bm    0xffffffff
#define T6_DEBUG_REGS__WALL_CLOCK_1_AT__WALL_CLOCK_H_LATCHED_bp    0
#define T6_DEBUG_REGS__WALL_CLOCK_1_AT__WALL_CLOCK_H_LATCHED_bw    32
#define T6_DEBUG_REGS__WALL_CLOCK_1_AT__WALL_CLOCK_H_LATCHED_reset 0x0

// Reg - t6_debug_regs::TIMESTAMP_DUMP_CMD
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CMD__CMD_bm    0xffffffff
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CMD__CMD_bp    0
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CMD__CMD_bw    32
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CMD__CMD_reset 0x0

// Reg - t6_debug_regs::TIMESTAMP_DUMP_CNTL
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CNTL__CNTL_bm    0xffffffff
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CNTL__CNTL_bp    0
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CNTL__CNTL_bw    32
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_CNTL__CNTL_reset 0x3

// Reg - t6_debug_regs::TIMESTAMP_DUMP_STATUS
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_STATUS__STATUS_bm    0xffffffff
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_STATUS__STATUS_bp    0
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_STATUS__STATUS_bw    32
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_STATUS__STATUS_reset 0x0

// Reg - t6_debug_regs::TIMESTAMP_DUMP_BUF0_START_ADDR
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_START_ADDR__START_ADDR_bm    0xffffffff
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_START_ADDR__START_ADDR_bp    0
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_START_ADDR__START_ADDR_bw    32
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_START_ADDR__START_ADDR_reset 0x17ffc

// Reg - t6_debug_regs::TIMESTAMP_DUMP_BUF0_END_ADDR
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_END_ADDR__END_ADDR_bm    0xffffffff
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_END_ADDR__END_ADDR_bp    0
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_END_ADDR__END_ADDR_bw    32
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF0_END_ADDR__END_ADDR_reset 0x17fff

// Reg - t6_debug_regs::TIMESTAMP_DUMP_BUF1_START_ADDR
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_START_ADDR__START_ADDR_bm    0xffffffff
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_START_ADDR__START_ADDR_bp    0
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_START_ADDR__START_ADDR_bw    32
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_START_ADDR__START_ADDR_reset 0x17ff8

// Reg - t6_debug_regs::TIMESTAMP_DUMP_BUF1_END_ADDR
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_END_ADDR__END_ADDR_bm    0xffffffff
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_END_ADDR__END_ADDR_bp    0
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_END_ADDR__END_ADDR_bw    32
#define T6_DEBUG_REGS__TIMESTAMP_DUMP_BUF1_END_ADDR__END_ADDR_reset 0x17ffb

// Reg - t6_debug_regs::PERF_CNT_MUX_CTRL
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__INSTRN_THREAD_PERF_CNT_MUX_SEL_bm    0xf
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__INSTRN_THREAD_PERF_CNT_MUX_SEL_bp    0
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__INSTRN_THREAD_PERF_CNT_MUX_SEL_bw    4
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__INSTRN_THREAD_PERF_CNT_MUX_SEL_reset 0x0
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__L1_PERF_CNT_MUX_SEL_bm               0x70
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__L1_PERF_CNT_MUX_SEL_bp               4
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__L1_PERF_CNT_MUX_SEL_bw               3
#define T6_DEBUG_REGS__PERF_CNT_MUX_CTRL__L1_PERF_CNT_MUX_SEL_reset            0x0

// Reg - t6_debug_regs::LFSR_HIT_MASK
#define T6_DEBUG_REGS__LFSR_HIT_MASK__LFSR_HIT_MASK_bm    0xffff
#define T6_DEBUG_REGS__LFSR_HIT_MASK__LFSR_HIT_MASK_bp    0
#define T6_DEBUG_REGS__LFSR_HIT_MASK__LFSR_HIT_MASK_bw    16
#define T6_DEBUG_REGS__LFSR_HIT_MASK__LFSR_HIT_MASK_reset 0x0

// Reg - t6_debug_regs::DISABLE_RESET
#define T6_DEBUG_REGS__DISABLE_RESET__DISABLE_RESET_bm    0xfff
#define T6_DEBUG_REGS__DISABLE_RESET__DISABLE_RESET_bp    0
#define T6_DEBUG_REGS__DISABLE_RESET__DISABLE_RESET_bw    12
#define T6_DEBUG_REGS__DISABLE_RESET__DISABLE_RESET_reset 0x0

// Reg - t6_debug_regs::TRISC0_RESET_PC
#define T6_DEBUG_REGS__TRISC0_RESET_PC__TRISC0_RESET_PC_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC0_RESET_PC__TRISC0_RESET_PC_bp    0
#define T6_DEBUG_REGS__TRISC0_RESET_PC__TRISC0_RESET_PC_bw    32
#define T6_DEBUG_REGS__TRISC0_RESET_PC__TRISC0_RESET_PC_reset 0x0

// Reg - t6_debug_regs::TRISC1_RESET_PC
#define T6_DEBUG_REGS__TRISC1_RESET_PC__TRISC1_RESET_PC_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC1_RESET_PC__TRISC1_RESET_PC_bp    0
#define T6_DEBUG_REGS__TRISC1_RESET_PC__TRISC1_RESET_PC_bw    32
#define T6_DEBUG_REGS__TRISC1_RESET_PC__TRISC1_RESET_PC_reset 0x0

// Reg - t6_debug_regs::TRISC2_RESET_PC
#define T6_DEBUG_REGS__TRISC2_RESET_PC__TRISC2_RESET_PC_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC2_RESET_PC__TRISC2_RESET_PC_bp    0
#define T6_DEBUG_REGS__TRISC2_RESET_PC__TRISC2_RESET_PC_bw    32
#define T6_DEBUG_REGS__TRISC2_RESET_PC__TRISC2_RESET_PC_reset 0x0

// Reg - t6_debug_regs::TRISC3_RESET_PC
#define T6_DEBUG_REGS__TRISC3_RESET_PC__TRISC3_RESET_PC_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC3_RESET_PC__TRISC3_RESET_PC_bp    0
#define T6_DEBUG_REGS__TRISC3_RESET_PC__TRISC3_RESET_PC_bw    32
#define T6_DEBUG_REGS__TRISC3_RESET_PC__TRISC3_RESET_PC_reset 0x0

// Reg - t6_debug_regs::TRISC_RESET_PC_OVERRIDE
#define T6_DEBUG_REGS__TRISC_RESET_PC_OVERRIDE__TRISC_RESET_PC_OVERRIDE_bm    0xf
#define T6_DEBUG_REGS__TRISC_RESET_PC_OVERRIDE__TRISC_RESET_PC_OVERRIDE_bp    0
#define T6_DEBUG_REGS__TRISC_RESET_PC_OVERRIDE__TRISC_RESET_PC_OVERRIDE_bw    4
#define T6_DEBUG_REGS__TRISC_RESET_PC_OVERRIDE__TRISC_RESET_PC_OVERRIDE_reset 0x0

// Reg - t6_debug_regs::DEST_CG_CTRL
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_HYST_bm    0x7f
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_HYST_bp    0
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_HYST_bw    7
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_HYST_reset 0x1
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_EN_bm      0xffffff00
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_EN_bp      8
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_EN_bw      24
#define T6_DEBUG_REGS__DEST_CG_CTRL__DEST_CG_EN_reset   0xffffff

// Reg - t6_debug_regs::CG_CTRL_EN
#define T6_DEBUG_REGS__CG_CTRL_EN__CG_CTRL_EN_bm    0xffffffff
#define T6_DEBUG_REGS__CG_CTRL_EN__CG_CTRL_EN_bp    0
#define T6_DEBUG_REGS__CG_CTRL_EN__CG_CTRL_EN_bw    32
#define T6_DEBUG_REGS__CG_CTRL_EN__CG_CTRL_EN_reset 0x0

// Reg - t6_debug_regs::CG_KICK
#define T6_DEBUG_REGS__CG_KICK__CG_KICK_bm    0xffffffff
#define T6_DEBUG_REGS__CG_KICK__CG_KICK_bp    0
#define T6_DEBUG_REGS__CG_KICK__CG_KICK_bw    32
#define T6_DEBUG_REGS__CG_KICK__CG_KICK_reset 0x0

// Reg - t6_debug_regs::DBG_IBUFFER_TIMEOUT
#define T6_DEBUG_REGS__DBG_IBUFFER_TIMEOUT__TIMEOUT_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_IBUFFER_TIMEOUT__TIMEOUT_bp    0
#define T6_DEBUG_REGS__DBG_IBUFFER_TIMEOUT__TIMEOUT_bw    32
#define T6_DEBUG_REGS__DBG_IBUFFER_TIMEOUT__TIMEOUT_reset 0x0

// Reg - t6_debug_regs::DBG_IBUFFER_CNT_EN
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__ENABLE_bm            0xf
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__ENABLE_bp            0
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__ENABLE_bw            4
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__ENABLE_reset         0x0
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__CLR_IBUFF_bm         0xf0
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__CLR_IBUFF_bp         4
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__CLR_IBUFF_bw         4
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__CLR_IBUFF_reset      0x0
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF0_bm    0x100
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF0_bp    8
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF0_bw    1
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF0_reset 0x0
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF1_bm    0x200
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF1_bp    9
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF1_bw    1
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF1_reset 0x0
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF2_bm    0x400
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF2_bp    10
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF2_bw    1
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF2_reset 0x0
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF3_bm    0x800
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF3_bp    11
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF3_bw    1
#define T6_DEBUG_REGS__DBG_IBUFFER_CNT_EN__RELEASE_IBUFF3_reset 0x0

// Reg - t6_debug_regs::DBG_PC_BUFF_TIMEOUT
#define T6_DEBUG_REGS__DBG_PC_BUFF_TIMEOUT__TIMEOUT_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_PC_BUFF_TIMEOUT__TIMEOUT_bp    0
#define T6_DEBUG_REGS__DBG_PC_BUFF_TIMEOUT__TIMEOUT_bw    32
#define T6_DEBUG_REGS__DBG_PC_BUFF_TIMEOUT__TIMEOUT_reset 0x0

// Reg - t6_debug_regs::DBG_PC_BUFF_CNT_EN
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__ENABLE_bm              0xf
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__ENABLE_bp              0
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__ENABLE_bw              4
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__ENABLE_reset           0x0
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__CLR_PC_BUFF_bm         0xf0
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__CLR_PC_BUFF_bp         4
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__CLR_PC_BUFF_bw         4
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__CLR_PC_BUFF_reset      0x0
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF0_bm    0x100
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF0_bp    8
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF0_bw    1
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF0_reset 0x0
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF1_bm    0x200
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF1_bp    9
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF1_bw    1
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF1_reset 0x0
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF2_bm    0x400
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF2_bp    10
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF2_bw    1
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF2_reset 0x0
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF3_bm    0x800
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF3_bp    11
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF3_bw    1
#define T6_DEBUG_REGS__DBG_PC_BUFF_CNT_EN__RELEASE_PC_BUFF3_reset 0x0

// Reg - t6_debug_regs::TRISC_BAR
#define T6_DEBUG_REGS__TRISC_BAR__BAR_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC_BAR__BAR_bp    0
#define T6_DEBUG_REGS__TRISC_BAR__BAR_bw    32
#define T6_DEBUG_REGS__TRISC_BAR__BAR_reset 0x0

// Reg - t6_debug_regs::TRISC_BAR_SELECT
#define T6_DEBUG_REGS__TRISC_BAR_SELECT__SELECT_bm    0x3
#define T6_DEBUG_REGS__TRISC_BAR_SELECT__SELECT_bp    0
#define T6_DEBUG_REGS__TRISC_BAR_SELECT__SELECT_bw    2
#define T6_DEBUG_REGS__TRISC_BAR_SELECT__SELECT_reset 0x0

// Reg - t6_debug_regs::TRISC_MAILBOX
#define T6_DEBUG_REGS__TRISC_MAILBOX__DATA_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC_MAILBOX__DATA_bp    0
#define T6_DEBUG_REGS__TRISC_MAILBOX__DATA_bw    32
#define T6_DEBUG_REGS__TRISC_MAILBOX__DATA_reset 0x0

// Reg - t6_debug_regs::DBG_HALT_CLR
#define T6_DEBUG_REGS__DBG_HALT_CLR__HALT_CLR_bm    0x1
#define T6_DEBUG_REGS__DBG_HALT_CLR__HALT_CLR_bp    0
#define T6_DEBUG_REGS__DBG_HALT_CLR__HALT_CLR_bw    1
#define T6_DEBUG_REGS__DBG_HALT_CLR__HALT_CLR_reset 0x0

// Reg - t6_debug_regs::DBG_MOV2D_ADDR
#define T6_DEBUG_REGS__DBG_MOV2D_ADDR__ADDR_bm    0xfff
#define T6_DEBUG_REGS__DBG_MOV2D_ADDR__ADDR_bp    0
#define T6_DEBUG_REGS__DBG_MOV2D_ADDR__ADDR_bw    12
#define T6_DEBUG_REGS__DBG_MOV2D_ADDR__ADDR_reset 0x0

// Reg - t6_debug_regs::DBG_MOV2D
#define T6_DEBUG_REGS__DBG_MOV2D__A2D_bm    0x1
#define T6_DEBUG_REGS__DBG_MOV2D__A2D_bp    0
#define T6_DEBUG_REGS__DBG_MOV2D__A2D_bw    1
#define T6_DEBUG_REGS__DBG_MOV2D__A2D_reset 0x0
#define T6_DEBUG_REGS__DBG_MOV2D__B2D_bm    0x2
#define T6_DEBUG_REGS__DBG_MOV2D__B2D_bp    1
#define T6_DEBUG_REGS__DBG_MOV2D__B2D_bw    1
#define T6_DEBUG_REGS__DBG_MOV2D__B2D_reset 0x0

// Reg - t6_debug_regs::DBG_TEMP_REGS
#define T6_DEBUG_REGS__DBG_TEMP_REGS__TMP_REG_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_TEMP_REGS__TMP_REG_bp    0
#define T6_DEBUG_REGS__DBG_TEMP_REGS__TMP_REG_bw    32
#define T6_DEBUG_REGS__DBG_TEMP_REGS__TMP_REG_reset 0x0

// Reg - t6_debug_regs::DBG_BACKDOOR_INST
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST__INST_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST__INST_bp    0
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST__INST_bw    32
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST__INST_reset 0x0

// Reg - t6_debug_regs::DBG_BACKDOOR_INST_ISSUE
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST_ISSUE__TRIGGER_bm    0x1
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST_ISSUE__TRIGGER_bp    0
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST_ISSUE__TRIGGER_bw    1
#define T6_DEBUG_REGS__DBG_BACKDOOR_INST_ISSUE__TRIGGER_reset 0x0

// Reg - t6_debug_regs::DBG_TRISC_STACK_LIMIT
#define T6_DEBUG_REGS__DBG_TRISC_STACK_LIMIT__STACK_LIMIT_bm    0xffffffff
#define T6_DEBUG_REGS__DBG_TRISC_STACK_LIMIT__STACK_LIMIT_bp    0
#define T6_DEBUG_REGS__DBG_TRISC_STACK_LIMIT__STACK_LIMIT_bw    32
#define T6_DEBUG_REGS__DBG_TRISC_STACK_LIMIT__STACK_LIMIT_reset 0xffff

// Reg - t6_debug_regs::RISCV_IC_INVALIDATE
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC3_bm    0x1
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC3_bp    0
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC3_bw    1
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC3_reset 0x0
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC2_bm    0x2
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC2_bp    1
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC2_bw    1
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC2_reset 0x0
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC1_bm    0x4
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC1_bp    2
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC1_bw    1
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC1_reset 0x0
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC0_bm    0x8
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC0_bp    3
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC0_bw    1
#define T6_DEBUG_REGS__RISCV_IC_INVALIDATE__INVALIDATEALLTRISC0_reset 0x0

// Reg - t6_debug_regs::TRISC_END_PC
#define T6_DEBUG_REGS__TRISC_END_PC__PC_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC_END_PC__PC_bp    0
#define T6_DEBUG_REGS__TRISC_END_PC__PC_bw    32
#define T6_DEBUG_REGS__TRISC_END_PC__PC_reset 0x0

// Reg - t6_debug_regs::RISC_PREFETCH_CTRL
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__ENABLE_TRISC_bm     0xf
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__ENABLE_TRISC_bp     0
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__ENABLE_TRISC_bw     4
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__ENABLE_TRISC_reset  0x0
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__MAX_REQ_COUNT_bm    0xff0
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__MAX_REQ_COUNT_bp    4
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__MAX_REQ_COUNT_bw    8
#define T6_DEBUG_REGS__RISC_PREFETCH_CTRL__MAX_REQ_COUNT_reset 0x0

// Reg - t6_debug_regs::RISC_BRANCH_PREDICTION_CTRL
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_TRISC_bm              0xf
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_TRISC_bp              0
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_TRISC_bw              4
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_TRISC_reset           0x0
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_BMP_CLEAR_TRISC_bm    0xf0
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_BMP_CLEAR_TRISC_bp    4
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_BMP_CLEAR_TRISC_bw    4
#define T6_DEBUG_REGS__RISC_BRANCH_PREDICTION_CTRL__DISABLE_RISC_BP_DISABLE_BMP_CLEAR_TRISC_reset 0x0

// Reg - t6_debug_regs::CHICKEN_BITS
#define T6_DEBUG_REGS__CHICKEN_BITS__SFPU_SCBD_DISABLE_bm                                 0x1
#define T6_DEBUG_REGS__CHICKEN_BITS__SFPU_SCBD_DISABLE_bp                                 0
#define T6_DEBUG_REGS__CHICKEN_BITS__SFPU_SCBD_DISABLE_bw                                 1
#define T6_DEBUG_REGS__CHICKEN_BITS__SFPU_SCBD_DISABLE_reset                              0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__UNUSED_bm                                            0xe
#define T6_DEBUG_REGS__CHICKEN_BITS__UNUSED_bp                                            1
#define T6_DEBUG_REGS__CHICKEN_BITS__UNUSED_bw                                            3
#define T6_DEBUG_REGS__CHICKEN_BITS__UNUSED_reset                                         0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__STALLWAIT_WAITS_JUST_FOR_PACK_DEST_READ_bm           0x10
#define T6_DEBUG_REGS__CHICKEN_BITS__STALLWAIT_WAITS_JUST_FOR_PACK_DEST_READ_bp           4
#define T6_DEBUG_REGS__CHICKEN_BITS__STALLWAIT_WAITS_JUST_FOR_PACK_DEST_READ_bw           1
#define T6_DEBUG_REGS__CHICKEN_BITS__STALLWAIT_WAITS_JUST_FOR_PACK_DEST_READ_reset        0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_BANKED_MODE_bm                        0x1e0
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_BANKED_MODE_bp                        5
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_BANKED_MODE_bw                        4
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_BANKED_MODE_reset                     0x1
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_SAFETY_STALL_bm                       0x1e00
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_SAFETY_STALL_bp                       9
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_SAFETY_STALL_bw                       4
#define T6_DEBUG_REGS__CHICKEN_BITS__REPLAY_DISABLE_SAFETY_STALL_reset                    0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__SWAP_SHADOW_WITH_LIVE_INSTEAD_bm                     0x2000
#define T6_DEBUG_REGS__CHICKEN_BITS__SWAP_SHADOW_WITH_LIVE_INSTEAD_bp                     13
#define T6_DEBUG_REGS__CHICKEN_BITS__SWAP_SHADOW_WITH_LIVE_INSTEAD_bw                     1
#define T6_DEBUG_REGS__CHICKEN_BITS__SWAP_SHADOW_WITH_LIVE_INSTEAD_reset                  0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_AUTOMATIC_SHADOW_REG_COMMITTING_bm           0x3c000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_AUTOMATIC_SHADOW_REG_COMMITTING_bp           14
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_AUTOMATIC_SHADOW_REG_COMMITTING_bw           4
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_AUTOMATIC_SHADOW_REG_COMMITTING_reset        0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_CFG_SHADOWING_bm                             0x3c0000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_CFG_SHADOWING_bp                             18
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_CFG_SHADOWING_bw                             4
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_CFG_SHADOWING_reset                          0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_FORCED_CFG_THCON_PARALLELIZATION_bm          0x400000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_FORCED_CFG_THCON_PARALLELIZATION_bp          22
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_FORCED_CFG_THCON_PARALLELIZATION_bw          1
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_FORCED_CFG_THCON_PARALLELIZATION_reset       0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_POWER_RAMP_PER_COLUMN_CLOCK_GATING_bm        0x800000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_POWER_RAMP_PER_COLUMN_CLOCK_GATING_bp        23
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_POWER_RAMP_PER_COLUMN_CLOCK_GATING_bw        1
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_POWER_RAMP_PER_COLUMN_CLOCK_GATING_reset     0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__RESERVED_DISABLE_PACKER_USES_SAVED_DEST_FORMAT_bm    0x1000000
#define T6_DEBUG_REGS__CHICKEN_BITS__RESERVED_DISABLE_PACKER_USES_SAVED_DEST_FORMAT_bp    24
#define T6_DEBUG_REGS__CHICKEN_BITS__RESERVED_DISABLE_PACKER_USES_SAVED_DEST_FORMAT_bw    1
#define T6_DEBUG_REGS__CHICKEN_BITS__RESERVED_DISABLE_PACKER_USES_SAVED_DEST_FORMAT_reset 0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCA_HW_DVALID_SYNC_bm                       0x2000000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCA_HW_DVALID_SYNC_bp                       25
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCA_HW_DVALID_SYNC_bw                       1
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCA_HW_DVALID_SYNC_reset                    0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCB_HW_DVALID_SYNC_bm                       0x4000000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCB_HW_DVALID_SYNC_bp                       26
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCB_HW_DVALID_SYNC_bw                       1
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCB_HW_DVALID_SYNC_reset                    0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCS_HW_DVALID_SYNC_bm                       0x8000000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCS_HW_DVALID_SYNC_bp                       27
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCS_HW_DVALID_SYNC_bw                       1
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_SRCS_HW_DVALID_SYNC_reset                    0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__ALLOW_UNSAFE_SEMPOST_SEMGET_bm                       0x10000000
#define T6_DEBUG_REGS__CHICKEN_BITS__ALLOW_UNSAFE_SEMPOST_SEMGET_bp                       28
#define T6_DEBUG_REGS__CHICKEN_BITS__ALLOW_UNSAFE_SEMPOST_SEMGET_bw                       1
#define T6_DEBUG_REGS__CHICKEN_BITS__ALLOW_UNSAFE_SEMPOST_SEMGET_reset                    0x0
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_EARLY_PACK1_RD_DONE_bm                       0x20000000
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_EARLY_PACK1_RD_DONE_bp                       29
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_EARLY_PACK1_RD_DONE_bw                       1
#define T6_DEBUG_REGS__CHICKEN_BITS__DISABLE_EARLY_PACK1_RD_DONE_reset                    0x0

// Reg - t6_debug_regs::TENSIX_TRISC_SYNC
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGLOBALCFG_bm             0x1
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGLOBALCFG_bp             0
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGLOBALCFG_bw             1
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGLOBALCFG_reset          0x0
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGPR_bm                   0x4
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGPR_bp                   2
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGPR_bw                   1
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKGPR_reset                0x0
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKTENSIXINSTRUCTIONS_bm    0x10
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKTENSIXINSTRUCTIONS_bp    4
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKTENSIXINSTRUCTIONS_bw    1
#define T6_DEBUG_REGS__TENSIX_TRISC_SYNC__DISABLETRACKTENSIXINSTRUCTIONS_reset 0x0

// Reg - t6_debug_regs::TENSIX_CSR_CONFIG
#define T6_DEBUG_REGS__TENSIX_CSR_CONFIG__RAWBUSYSTATUS_bm    0x1
#define T6_DEBUG_REGS__TENSIX_CSR_CONFIG__RAWBUSYSTATUS_bp    0
#define T6_DEBUG_REGS__TENSIX_CSR_CONFIG__RAWBUSYSTATUS_bw    1
#define T6_DEBUG_REGS__TENSIX_CSR_CONFIG__RAWBUSYSTATUS_reset 0x0

// Reg - t6_debug_regs::POWER_RAMP_PROFILE_CTRL
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_DELAY_bm      0xff
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_DELAY_bp      0
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_DELAY_bw      8
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_DELAY_reset   0x0
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_RATE_bm       0xff00
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_RATE_bp       8
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_RATE_bw       8
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPUP_RATE_reset    0x0
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_DELAY_bm    0xff0000
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_DELAY_bp    16
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_DELAY_bw    8
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_DELAY_reset 0x0
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_RATE_bm     0xff000000
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_RATE_bp     24
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_RATE_bw     8
#define T6_DEBUG_REGS__POWER_RAMP_PROFILE_CTRL__RAMPDOWN_RATE_reset  0x0

// Reg - t6_debug_regs::POWER_RAMP_MISC_CTRL
#define T6_DEBUG_REGS__POWER_RAMP_MISC_CTRL__MAX_GAP_BEFORE_RAMPDOWN_bm    0xff
#define T6_DEBUG_REGS__POWER_RAMP_MISC_CTRL__MAX_GAP_BEFORE_RAMPDOWN_bp    0
#define T6_DEBUG_REGS__POWER_RAMP_MISC_CTRL__MAX_GAP_BEFORE_RAMPDOWN_bw    8
#define T6_DEBUG_REGS__POWER_RAMP_MISC_CTRL__MAX_GAP_BEFORE_RAMPDOWN_reset 0x0

// Reg - t6_debug_regs::ERR_MASK
#define T6_DEBUG_REGS__ERR_MASK__VALUE_bm    0xffffffff
#define T6_DEBUG_REGS__ERR_MASK__VALUE_bp    0
#define T6_DEBUG_REGS__ERR_MASK__VALUE_bw    32
#define T6_DEBUG_REGS__ERR_MASK__VALUE_reset 0x0

// Reg - t6_debug_regs::ERR_DATA
#define T6_DEBUG_REGS__ERR_DATA__VALUE_bm    0xffffffff
#define T6_DEBUG_REGS__ERR_DATA__VALUE_bp    0
#define T6_DEBUG_REGS__ERR_DATA__VALUE_bw    32
#define T6_DEBUG_REGS__ERR_DATA__VALUE_reset 0x0

// Reg - t6_debug_regs::FPU_SAFETY
#define T6_DEBUG_REGS__FPU_SAFETY__SAFETY_ENABLE_bm    0x1
#define T6_DEBUG_REGS__FPU_SAFETY__SAFETY_ENABLE_bp    0
#define T6_DEBUG_REGS__FPU_SAFETY__SAFETY_ENABLE_bw    1
#define T6_DEBUG_REGS__FPU_SAFETY__SAFETY_ENABLE_reset 0x0

// Reg - t6_debug_regs::SFPU_SAFETY
#define T6_DEBUG_REGS__SFPU_SAFETY__SELF_TEST_ENABLE_bm    0x1
#define T6_DEBUG_REGS__SFPU_SAFETY__SELF_TEST_ENABLE_bp    0
#define T6_DEBUG_REGS__SFPU_SAFETY__SELF_TEST_ENABLE_bw    1
#define T6_DEBUG_REGS__SFPU_SAFETY__SELF_TEST_ENABLE_reset 0x0
#define T6_DEBUG_REGS__SFPU_SAFETY__DIAGNOSTIC_START_bm    0x2
#define T6_DEBUG_REGS__SFPU_SAFETY__DIAGNOSTIC_START_bp    1
#define T6_DEBUG_REGS__SFPU_SAFETY__DIAGNOSTIC_START_bw    1
#define T6_DEBUG_REGS__SFPU_SAFETY__DIAGNOSTIC_START_reset 0x0

// Reg - t6_debug_regs::CFG_WATCHPOINT_STATUS
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__MATCH_ADDR_bm    0x7ff
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__MATCH_ADDR_bp    0
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__MATCH_ADDR_bw    11
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__MATCH_ADDR_reset 0x0
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__RSVD_bm          0x3ffff800
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__RSVD_bp          11
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__RSVD_bw          19
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__RSVD_reset       0x0
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__WPI_ID_bm        0xc0000000
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__WPI_ID_bp        30
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__WPI_ID_bw        2
#define T6_DEBUG_REGS__CFG_WATCHPOINT_STATUS__WPI_ID_reset     0x0

// Reg - t6_debug_regs::DROOP_MASK
#define T6_DEBUG_REGS__DROOP_MASK__VALUE_bm    0x7
#define T6_DEBUG_REGS__DROOP_MASK__VALUE_bp    0
#define T6_DEBUG_REGS__DROOP_MASK__VALUE_bw    3
#define T6_DEBUG_REGS__DROOP_MASK__VALUE_reset 0x7

// Reg - t6_debug_regs::MVMUL_ACTIVE_CYCLES
#define T6_DEBUG_REGS__MVMUL_ACTIVE_CYCLES__ACTIVE_CYCLES_bm    0xffffffff
#define T6_DEBUG_REGS__MVMUL_ACTIVE_CYCLES__ACTIVE_CYCLES_bp    0
#define T6_DEBUG_REGS__MVMUL_ACTIVE_CYCLES__ACTIVE_CYCLES_bw    32
#define T6_DEBUG_REGS__MVMUL_ACTIVE_CYCLES__ACTIVE_CYCLES_reset 0x0

// Reg - t6_debug_regs::TRISC_L1_START_ADDR
#define T6_DEBUG_REGS__TRISC_L1_START_ADDR__START_ADDR_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC_L1_START_ADDR__START_ADDR_bp    0
#define T6_DEBUG_REGS__TRISC_L1_START_ADDR__START_ADDR_bw    32
#define T6_DEBUG_REGS__TRISC_L1_START_ADDR__START_ADDR_reset 0x0

// Reg - t6_debug_regs::TRISC_L1_END_ADDR
#define T6_DEBUG_REGS__TRISC_L1_END_ADDR__END_ADDR_bm    0xffffffff
#define T6_DEBUG_REGS__TRISC_L1_END_ADDR__END_ADDR_bp    0
#define T6_DEBUG_REGS__TRISC_L1_END_ADDR__END_ADDR_bw    32
#define T6_DEBUG_REGS__TRISC_L1_END_ADDR__END_ADDR_reset 0x7fffff

// Reg - t6_debug_regs::ADDR_COUNTER_DEBUG
#define T6_DEBUG_REGS__ADDR_COUNTER_DEBUG__VALUE_bm    0xffffffff
#define T6_DEBUG_REGS__ADDR_COUNTER_DEBUG__VALUE_bp    0
#define T6_DEBUG_REGS__ADDR_COUNTER_DEBUG__VALUE_bw    32
#define T6_DEBUG_REGS__ADDR_COUNTER_DEBUG__VALUE_reset 0x0

    // Regfile - t6_debug_regs
    typedef struct __attribute__((__packed__))
    {
        uint32_t PERF_CNT_INSTRN_THREAD0;
        uint32_t PERF_CNT_INSTRN_THREAD1;
        uint32_t PERF_CNT_INSTRN_THREAD2;
        uint32_t PERF_CNT_TDMA_UNPACK0;
        uint32_t PERF_CNT_TDMA_UNPACK1;
        uint32_t PERF_CNT_TDMA_UNPACK2;
        uint32_t PERF_CNT_FPU0;
        uint32_t PERF_CNT_FPU1;
        uint32_t PERF_CNT_FPU2;
        uint32_t PERF_CNT_ALL;
        uint32_t DBG_BUS_CTRL;
        uint32_t TENSIX_CREG_READ;
        uint32_t DBG_RD_DATA;
        uint32_t DBG_ARRAY_RD_EN;
        uint32_t DBG_ARRAY_RD_CMD;
        uint32_t DBG_ARRAY_RD_STATUS;
        uint32_t DBG_FEATURE_DISABLE;
        uint32_t DBG_ARRAY_RD_DATA;
        uint32_t CG_CTRL_HYST0;
        uint32_t CG_CTRL_HYST1;
        uint32_t TENSIX_CREG_RDDATA;
        uint32_t CG_CTRL_HYST2;
        uint32_t RISC_DBG_CNTL_0;
        uint32_t RISC_DBG_CNTL_1;
        uint32_t RISC_DBG_STATUS_0;
        uint32_t RISC_DBG_STATUS_1;
        uint32_t TRISC_PC_BUF_OVERRIDE;
        uint32_t TRISC_PC_BUF_OVERRIDE1;
        uint32_t DBG_INVALID_INSTRN;
        uint32_t DBG_INSTRN_BUF_CTRL0;
        uint32_t DBG_INSTRN_BUF_CTRL1;
        uint32_t DBG_INSTRN_BUF_STATUS;
        uint32_t STOCH_RND_MASK0;
        uint32_t STOCH_RND_MASK1;
        uint32_t STICKY_BITS;
        uint32_t PERF_CNT_TDMA_PACK0;
        uint32_t PERF_CNT_TDMA_PACK1;
        uint32_t PERF_CNT_TDMA_PACK2;
        uint32_t PERF_CNT_OUT_L_INSTRN_THREAD;
        uint32_t PERF_CNT_OUT_H_INSTRN_THREAD;
        uint32_t PERF_CNT_OUT_L_TDMA_UNPACK;
        uint32_t PERF_CNT_OUT_H_TDMA_UNPACK;
        uint32_t PERF_CNT_OUT_L_TDMA_PACK;
        uint32_t PERF_CNT_OUT_H_TDMA_PACK;
        uint32_t PERF_CNT_OUT_L_FPU;
        uint32_t PERF_CNT_OUT_H_FPU;
        uint32_t SOFT_RESET_0;
        uint32_t SOFT_RESET_1;
        uint32_t WATCHDOG_TIMER;
        uint32_t WDT_CNTL;
        uint32_t WDT_STATUS;
        uint32_t WALL_CLOCK_0;
        uint32_t WALL_CLOCK_1;
        uint32_t WALL_CLOCK_1_AT;
        uint32_t TIMESTAMP_DUMP_CMD;
        uint32_t TIMESTAMP_DUMP_CNTL;
        uint32_t TIMESTAMP_DUMP_STATUS;
        uint32_t TIMESTAMP_DUMP_BUF0_START_ADDR;
        uint32_t TIMESTAMP_DUMP_BUF0_END_ADDR;
        uint32_t TIMESTAMP_DUMP_BUF1_START_ADDR;
        uint32_t TIMESTAMP_DUMP_BUF1_END_ADDR;
        uint32_t PERF_CNT_MUX_CTRL;
        uint32_t LFSR_HIT_MASK;
        uint32_t DISABLE_RESET;
        uint32_t TRISC0_RESET_PC;
        uint32_t TRISC1_RESET_PC;
        uint32_t TRISC2_RESET_PC;
        uint32_t TRISC3_RESET_PC;
        uint32_t TRISC_RESET_PC_OVERRIDE;
        uint32_t DEST_CG_CTRL;
        uint32_t CG_CTRL_EN;
        uint32_t CG_KICK;
        uint32_t DBG_IBUFFER_TIMEOUT;
        uint32_t DBG_IBUFFER_CNT_EN;
        uint32_t DBG_PC_BUFF_TIMEOUT;
        uint32_t DBG_PC_BUFF_CNT_EN;
        uint32_t TRISC0_BAR[4];
        uint32_t TRISC0_BAR_SELECT;
        uint32_t TRISC1_BAR[4];
        uint32_t TRISC1_BAR_SELECT;
        uint32_t TRISC2_BAR[4];
        uint32_t TRISC2_BAR_SELECT;
        uint32_t TRISC3_BAR[4];
        uint32_t TRISC3_BAR_SELECT;
        uint32_t TRISC_MAILBOX[16];
        uint32_t DBG_HALT_CLR;
        uint32_t DBG_MOV2D_ADDR;
        uint32_t DBG_MOV2D;
        uint32_t DBG_TEMP_REGS[32];
        uint32_t DBG_BACKDOOR_INST;
        uint32_t DBG_BACKDOOR_INST_ISSUE;
        uint32_t DBG_TRISC_STACK_LIMIT;
        uint32_t RISCV_IC_INVALIDATE;
        uint32_t TRISC_END_PC[4];
        uint32_t RISC_PREFETCH_CTRL;
        uint32_t RISC_BRANCH_PREDICTION_CTRL;
        uint32_t CHICKEN_BITS;
        uint32_t TENSIX_TRISC_SYNC[4];
        uint32_t TENSIX_CSR_CONFIG[4];
        uint32_t POWER_RAMP_PROFILE_CTRL;
        uint32_t POWER_RAMP_MISC_CTRL;
        uint32_t ERR_MASK;
        uint32_t ERR_DATA;
        uint32_t FPU_SAFETY;
        uint32_t SFPU_SAFETY;
        uint32_t CFG_WATCHPOINT_STATUS;
        uint32_t DROOP_MASK;
        uint32_t MVMUL_ACTIVE_CYCLES;
        uint32_t TRISC_L1_START_ADDR[8];
        uint32_t TRISC_L1_END_ADDR[8];
        uint32_t ADDR_COUNTER_DEBUG[42];
    } t6_debug_regs_t;

    // Addrmap - t6_debug_map
    typedef struct __attribute__((__packed__))
    {
        t6_debug_regs_t debug_regs;
    } t6_debug_map_t;

    static_assert(sizeof(t6_debug_map_t) == 0x3a4, "Packing error");

#ifdef __cplusplus
}
#endif

#endif /* T6_DEBUG_MAP_H */
