0.7
2020.2
Apr 18 2022
15:53:03
/home/sten/Desktop/Digital-Systems-Development/Labo 6-12/Project/Project.sim/sim_1/synth/func/xsim/top_level_func_synth.v,1705926427,verilog,,,,Address_Generator;RGB;VGA;clk_wiz_0;clk_wiz_0_clk_wiz;debounce;filter_colourless;frame_buffer;frame_buffer_bindec;frame_buffer_bindec_0;frame_buffer_blk_mem_gen_generic_cstr;frame_buffer_blk_mem_gen_mux__parameterized0;frame_buffer_blk_mem_gen_prim_width;frame_buffer_blk_mem_gen_prim_width__parameterized0;frame_buffer_blk_mem_gen_prim_width__parameterized1;frame_buffer_blk_mem_gen_prim_width__parameterized10;frame_buffer_blk_mem_gen_prim_width__parameterized11;frame_buffer_blk_mem_gen_prim_width__parameterized12;frame_buffer_blk_mem_gen_prim_width__parameterized13;frame_buffer_blk_mem_gen_prim_width__parameterized14;frame_buffer_blk_mem_gen_prim_width__parameterized15;frame_buffer_blk_mem_gen_prim_width__parameterized16;frame_buffer_blk_mem_gen_prim_width__parameterized17;frame_buffer_blk_mem_gen_prim_width__parameterized18;frame_buffer_blk_mem_gen_prim_width__parameterized19;frame_buffer_blk_mem_gen_prim_width__parameterized2;frame_buffer_blk_mem_gen_prim_width__parameterized20;frame_buffer_blk_mem_gen_prim_width__parameterized21;frame_buffer_blk_mem_gen_prim_width__parameterized22;frame_buffer_blk_mem_gen_prim_width__parameterized23;frame_buffer_blk_mem_gen_prim_width__parameterized24;frame_buffer_blk_mem_gen_prim_width__parameterized25;frame_buffer_blk_mem_gen_prim_width__parameterized26;frame_buffer_blk_mem_gen_prim_width__parameterized27;frame_buffer_blk_mem_gen_prim_width__parameterized28;frame_buffer_blk_mem_gen_prim_width__parameterized29;frame_buffer_blk_mem_gen_prim_width__parameterized3;frame_buffer_blk_mem_gen_prim_width__parameterized30;frame_buffer_blk_mem_gen_prim_width__parameterized31;frame_buffer_blk_mem_gen_prim_width__parameterized32;frame_buffer_blk_mem_gen_prim_width__parameterized33;frame_buffer_blk_mem_gen_prim_width__parameterized34;frame_buffer_blk_mem_gen_prim_width__parameterized35;frame_buffer_blk_mem_gen_prim_width__parameterized36;frame_buffer_blk_mem_gen_prim_width__parameterized4;frame_buffer_blk_mem_gen_prim_width__parameterized5;frame_buffer_blk_mem_gen_prim_width__parameterized6;frame_buffer_blk_mem_gen_prim_width__parameterized7;frame_buffer_blk_mem_gen_prim_width__parameterized8;frame_buffer_blk_mem_gen_prim_width__parameterized9;frame_buffer_blk_mem_gen_prim_wrapper;frame_buffer_blk_mem_gen_prim_wrapper__parameterized0;frame_buffer_blk_mem_gen_prim_wrapper__parameterized1;frame_buffer_blk_mem_gen_prim_wrapper__parameterized10;frame_buffer_blk_mem_gen_prim_wrapper__parameterized11;frame_buffer_blk_mem_gen_prim_wrapper__parameterized12;frame_buffer_blk_mem_gen_prim_wrapper__parameterized13;frame_buffer_blk_mem_gen_prim_wrapper__parameterized14;frame_buffer_blk_mem_gen_prim_wrapper__parameterized15;frame_buffer_blk_mem_gen_prim_wrapper__parameterized16;frame_buffer_blk_mem_gen_prim_wrapper__parameterized17;frame_buffer_blk_mem_gen_prim_wrapper__parameterized18;frame_buffer_blk_mem_gen_prim_wrapper__parameterized19;frame_buffer_blk_mem_gen_prim_wrapper__parameterized2;frame_buffer_blk_mem_gen_prim_wrapper__parameterized20;frame_buffer_blk_mem_gen_prim_wrapper__parameterized21;frame_buffer_blk_mem_gen_prim_wrapper__parameterized22;frame_buffer_blk_mem_gen_prim_wrapper__parameterized23;frame_buffer_blk_mem_gen_prim_wrapper__parameterized24;frame_buffer_blk_mem_gen_prim_wrapper__parameterized25;frame_buffer_blk_mem_gen_prim_wrapper__parameterized26;frame_buffer_blk_mem_gen_prim_wrapper__parameterized27;frame_buffer_blk_mem_gen_prim_wrapper__parameterized28;frame_buffer_blk_mem_gen_prim_wrapper__parameterized29;frame_buffer_blk_mem_gen_prim_wrapper__parameterized3;frame_buffer_blk_mem_gen_prim_wrapper__parameterized30;frame_buffer_blk_mem_gen_prim_wrapper__parameterized31;frame_buffer_blk_mem_gen_prim_wrapper__parameterized32;frame_buffer_blk_mem_gen_prim_wrapper__parameterized33;frame_buffer_blk_mem_gen_prim_wrapper__parameterized34;frame_buffer_blk_mem_gen_prim_wrapper__parameterized35;frame_buffer_blk_mem_gen_prim_wrapper__parameterized36;frame_buffer_blk_mem_gen_prim_wrapper__parameterized4;frame_buffer_blk_mem_gen_prim_wrapper__parameterized5;frame_buffer_blk_mem_gen_prim_wrapper__parameterized6;frame_buffer_blk_mem_gen_prim_wrapper__parameterized7;frame_buffer_blk_mem_gen_prim_wrapper__parameterized8;frame_buffer_blk_mem_gen_prim_wrapper__parameterized9;frame_buffer_blk_mem_gen_top;frame_buffer_blk_mem_gen_v8_4_5;frame_buffer_blk_mem_gen_v8_4_5_synth;glbl;i2c_sender;ov7670_capture;ov7670_controller;ov7670_registers;top_level,,,../../../../../Project.srcs/sources_1/ip/clk_wiz_0,,,,,
