T_1 F_1 ( T_1 V_1 )\r\n{\r\nstruct V_2 V_3 ;\r\nT_1 V_4 , V_5 , V_6 ;\r\nunsigned V_7 , V_8 ;\r\nV_9 ;\r\nV_10 ;\r\nV_11 ;\r\nV_12 ;\r\nswitch ( V_13 ) {\r\ncase V_14 :\r\nreturn F_2 ( V_1 , L_1 ) ;\r\ncase V_15 :\r\nF_3 ( V_16 ) ;\r\nreturn F_2 ( F_4 () , L_1 ) ;\r\ncase V_17 :\r\nreturn V_1 ;\r\ncase V_18 :\r\nif ( V_19 ) {\r\nF_3 ( V_16 ) ;\r\nreturn F_2 ( F_4 () , L_1 ) ;\r\n}\r\nreturn V_1 ;\r\ncase V_20 :\r\nV_21 ;\r\ncase V_22 :\r\nif ( V_19 ) {\r\nF_3 ( V_16 ) ;\r\nreturn F_2 ( F_4 () , L_1 ) ;\r\n}\r\nbreak;\r\n}\r\nV_3 = V_23 ;\r\nV_23 . V_24 &= ~ V_25 ;\r\nV_23 . V_26 &= ~ V_25 ;\r\nV_23 . V_27 = V_28 ;\r\nV_7 = 0 ;\r\nif ( V_29 > 512 ) {\r\nV_29 -= 512 ;\r\nV_7 += 256 ;\r\n} else if ( V_29 < - 512 ) {\r\nV_29 += 512 ;\r\nV_7 -= 256 ;\r\n}\r\nV_4 = V_1 = F_5 ( 0 , V_29 + V_30 , V_31 & ~ V_32 ) ;\r\nV_8 = V_4 . V_33 >> 32 ;\r\nV_8 = ( V_8 >> 1 ) + 0x1ff80000 ;\r\nV_8 = V_8 - V_34 [ ( V_8 >> 15 ) & 31 ] ;\r\nV_4 . V_33 = ( ( V_35 ) V_8 << 32 ) | ( V_4 . V_33 & 0xffffffff ) ;\r\nV_6 = F_6 ( V_1 , V_4 ) ;\r\nV_4 = F_7 ( V_4 , V_6 ) ;\r\nV_4 . V_33 -= 0x0010000600000000LL ;\r\nV_4 . V_33 &= 0xffffffff00000000LL ;\r\nV_5 = V_6 = F_8 ( V_4 , V_4 ) ;\r\nV_6 . V_36 . V_37 += 0x001 ;\r\nV_6 = F_7 ( V_6 , V_5 ) ;\r\nV_5 = F_8 ( F_9 ( V_1 , V_5 ) , V_4 ) ;\r\nV_6 = F_6 ( V_5 , F_7 ( V_6 , V_1 ) ) ;\r\nV_6 . V_36 . V_37 += 0x001 ;\r\nV_4 = F_7 ( V_4 , V_6 ) ;\r\nV_23 . V_27 = V_38 ;\r\nV_23 . V_26 &= ~ V_25 ;\r\nV_6 = F_6 ( V_1 , V_4 ) ;\r\nif ( V_23 . V_26 & V_25 || V_6 . V_33 != V_4 . V_33 ) {\r\nif ( ! ( V_23 . V_26 & V_25 ) )\r\nV_6 . V_33 -= 1 ;\r\nV_3 . V_39 |= V_25 ;\r\nV_3 . V_26 |= V_25 ;\r\nswitch ( V_3 . V_27 ) {\r\ncase V_40 :\r\nV_4 . V_33 += 1 ;\r\ncase V_28 :\r\nV_6 . V_33 += 1 ;\r\nbreak;\r\n}\r\nV_4 = F_7 ( V_4 , V_6 ) ;\r\nV_7 -= 1 ;\r\n}\r\nV_4 . V_36 . V_37 += V_7 ;\r\nV_23 = V_3 ;\r\nreturn V_4 ;\r\n}
