;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SUB 129, @50
	MOV 16, 23
	SUB 0, 801
	SPL 1, @10
	SPL 16, 23
	SUB 0, 200
	MOV 0, 801
	SLT 210, 68
	MOV 101, 0
	ADD @30, @8
	SPL <6, #0
	SUB 0, -0
	SUB 25, 7
	SUB 12, @4
	ADD 16, 23
	DAT #0, #200
	DAT #0, #300
	JMZ @-0, -0
	SLT 0, 200
	SLT 0, 200
	ADD 1, <-0
	SUB -207, <-120
	MOV 121, 0
	ADD #270, <1
	DJN 1, @-0
	ADD #270, <1
	SUB 0, 200
	SUB 0, 200
	CMP <0, <0
	SUB 0, 200
	SUB 1, <-0
	CMP <0, <0
	CMP -207, <-120
	SUB #0, -33
	SUB 250, 74
	CMP 20, @12
	SPL 0, <332
	CMP @-127, 100
	CMP -207, <-120
	SPL 0, <332
	SUB #72, @201
	SUB 500, 745
	SPL 0, <332
	MOV -1, <-29
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
