<stg><name>iiccomm2</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="5">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="5" to="6">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="12" to="13">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="13" to="14">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="14" to="15">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="15" to="16">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="16" to="17">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="17" to="18">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="18" to="19">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="19" to="20">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="20" to="21">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="21" to="22">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="22" to="23">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="23" to="24">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="24" to="25">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="25" to="26">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="26" to="27">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="27" to="28">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="28" to="29">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="29" to="30">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="30" to="31">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="31" to="32">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="32" to="33">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="33" to="34">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="34" to="35">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="35" to="36">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="36" to="37">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="37" to="38">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="38" to="39">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %iic_V_addr = getelementptr i32* %iic_V, i64 268436552

]]></Node>
<StgValue><ssdm name="iic_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %iic_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr)

]]></Node>
<StgValue><ssdm name="iic_V_addr_read"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %iic_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  call void @_ssdm_op_Write.s_axilite.i32P(i32* %empty_pirq_outValue_V, i32 %iic_V_addr_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:27  call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr, i32 15, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  call void @_ssdm_op_Write.s_axilite.i32P(i32* %full_pirq_outValue_V, i32 15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:30  %iic_V_addr_1 = getelementptr i32* %iic_V, i64 268436544

]]></Node>
<StgValue><ssdm name="iic_V_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %iic_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_1_req"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  call void @_ssdm_op_Write.s_axilite.i32P(i32* %ctrl_reg_outValue_V, i32 1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  call void @_ssdm_op_Write.s_axilite.i32P(i32* %tx_fifo_outValue_V, i32 492)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="57" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)

]]></Node>
<StgValue><ssdm name="iic_V_addr_resp"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:32  call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_1, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="59" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)

]]></Node>
<StgValue><ssdm name="iic_V_addr_resp"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:33  %iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)

]]></Node>
<StgValue><ssdm name="iic_V_addr_resp"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:33  %iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)

]]></Node>
<StgValue><ssdm name="iic_V_addr_resp"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:33  %iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)

]]></Node>
<StgValue><ssdm name="iic_V_addr_resp"/></StgValue>
</operation>

<operation id="66" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:33  %iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="67" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:33  %iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="68" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:35  %iic_V_addr_2 = getelementptr i32* %iic_V, i64 268436545

]]></Node>
<StgValue><ssdm name="iic_V_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="70" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="71" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="72" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="73" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="74" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="75" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="76" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %iic_V_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_2)

]]></Node>
<StgValue><ssdm name="iic_V_addr_2_read"/></StgValue>
</operation>

<operation id="77" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:39  %iic_V_addr_3 = getelementptr i32* %iic_V, i64 268436546

]]></Node>
<StgValue><ssdm name="iic_V_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %iic_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_addr_3_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="79" st_id="25" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue1_V, i32 %iic_V_addr_2_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="25" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue2_V, i32 %iic_V_addr_2_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="25" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue3_V, i32 %iic_V_addr_2_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:44  call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_3, i32 493, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="25" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue4_V, i32 %iic_V_addr_2_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="84" st_id="26" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:45  %iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)

]]></Node>
<StgValue><ssdm name="iic_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="85" st_id="27" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:45  %iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)

]]></Node>
<StgValue><ssdm name="iic_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="86" st_id="28" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:45  %iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)

]]></Node>
<StgValue><ssdm name="iic_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="87" st_id="29" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:45  %iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)

]]></Node>
<StgValue><ssdm name="iic_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="88" st_id="30" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:45  %iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)

]]></Node>
<StgValue><ssdm name="iic_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="89" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:47  %iic_V_addr_4 = getelementptr i32* %iic_V, i64 268436547

]]></Node>
<StgValue><ssdm name="iic_V_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="91" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="92" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="93" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="94" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="95" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="96" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="iic_V_load_2_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="97" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %iic_V_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_4)

]]></Node>
<StgValue><ssdm name="iic_V_addr_4_read"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="98" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic_V), !map !29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1_V), !map !35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2_V), !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3_V), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4_V), !map !47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue_V), !map !51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue_V), !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue_V), !map !59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue_V), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue_V), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @iiccomm2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %iic_V, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="39" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  call void @_ssdm_op_Write.s_axilite.i32P(i32* %rx_fifo_outValue_V, i32 %iic_V_addr_4_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
:51  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
