{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 1.2000"
  ],
  "cts__clock__skew__hold": -0.0116,
  "cts__clock__skew__hold__post_repair": -0.0127,
  "cts__clock__skew__hold__pre_repair": -0.0127,
  "cts__clock__skew__setup": -0.0116,
  "cts__clock__skew__setup__post_repair": -0.0127,
  "cts__clock__skew__setup__pre_repair": -0.0127,
  "cts__design__instance__area": 2172.0,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 1919.52,
  "cts__design__instance__area__pre_repair": 1919.52,
  "cts__design__instance__area__stdcell": 2172.0,
  "cts__design__instance__area__stdcell__post_repair": 1919.52,
  "cts__design__instance__area__stdcell__pre_repair": 1919.52,
  "cts__design__instance__count": 477,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 441,
  "cts__design__instance__count__pre_repair": 441,
  "cts__design__instance__count__setup_buffer": 36.0,
  "cts__design__instance__count__stdcell": 477,
  "cts__design__instance__count__stdcell__post_repair": 441,
  "cts__design__instance__count__stdcell__pre_repair": 441,
  "cts__design__instance__displacement__max": 7.113,
  "cts__design__instance__displacement__mean": 0.369,
  "cts__design__instance__displacement__total": 176.2305,
  "cts__design__instance__utilization": 0.3428,
  "cts__design__instance__utilization__post_repair": 0.303,
  "cts__design__instance__utilization__pre_repair": 0.303,
  "cts__design__instance__utilization__stdcell": 0.3428,
  "cts__design__instance__utilization__stdcell__post_repair": 0.303,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.303,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0007,
  "cts__power__internal__total__post_repair": 0.0007,
  "cts__power__internal__total__pre_repair": 0.0007,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0005,
  "cts__power__switching__total__post_repair": 0.0004,
  "cts__power__switching__total__pre_repair": 0.0004,
  "cts__power__total": 0.0012,
  "cts__power__total__post_repair": 0.0011,
  "cts__power__total__pre_repair": 0.0011,
  "cts__route__wirelength__estimated": 4891.995,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9822,
  "cts__timing__drv__max_cap_limit__post_repair": 0.972,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.972,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.9101,
  "cts__timing__drv__max_slew_limit__post_repair": 0.9096,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.9096,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -2.53,
  "cts__timing__setup__tns__post_repair": -4.11,
  "cts__timing__setup__tns__pre_repair": -4.11,
  "cts__timing__setup__ws": -0.18,
  "cts__timing__setup__ws__post_repair": -0.44,
  "cts__timing__setup__ws__pre_repair": -0.44,
  "detailedplace__cpu__total": 4.65,
  "detailedplace__design__instance__area": 1895.52,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 1895.52,
  "detailedplace__design__instance__count": 436,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 436,
  "detailedplace__design__instance__displacement__max": 6.1,
  "detailedplace__design__instance__displacement__mean": 1.285,
  "detailedplace__design__instance__displacement__total": 560.3025,
  "detailedplace__design__instance__utilization": 0.2992,
  "detailedplace__design__instance__utilization__stdcell": 0.2992,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 303476.0,
  "detailedplace__power__internal__total": 0.0006,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0003,
  "detailedplace__power__total": 0.0009,
  "detailedplace__route__wirelength__estimated": 4720.0185,
  "detailedplace__runtime__total": "0:05.10",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.972,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.7739,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -1.66,
  "detailedplace__timing__setup__ws": -0.25,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 133,
  "detailedroute__route__drc_errors__iter:2": 29,
  "detailedroute__route__drc_errors__iter:3": 14,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 430,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2103,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2103,
  "detailedroute__route__wirelength": 5760,
  "detailedroute__route__wirelength__iter:1": 5828,
  "detailedroute__route__wirelength__iter:2": 5768,
  "detailedroute__route__wirelength__iter:3": 5760,
  "detailedroute__route__wirelength__iter:4": 5760,
  "finish__clock__skew__hold": -0.01,
  "finish__clock__skew__setup": -0.01,
  "finish__cpu__total": 6.5,
  "finish__design__instance__area": 2172.0,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 2172.0,
  "finish__design__instance__count": 477,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 477,
  "finish__design__instance__utilization": 0.3428,
  "finish__design__instance__utilization__stdcell": 0.3428,
  "finish__design__io": 54,
  "finish__mem__peak": 385056.0,
  "finish__power__internal__total": 0.0007,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0004,
  "finish__power__total": 0.0011,
  "finish__runtime__total": "0:07.02",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9863,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9292,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -0.93,
  "finish__timing__setup__ws": -0.13,
  "finish__timing__wns_percent_delay": -11.528891,
  "floorplan__cpu__total": 4.32,
  "floorplan__design__instance__area": 1702.5601,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 1702.5601,
  "floorplan__design__instance__count": 300,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 300,
  "floorplan__design__instance__utilization": 0.2687,
  "floorplan__design__instance__utilization__stdcell": 0.2687,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 299664.0,
  "floorplan__power__internal__total": 0.0005,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0002,
  "floorplan__power__total": 0.0008,
  "floorplan__runtime__total": "0:04.60",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 0.02,
  "globalplace__cpu__total": 4.87,
  "globalplace__design__instance__area": 1782.24,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 1782.24,
  "globalplace__design__instance__count": 383,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 383,
  "globalplace__design__instance__utilization": 0.2813,
  "globalplace__design__instance__utilization__stdcell": 0.2813,
  "globalplace__design__io": 54,
  "globalplace__mem__peak": 320752.0,
  "globalplace__power__internal__total": 0.0005,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0003,
  "globalplace__power__total": 0.0008,
  "globalplace__runtime__total": "0:05.18",
  "globalplace__timing__setup__tns": -8.32,
  "globalplace__timing__setup__ws": -0.46,
  "globalroute__clock__skew__hold": -0.0126,
  "globalroute__clock__skew__setup": -0.0126,
  "globalroute__design__instance__area": 2172.0,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 2172.0,
  "globalroute__design__instance__count": 477,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 477,
  "globalroute__design__instance__utilization": 0.3428,
  "globalroute__design__instance__utilization__stdcell": 0.3428,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0007,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0005,
  "globalroute__power__total": 0.0013,
  "globalroute__timing__clock__slack": -0.232,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9773,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.9043,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -4.73,
  "globalroute__timing__setup__ws": -0.23,
  "placeopt__cpu__total": 4.87,
  "placeopt__design__instance__area": 1895.52,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 1782.24,
  "placeopt__design__instance__area__stdcell": 1895.52,
  "placeopt__design__instance__area__stdcell__pre_opt": 1782.24,
  "placeopt__design__instance__count": 436,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 383,
  "placeopt__design__instance__count__stdcell": 436,
  "placeopt__design__instance__count__stdcell__pre_opt": 383,
  "placeopt__design__instance__utilization": 0.2992,
  "placeopt__design__instance__utilization__pre_opt": 0.2813,
  "placeopt__design__instance__utilization__stdcell": 0.2992,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.2813,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 320752.0,
  "placeopt__power__internal__total": 0.0006,
  "placeopt__power__internal__total__pre_opt": 0.0005,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0003,
  "placeopt__power__switching__total__pre_opt": 0.0003,
  "placeopt__power__total": 0.0008,
  "placeopt__power__total__pre_opt": 0.0008,
  "placeopt__runtime__total": "0:05.18",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9724,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.7865,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -1.76,
  "placeopt__timing__setup__tns__pre_opt": -8.32,
  "placeopt__timing__setup__ws": -0.24,
  "placeopt__timing__setup__ws__pre_opt": -0.46,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-12-29 17:25",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5cb1fac1f980bb0c2fdb7fbcbf294a8d6c2cc02e",
  "run__flow__scripts_commit": "2b93d1f5f60a7e1fd2b55823379a1a485e865cec",
  "run__flow__uuid": "86c29c97-6228-4979-a4c9-bea1b1dca0b7",
  "run__flow__variant": "base",
  "synth__cpu__total": 8.16,
  "synth__design__instance__area__stdcell": 1790.4,
  "synth__design__instance__count__stdcell": 311.0,
  "synth__mem__peak": 180544.0,
  "synth__runtime__total": "0:08.57",
  "total_time": "0:00:35.650000"
}