<use f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='58' u='w' c='_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE'/>
<dec f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='105' type='const llvm::MCSubtargetInfo &amp;'/>
<use f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='123' u='a' c='_ZNK4llvm14MCDisassembler16getSubtargetInfoEv'/>
<offset>128</offset>
<doc f='llvm/llvm/include/llvm/MC/MCDisassembler/MCDisassembler.h' l='104'>// Subtarget information, for instruction decoding predicates if required.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='463' u='r' c='_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='551' u='r' c='_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='191' u='r' c='_ZNK12_GLOBAL__N_119HexagonDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_'/>
