[{"DBLP title": "Dynamic Power and Thermal Management of NoC-Based Heterogeneous MPSoCs.", "DBLP authors": ["George Kornaros", "Dionisios N. Pnevmatikatos"], "year": 2014, "doi": "https://doi.org/10.1145/2567658", "OA papers": [{"PaperId": "https://openalex.org/W2015835319", "PaperTitle": "Dynamic Power and Thermal Management of NoC-Based Heterogeneous MPSoCs", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Technical University of Crete": 2.0}, "Authors": ["George Kornaros", "Dionisios Pnevmatikatos"]}]}, {"DBLP title": "High-Level Abstractions and Modular Debugging for FPGA Design Validation.", "DBLP authors": ["Yousef Iskander", "Cameron D. Patterson", "Stephen D. Craven"], "year": 2014, "doi": "https://doi.org/10.1145/2567662", "OA papers": [{"PaperId": "https://openalex.org/W1994052066", "PaperTitle": "High-Level Abstractions and Modular Debugging for FPGA Design Validation", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Virginia Tech": 2.0, "University of Tennessee at Chattanooga": 1.0}, "Authors": ["Yousef S. Iskander", "Cameron D. Patterson", "Stephen Craven"]}]}, {"DBLP title": "Fast and Accurate Stereo Vision System on FPGA.", "DBLP authors": ["Minxi Jin", "Tsutomu Maruyama"], "year": 2014, "doi": "https://doi.org/10.1145/2567659", "OA papers": [{"PaperId": "https://openalex.org/W1988745519", "PaperTitle": "Fast and Accurate Stereo Vision System on FPGA", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Tsukuba": 2.0}, "Authors": ["Minxi Jin", "Tsutomu Maruyama"]}]}, {"DBLP title": "Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based Accelerators.", "DBLP authors": ["Onur Ulusel", "Kumud Nepal", "R. Iris Bahar", "Sherief Reda"], "year": 2014, "doi": "https://doi.org/10.1145/2567661", "OA papers": [{"PaperId": "https://openalex.org/W2095589290", "PaperTitle": "Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based Accelerators", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"John Brown University": 4.0}, "Authors": ["Onur Can Ulusel", "Kumud Nepal", "R. Iris Bahar", "Sherief Reda"]}]}, {"DBLP title": "A Fully Pipelined FPGA Architecture of a Factored Restricted Boltzmann Machine Artificial Neural Network.", "DBLP authors": ["Lok-Won Kim", "Sameh W. Asaad", "Ralph Linsker"], "year": 2014, "doi": "https://doi.org/10.1145/2539125", "OA papers": [{"PaperId": "https://openalex.org/W2171318387", "PaperTitle": "A Fully Pipelined FPGA Architecture of a Factored Restricted Boltzmann Machine Artificial Neural Network", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Cisco Systems (United States)": 1.0, "IBM T. J. Watson Research Center": 2.0}, "Authors": ["Lok-Won Kim", "Sameh W. Asaad", "Ralph Linsker"]}]}, {"DBLP title": "VTR 7.0: Next Generation Architecture and CAD System for FPGAs.", "DBLP authors": ["Jason Luu", "Jeffrey Goeders", "Michael Wainberg", "Andrew Somerville", "Thien Yu", "Konstantin Nasartschuk", "Miad Nasr", "Sen Wang", "Tim Liu", "Nooruddin Ahmed", "Kenneth B. Kent", "Jason Helge Anderson", "Jonathan Rose", "Vaughn Betz"], "year": 2014, "doi": "https://doi.org/10.1145/2617593", "OA papers": [{"PaperId": "https://openalex.org/W2005602803", "PaperTitle": "VTR 7.0", "Year": 2014, "CitationCount": 268, "EstimatedCitation": 268, "Affiliations": {"University of Toronto": 9.0, "University of British Columbia": 1.0, "University of New Brunswick": 4.0}, "Authors": ["Jason Luu", "Jeffrey Goeders", "Michael Wainberg", "Andrew D. Somerville", "Thien Yu", "Konstantin Nasartschuk", "Miad Nasr", "Sen Wang", "Tim X. Liu", "Nooruddin Ahmed", "Kenneth M. Kent", "Jason H. Anderson", "Jonathan Rose", "Vaughn Betz"]}]}, {"DBLP title": "Multi-Application Network-on-Chip Design using Global Mapping and Local Reconfiguration.", "DBLP authors": ["Soumya J.", "Ashish Sharma", "Santanu Chattopadhyay"], "year": 2014, "doi": "https://doi.org/10.1145/2556944", "OA papers": [{"PaperId": "https://openalex.org/W2050254448", "PaperTitle": "Multi-Application Network-on-Chip Design using Global Mapping and Local Reconfiguration", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Soumya J", "Ashish Sharma", "Santanu Chattopadhyay"]}]}, {"DBLP title": "FPGA Implementation of a Special-Purpose VLIW Structure for Double-Precision Elementary Function.", "DBLP authors": ["Yuanwu Lei", "Lei Guo", "Yong Dou", "Sheng Ma", "Jinbo Xu"], "year": 2014, "doi": "https://doi.org/10.1145/2617594", "OA papers": [{"PaperId": "https://openalex.org/W2104393432", "PaperTitle": "FPGA Implementation of a Special-Purpose VLIW Structure for Double-Precision Elementary Function", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Yuanwu Lei", "Lei Guo", "Yong Dou", "Sheng Ma", "Jinbo Xu"]}]}, {"DBLP title": "A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms.", "DBLP authors": ["Juan Antonio Clemente", "Ivan Beretta", "Vincenzo Rana", "David Atienza", "Donatella Sciuto"], "year": 2014, "doi": "https://doi.org/10.1145/2611562", "OA papers": [{"PaperId": "https://openalex.org/W1972374915", "PaperTitle": "A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Universidad Complutense de Madrid": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Politecnico di Milano": 1.0}, "Authors": ["Juan Antonio Clemente", "Ivan Beretta", "Vincenzo Rana", "David Atienza", "Donatella Sciuto"]}]}, {"DBLP title": "Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES on FPGA.", "DBLP authors": ["Anh-Tuan Hoang", "Takeshi Fujino"], "year": 2014, "doi": "https://doi.org/10.1145/2617595", "OA papers": [{"PaperId": "https://openalex.org/W2075417072", "PaperTitle": "Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES on FPGA", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ritsumeikan University": 2.0}, "Authors": ["Anh Tuan Hoang", "Takeshi Fujino"]}]}, {"DBLP title": "Coordination of Independent Loops in Self-Adaptive Systems.", "DBLP authors": ["Jacopo Panerati", "Martina Maggio", "Matteo Carminati", "Filippo Sironi", "Marco Triverio", "Marco D. Santambrogio"], "year": 2014, "doi": "https://doi.org/10.1145/2611563", "OA papers": [{"PaperId": "https://openalex.org/W2159176014", "PaperTitle": "Coordination of Independent Loops in Self-Adaptive Systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnique Montr\u00e9al": 1.0, "Lund University": 1.0, "Politecnico di Milano": 4.0}, "Authors": ["Jacopo Panerati", "Martina Maggio", "Matteo Carminati", "Filippo Sironi", "Marco Triverio", "Marco D. Santambrogio"]}]}, {"DBLP title": "Self-Awareness as a Model for Designing and Operating Heterogeneous Multicores.", "DBLP authors": ["Andreas Agne", "Markus Happe", "Achim L\u00f6sch", "Christian Plessl", "Marco Platzner"], "year": 2014, "doi": "https://doi.org/10.1145/2617596", "OA papers": [{"PaperId": "https://openalex.org/W2151600945", "PaperTitle": "Self-Awareness as a Model for Designing and Operating Heterogeneous Multicores", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Paderborn University": 5.0}, "Authors": ["Andreas Agne", "Markus Happe", "Achim Losch", "Christian Plessl", "Marco Platzner"]}]}, {"DBLP title": "Design Tools for Implementing Self-Aware and Fault-Tolerant Systems on FPGAs.", "DBLP authors": ["Christian Beckhoff", "Dirk Koch", "Jim T\u00f8rresen"], "year": 2014, "doi": "https://doi.org/10.1145/2617597", "OA papers": [{"PaperId": "https://openalex.org/W2160274482", "PaperTitle": "Design Tools for Implementing Self-Aware and Fault-Tolerant Systems on FPGAs", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Oslo": 2.0, "University of Manchester": 1.0}, "Authors": ["Christian Beckhoff", "Dirk Koch", "Jim Torresen"]}]}, {"DBLP title": "A Self-Aware Tuning and Self-Aware Evaluation Method for Finite-Difference Applications in Reconfigurable Systems.", "DBLP authors": ["Xinyu Niu", "Qiwei Jin", "Wayne Luk", "Stephen Weston"], "year": 2014, "doi": "https://doi.org/10.1145/2617598", "OA papers": [{"PaperId": "https://openalex.org/W2165984413", "PaperTitle": "A Self-Aware Tuning and Self-Aware Evaluation Method for Finite-Difference Applications in Reconfigurable Systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 3.0, "Maxeler Technologies (United Kingdom)": 1.0}, "Authors": ["Xinyu Niu", "Qiwei Jin", "Wayne Luk", "Stephen Weston"]}]}, {"DBLP title": "Composing Multi-Ported Memories on FPGAs.", "DBLP authors": ["Charles Eric LaForest", "Zimo Li", "Tristan O'rourke", "Ming G. Liu", "J. Gregory Steffan"], "year": 2014, "doi": "https://doi.org/10.1145/2629629", "OA papers": [{"PaperId": "https://openalex.org/W2137545744", "PaperTitle": "Composing Multi-Ported Memories on FPGAs", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Toronto": 5.0}, "Authors": ["Charles Eric LaForest", "Zimo Li", "Tristan O'rourke", "Ming Li", "J. Gregory Steffan"]}]}, {"DBLP title": "Benefits of Adding Hardware Support for Broadcast and Reduce Operations in MPSoC Applications.", "DBLP authors": ["Yuanxi Peng", "Manuel Salda\u00f1a", "Christopher A. Madill", "Xiaofeng Zou", "Paul Chow"], "year": 2014, "doi": "https://doi.org/10.1145/2629470", "OA papers": [{"PaperId": "https://openalex.org/W2104942569", "PaperTitle": "Benefits of Adding Hardware Support for Broadcast and Reduce Operations in MPSoC Applications", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 2.0, "ArchES Computing Systems, Toronto, ON, Canada": 2.0, "University of Toronto": 1.0}, "Authors": ["Yuanxi Peng", "Manuel Salda\u00f1a", "Christopher A. Madill", "Xiaofeng Zou", "Paul Chow"]}]}, {"DBLP title": "The iDEA DSP Block-Based Soft Processor for FPGAs.", "DBLP authors": ["Hui Yan Cheah", "Fredrik Brosser", "Suhaib A. Fahmy", "Douglas L. Maskell"], "year": 2014, "doi": "https://doi.org/10.1145/2629443", "OA papers": [{"PaperId": "https://openalex.org/W1970047515", "PaperTitle": "The iDEA DSP Block-Based Soft Processor for FPGAs", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Hui Min Cheah", "Fredrik Brosser", "Suhaib A. Fahmy", "Douglas L. Maskell"]}]}, {"DBLP title": "Networks-on-Chip for FPGAs: Hard, Soft or Mixed?", "DBLP authors": ["Mohamed S. Abdelfattah", "Vaughn Betz"], "year": 2014, "doi": "https://doi.org/10.1145/2629442", "OA papers": [{"PaperId": "https://openalex.org/W2026844540", "PaperTitle": "Networks-on-Chip for FPGAs", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Mansour El-Matbouli", "Vaughn Betz"]}]}, {"DBLP title": "Graph Minor Approach for Application Mapping on CGRAs.", "DBLP authors": ["Liang Chen", "Tulika Mitra"], "year": 2014, "doi": "https://doi.org/10.1145/2655242", "OA papers": []}, {"DBLP title": "ULP-SRP: Ultra Low-Power Samsung Reconfigurable Processor for Biomedical Applications.", "DBLP authors": ["Changmoo Kim", "Moo-Kyoung Chung", "Yeon-Gon Cho", "Mario Konijnenburg", "Soojung Ryu", "Jeongwook Kim"], "year": 2014, "doi": "https://doi.org/10.1145/2629610", "OA papers": [{"PaperId": "https://openalex.org/W2047049615", "PaperTitle": "ULP-SRP", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Samsung (South Korea)": 5.0, "Holst Centre (Netherlands)": 1.0}, "Authors": ["Changmoo Kim", "Moo-Kyoung Chung", "Yeongon Cho", "Mario Konijnenburg", "Soojung Ryu", "Jeongwook Kim"]}]}, {"DBLP title": "RIVER: Reconfigurable Flow and Fabric for Real-Time Signal Processing on FPGAs.", "DBLP authors": ["Christian Brugger", "Dominic Hillenbrand", "Matthias Norbert Balzer"], "year": 2014, "doi": "https://doi.org/10.1145/2655238", "OA papers": [{"PaperId": "https://openalex.org/W1990393863", "PaperTitle": "RIVER", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kaiserslautern": 1.0, "Waseda University": 1.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Christian Brugger", "Dominic Hillenbrand", "Matthias Balzer"]}]}, {"DBLP title": "Adaptive Parallelism Exploitation under Physical and Real-Time Constraints for Resilient Systems.", "DBLP authors": ["F\u00e1bio P. Itturriet", "Gabriel L. Nazar", "Ronaldo Rodrigues Ferreira", "\u00c1lvaro Freitas Moreira", "Luigi Carro"], "year": 2014, "doi": "https://doi.org/10.1145/2556943", "OA papers": [{"PaperId": "https://openalex.org/W2139382710", "PaperTitle": "Adaptive Parallelism Exploitation under Physical and Real-Time Constraints for Resilient Systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federal University of Rio Grande do Sul": 5.0}, "Authors": ["F\u00e1bio Itturiet", "Gabriel L. Nazar", "Ronaldo A. Ferreira", "Alvaro Moreira", "Luigi Carro"]}]}, {"DBLP title": "Exploiting FPGA-Aware Merging of Custom Instructions for Runtime Reconfiguration.", "DBLP authors": ["Siew Kei Lam", "Christopher T. Clarke", "Thambipillai Srikanthan"], "year": 2014, "doi": "https://doi.org/10.1145/2655240", "OA papers": [{"PaperId": "https://openalex.org/W2144176771", "PaperTitle": "Exploiting FPGA-Aware Merging of Custom Instructions for Runtime Reconfiguration", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 2.0, "Bath and North East Somerset Council": 0.5, "University of Bath": 0.5}, "Authors": ["Siew-Kei Lam", "Christopher Clarke", "Thambipillai Srikanthan"]}]}, {"DBLP title": "Extending UML/MARTE to Support Discrete Controller Synthesis, Application to Reconfigurable Systems-on-Chip Modeling.", "DBLP authors": ["S\u00e9bastien Guillet", "Florent de Lamotte", "Nicolas Le Griguer", "\u00c9ric Rutten", "Guy Gogniat", "Jean-Philippe Diguet"], "year": 2014, "doi": "https://doi.org/10.1145/2629628", "OA papers": [{"PaperId": "https://openalex.org/W2039712832", "PaperTitle": "Extending UML/MARTE to Support Discrete Controller Synthesis, Application to Reconfigurable Systems-on-Chip Modeling", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Lab-STICC, Lorient, France": 5.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["S\u00e9bastien Guillet", "Florent de Lamotte", "Nicolas Le Griguer", "Eric Rutten", "Guy Gogniat", "Jean-Philippe Diguet"]}]}]