// Seed: 3657702306
module module_0 (
    output supply1 id_0,
    output logic id_1,
    input tri1 module_0,
    output wand id_3,
    input supply0 id_4,
    output supply1 id_5
);
  for (id_7 = -1; id_4; id_1 = 1 == id_4) begin : LABEL_0
    if (1) begin : LABEL_1
      assign id_0 = 1'b0;
    end
  end
endmodule
module module_1 (
    inout uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply0 id_10,
    output logic id_11,
    input supply1 id_12,
    output tri id_13,
    input wire id_14,
    input wire id_15,
    input tri1 id_16,
    input wand id_17,
    input tri0 id_18,
    input uwire id_19,
    input wor id_20,
    input uwire id_21
);
  always id_11 = @(id_3) -1;
  parameter id_23 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_9 = 1;
endmodule
