{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 21:34:27 2024 " "Info: Processing started: Sun Oct 20 21:34:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "z_out\$latch " "Warning: Node \"z_out\$latch\" is a latch" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "op_sel\[3\] " "Info: Assuming node \"op_sel\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "op_sel\[2\] " "Info: Assuming node \"op_sel\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "op_sel\[1\] " "Info: Assuming node \"op_sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[7\] " "Info: Assuming node \"a_in\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[6\] " "Info: Assuming node \"a_in\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bit_sel\[2\] " "Info: Assuming node \"bit_sel\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bit_sel\[0\] " "Info: Assuming node \"bit_sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bit_sel\[1\] " "Info: Assuming node \"bit_sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "op_sel\[0\] " "Info: Assuming node \"op_sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[5\] " "Info: Assuming node \"a_in\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[0\] " "Info: Assuming node \"a_in\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[0\] " "Info: Assuming node \"b_in\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[1\] " "Info: Assuming node \"a_in\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[1\] " "Info: Assuming node \"b_in\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[2\] " "Info: Assuming node \"a_in\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[2\] " "Info: Assuming node \"b_in\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[3\] " "Info: Assuming node \"b_in\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[3\] " "Info: Assuming node \"a_in\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a_in\[4\] " "Info: Assuming node \"a_in\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[4\] " "Info: Assuming node \"b_in\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[5\] " "Info: Assuming node \"b_in\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[6\] " "Info: Assuming node \"b_in\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b_in\[7\] " "Info: Assuming node \"b_in\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "c_in " "Info: Assuming node \"c_in\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "102 " "Warning: Found 102 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~6 " "Info: Detected gated clock \"Mux1~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~5 " "Info: Detected gated clock \"Mux1~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~4 " "Info: Detected gated clock \"Mux1~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~3 " "Info: Detected gated clock \"Mux1~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~7 " "Info: Detected gated clock \"aux~7\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~2 " "Info: Detected gated clock \"Mux1~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~1 " "Info: Detected gated clock \"Mux1~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~0 " "Info: Detected gated clock \"Mux1~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~7 " "Info: Detected gated clock \"ShiftLeft0~7\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~6 " "Info: Detected gated clock \"Mux2~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~5 " "Info: Detected gated clock \"Mux2~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~3 " "Info: Detected gated clock \"Mux2~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~6 " "Info: Detected gated clock \"aux~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~2 " "Info: Detected gated clock \"Mux2~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~1 " "Info: Detected gated clock \"Mux2~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~0 " "Info: Detected gated clock \"Mux2~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~6 " "Info: Detected gated clock \"ShiftLeft0~6\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3~6 " "Info: Detected gated clock \"Mux3~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3~5 " "Info: Detected gated clock \"Mux3~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3~4 " "Info: Detected gated clock \"Mux3~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3~3 " "Info: Detected gated clock \"Mux3~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~5 " "Info: Detected gated clock \"aux~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3~2 " "Info: Detected gated clock \"Mux3~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3~1 " "Info: Detected gated clock \"Mux3~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux3~0 " "Info: Detected gated clock \"Mux3~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~5 " "Info: Detected gated clock \"ShiftLeft0~5\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~6 " "Info: Detected gated clock \"Mux4~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~5 " "Info: Detected gated clock \"Mux4~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~4 " "Info: Detected gated clock \"Mux4~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~3 " "Info: Detected gated clock \"Mux4~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~4 " "Info: Detected gated clock \"aux~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~2 " "Info: Detected gated clock \"Mux4~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~1 " "Info: Detected gated clock \"Mux4~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~0 " "Info: Detected gated clock \"Mux4~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~4 " "Info: Detected gated clock \"ShiftLeft0~4\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5~6 " "Info: Detected gated clock \"Mux5~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5~5 " "Info: Detected gated clock \"Mux5~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5~4 " "Info: Detected gated clock \"Mux5~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5~3 " "Info: Detected gated clock \"Mux5~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~3 " "Info: Detected gated clock \"aux~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5~2 " "Info: Detected gated clock \"Mux5~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5~1 " "Info: Detected gated clock \"Mux5~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux5~0 " "Info: Detected gated clock \"Mux5~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~3 " "Info: Detected gated clock \"ShiftLeft0~3\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~6 " "Info: Detected gated clock \"Mux6~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~5 " "Info: Detected gated clock \"Mux6~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~4 " "Info: Detected gated clock \"Mux6~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~3 " "Info: Detected gated clock \"Mux6~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~2 " "Info: Detected gated clock \"aux~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~2 " "Info: Detected gated clock \"Mux6~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~1 " "Info: Detected gated clock \"Mux6~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~2 " "Info: Detected gated clock \"ShiftLeft0~2\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~6 " "Info: Detected gated clock \"Mux7~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~5 " "Info: Detected gated clock \"Mux7~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~4 " "Info: Detected gated clock \"Mux7~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~3 " "Info: Detected gated clock \"Mux7~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~1 " "Info: Detected gated clock \"aux~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~2 " "Info: Detected gated clock \"Mux7~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~1 " "Info: Detected gated clock \"Mux7~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~0 " "Info: Detected gated clock \"Mux7~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~1 " "Info: Detected gated clock \"ShiftLeft0~1\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~10 " "Info: Detected gated clock \"Mux8~10\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~9 " "Info: Detected gated clock \"Mux8~9\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~8 " "Info: Detected gated clock \"Mux8~8\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~7 " "Info: Detected gated clock \"Mux8~7\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~6 " "Info: Detected gated clock \"Mux8~6\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~5 " "Info: Detected gated clock \"Mux8~5\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~4 " "Info: Detected gated clock \"Mux8~4\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aux~0 " "Info: Detected gated clock \"aux~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aux~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~3 " "Info: Detected gated clock \"Mux8~3\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~2 " "Info: Detected gated clock \"Mux8~2\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~1 " "Info: Detected gated clock \"Mux8~1\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux8~0 " "Info: Detected gated clock \"Mux8~0\" as buffer" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ShiftLeft0~0 " "Info: Detected gated clock \"ShiftLeft0~0\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ShiftLeft0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~25 " "Info: Detected gated clock \"Add0~25\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~26 " "Info: Detected gated clock \"Add0~26\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~24 " "Info: Detected gated clock \"Add0~24\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~22 " "Info: Detected gated clock \"Add0~22\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~23 " "Info: Detected gated clock \"Add0~23\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~21 " "Info: Detected gated clock \"Add0~21\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~19 " "Info: Detected gated clock \"Add0~19\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~20 " "Info: Detected gated clock \"Add0~20\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~18 " "Info: Detected gated clock \"Add0~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~16 " "Info: Detected gated clock \"Add0~16\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~17 " "Info: Detected gated clock \"Add0~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~15 " "Info: Detected gated clock \"Add0~15\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~13 " "Info: Detected gated clock \"Add0~13\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~14 " "Info: Detected gated clock \"Add0~14\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~12 " "Info: Detected gated clock \"Add0~12\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~10 " "Info: Detected gated clock \"Add0~10\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~11 " "Info: Detected gated clock \"Add0~11\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~9 " "Info: Detected gated clock \"Add0~9\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~7 " "Info: Detected gated clock \"Add0~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~8 " "Info: Detected gated clock \"Add0~8\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add5~0 " "Info: Detected gated clock \"Add5~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~6 " "Info: Detected gated clock \"Add0~6\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~1 " "Info: Detected gated clock \"Add0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~2 " "Info: Detected gated clock \"Add0~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~5 " "Info: Detected gated clock \"Add0~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~4 " "Info: Detected gated clock \"Add0~4\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "z_out\$latch a_in\[5\] op_sel\[3\] 7.988 ns register " "Info: tsu for register \"z_out\$latch\" (data pin = \"a_in\[5\]\", clock pin = \"op_sel\[3\]\") is 7.988 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.619 ns + Longest pin register " "Info: + Longest pin to register delay is 10.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns a_in\[5\] 1 CLK PIN_AB12 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB12; Fanout = 10; CLK Node = 'a_in\[5\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_in[5] } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.091 ns) + CELL(0.419 ns) 7.330 ns Mux9~0 2 COMB LCCOMB_X21_Y33_N18 1 " "Info: 2: + IC(6.091 ns) + CELL(0.419 ns) = 7.330 ns; Loc. = LCCOMB_X21_Y33_N18; Fanout = 1; COMB Node = 'Mux9~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.510 ns" { a_in[5] Mux9~0 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.275 ns) 8.548 ns Mux9~1 3 COMB LCCOMB_X22_Y32_N6 1 " "Info: 3: + IC(0.943 ns) + CELL(0.275 ns) = 8.548 ns; Loc. = LCCOMB_X22_Y32_N6; Fanout = 1; COMB Node = 'Mux9~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { Mux9~0 Mux9~1 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.946 ns z_out~0 4 COMB LCCOMB_X22_Y32_N30 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 8.946 ns; Loc. = LCCOMB_X22_Y32_N30; Fanout = 1; COMB Node = 'z_out~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux9~1 z_out~0 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.437 ns) 10.619 ns z_out\$latch 5 REG LCCOMB_X22_Y32_N0 1 " "Info: 5: + IC(1.236 ns) + CELL(0.437 ns) = 10.619 ns; Loc. = LCCOMB_X22_Y32_N0; Fanout = 1; REG Node = 'z_out\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { z_out~0 z_out$latch } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 19.79 % ) " "Info: Total cell delay = 2.101 ns ( 19.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.518 ns ( 80.21 % ) " "Info: Total interconnect delay = 8.518 ns ( 80.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { a_in[5] Mux9~0 Mux9~1 z_out~0 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { a_in[5] {} a_in[5]~combout {} Mux9~0 {} Mux9~1 {} z_out~0 {} z_out$latch {} } { 0.000ns 0.000ns 6.091ns 0.943ns 0.248ns 1.236ns } { 0.000ns 0.820ns 0.419ns 0.275ns 0.150ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.828 ns + " "Info: + Micro setup delay of destination is 0.828 ns" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "op_sel\[3\] destination 3.459 ns - Shortest register " "Info: - Shortest clock path from clock \"op_sel\[3\]\" to destination register is 3.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns op_sel\[3\] 1 CLK PIN_D12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 23; CLK Node = 'op_sel\[3\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[3] } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.419 ns) 2.554 ns Equal1~0 2 COMB LCCOMB_X22_Y32_N4 2 " "Info: 2: + IC(1.295 ns) + CELL(0.419 ns) = 2.554 ns; Loc. = LCCOMB_X22_Y32_N4; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { op_sel[3] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.245 ns) 3.064 ns z_out~1 3 COMB LCCOMB_X22_Y32_N26 1 " "Info: 3: + IC(0.265 ns) + CELL(0.245 ns) = 3.064 ns; Loc. = LCCOMB_X22_Y32_N26; Fanout = 1; COMB Node = 'z_out~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { Equal1~0 z_out~1 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 3.459 ns z_out\$latch 4 REG LCCOMB_X22_Y32_N0 1 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 3.459 ns; Loc. = LCCOMB_X22_Y32_N0; Fanout = 1; REG Node = 'z_out\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { z_out~1 z_out$latch } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 47.82 % ) " "Info: Total cell delay = 1.654 ns ( 47.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.805 ns ( 52.18 % ) " "Info: Total interconnect delay = 1.805 ns ( 52.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.459 ns" { op_sel[3] Equal1~0 z_out~1 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.459 ns" { op_sel[3] {} op_sel[3]~combout {} Equal1~0 {} z_out~1 {} z_out$latch {} } { 0.000ns 0.000ns 1.295ns 0.265ns 0.245ns } { 0.000ns 0.840ns 0.419ns 0.245ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.619 ns" { a_in[5] Mux9~0 Mux9~1 z_out~0 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.619 ns" { a_in[5] {} a_in[5]~combout {} Mux9~0 {} Mux9~1 {} z_out~0 {} z_out$latch {} } { 0.000ns 0.000ns 6.091ns 0.943ns 0.248ns 1.236ns } { 0.000ns 0.820ns 0.419ns 0.275ns 0.150ns 0.437ns } "" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.459 ns" { op_sel[3] Equal1~0 z_out~1 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.459 ns" { op_sel[3] {} op_sel[3]~combout {} Equal1~0 {} z_out~1 {} z_out$latch {} } { 0.000ns 0.000ns 1.295ns 0.265ns 0.245ns } { 0.000ns 0.840ns 0.419ns 0.245ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "op_sel\[1\] z_out z_out\$latch 12.833 ns register " "Info: tco from clock \"op_sel\[1\]\" to destination pin \"z_out\" through register \"z_out\$latch\" is 12.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "op_sel\[1\] source 9.162 ns + Longest register " "Info: + Longest clock path from clock \"op_sel\[1\]\" to source register is 9.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns op_sel\[1\] 1 CLK PIN_AD10 31 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD10; Fanout = 31; CLK Node = 'op_sel\[1\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[1] } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.245 ns) 3.426 ns Add0~1 2 COMB LCCOMB_X23_Y32_N0 1 " "Info: 2: + IC(2.341 ns) + CELL(0.245 ns) = 3.426 ns; Loc. = LCCOMB_X23_Y32_N0; Fanout = 1; COMB Node = 'Add0~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { op_sel[1] Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 4.096 ns Add0~2 3 COMB LCCOMB_X23_Y32_N24 2 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 4.096 ns; Loc. = LCCOMB_X23_Y32_N24; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Add0~1 Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.414 ns) 5.197 ns Add0~6 4 COMB LCCOMB_X20_Y32_N2 2 " "Info: 4: + IC(0.687 ns) + CELL(0.414 ns) = 5.197 ns; Loc. = LCCOMB_X20_Y32_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.268 ns Add0~9 5 COMB LCCOMB_X20_Y32_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.268 ns; Loc. = LCCOMB_X20_Y32_N4; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~6 Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.339 ns Add0~12 6 COMB LCCOMB_X20_Y32_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.339 ns; Loc. = LCCOMB_X20_Y32_N6; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.410 ns Add0~15 7 COMB LCCOMB_X20_Y32_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.410 ns; Loc. = LCCOMB_X20_Y32_N8; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~12 Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.481 ns Add0~18 8 COMB LCCOMB_X20_Y32_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.481 ns; Loc. = LCCOMB_X20_Y32_N10; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.552 ns Add0~21 9 COMB LCCOMB_X20_Y32_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.552 ns; Loc. = LCCOMB_X20_Y32_N12; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~18 Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.711 ns Add0~24 10 COMB LCCOMB_X20_Y32_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 5.711 ns; Loc. = LCCOMB_X20_Y32_N14; Fanout = 2; COMB Node = 'Add0~24'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~21 Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.121 ns Add0~26 11 COMB LCCOMB_X20_Y32_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 6.121 ns; Loc. = LCCOMB_X20_Y32_N16; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~24 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.393 ns) 6.964 ns Mux1~2 12 COMB LCCOMB_X21_Y32_N2 1 " "Info: 12: + IC(0.450 ns) + CELL(0.393 ns) = 6.964 ns; Loc. = LCCOMB_X21_Y32_N2; Fanout = 1; COMB Node = 'Mux1~2'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Add0~26 Mux1~2 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 7.632 ns Mux1~6 13 COMB LCCOMB_X21_Y32_N6 2 " "Info: 13: + IC(0.248 ns) + CELL(0.420 ns) = 7.632 ns; Loc. = LCCOMB_X21_Y32_N6; Fanout = 2; COMB Node = 'Mux1~6'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Mux1~2 Mux1~6 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.275 ns) 8.369 ns Equal0~1 14 COMB LCCOMB_X22_Y32_N18 1 " "Info: 14: + IC(0.462 ns) + CELL(0.275 ns) = 8.369 ns; Loc. = LCCOMB_X22_Y32_N18; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Mux1~6 Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.767 ns z_out~1 15 COMB LCCOMB_X22_Y32_N26 1 " "Info: 15: + IC(0.248 ns) + CELL(0.150 ns) = 8.767 ns; Loc. = LCCOMB_X22_Y32_N26; Fanout = 1; COMB Node = 'z_out~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Equal0~1 z_out~1 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 9.162 ns z_out\$latch 16 REG LCCOMB_X22_Y32_N0 1 " "Info: 16: + IC(0.245 ns) + CELL(0.150 ns) = 9.162 ns; Loc. = LCCOMB_X22_Y32_N0; Fanout = 1; REG Node = 'z_out\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { z_out~1 z_out$latch } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.230 ns ( 46.17 % ) " "Info: Total cell delay = 4.230 ns ( 46.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.932 ns ( 53.83 % ) " "Info: Total interconnect delay = 4.932 ns ( 53.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { op_sel[1] Add0~1 Add0~2 Add0~6 Add0~9 Add0~12 Add0~15 Add0~18 Add0~21 Add0~24 Add0~26 Mux1~2 Mux1~6 Equal0~1 z_out~1 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { op_sel[1] {} op_sel[1]~combout {} Add0~1 {} Add0~2 {} Add0~6 {} Add0~9 {} Add0~12 {} Add0~15 {} Add0~18 {} Add0~21 {} Add0~24 {} Add0~26 {} Mux1~2 {} Mux1~6 {} Equal0~1 {} z_out~1 {} z_out$latch {} } { 0.000ns 0.000ns 2.341ns 0.251ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns 0.248ns 0.462ns 0.248ns 0.245ns } { 0.000ns 0.840ns 0.245ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.420ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.671 ns + Longest register pin " "Info: + Longest register to pin delay is 3.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns z_out\$latch 1 REG LCCOMB_X22_Y32_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y32_N0; Fanout = 1; REG Node = 'z_out\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_out$latch } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(2.778 ns) 3.671 ns z_out 2 PIN PIN_H11 0 " "Info: 2: + IC(0.893 ns) + CELL(2.778 ns) = 3.671 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'z_out'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { z_out$latch z_out } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 75.67 % ) " "Info: Total cell delay = 2.778 ns ( 75.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 24.33 % ) " "Info: Total interconnect delay = 0.893 ns ( 24.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { z_out$latch z_out } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.671 ns" { z_out$latch {} z_out {} } { 0.000ns 0.893ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { op_sel[1] Add0~1 Add0~2 Add0~6 Add0~9 Add0~12 Add0~15 Add0~18 Add0~21 Add0~24 Add0~26 Mux1~2 Mux1~6 Equal0~1 z_out~1 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { op_sel[1] {} op_sel[1]~combout {} Add0~1 {} Add0~2 {} Add0~6 {} Add0~9 {} Add0~12 {} Add0~15 {} Add0~18 {} Add0~21 {} Add0~24 {} Add0~26 {} Mux1~2 {} Mux1~6 {} Equal0~1 {} z_out~1 {} z_out$latch {} } { 0.000ns 0.000ns 2.341ns 0.251ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns 0.248ns 0.462ns 0.248ns 0.245ns } { 0.000ns 0.840ns 0.245ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.420ns 0.275ns 0.150ns 0.150ns } "" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.671 ns" { z_out$latch z_out } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.671 ns" { z_out$latch {} z_out {} } { 0.000ns 0.893ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "op_sel\[1\] c_out 15.593 ns Longest " "Info: Longest tpd from source pin \"op_sel\[1\]\" to destination pin \"c_out\" is 15.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns op_sel\[1\] 1 CLK PIN_AD10 31 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD10; Fanout = 31; CLK Node = 'op_sel\[1\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[1] } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.058 ns) + CELL(0.150 ns) 7.048 ns Add0~28 2 COMB LCCOMB_X20_Y33_N10 1 " "Info: 2: + IC(6.058 ns) + CELL(0.150 ns) = 7.048 ns; Loc. = LCCOMB_X20_Y33_N10; Fanout = 1; COMB Node = 'Add0~28'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.208 ns" { op_sel[1] Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.438 ns) 8.206 ns Add0~30 3 COMB LCCOMB_X20_Y32_N18 1 " "Info: 3: + IC(0.720 ns) + CELL(0.438 ns) = 8.206 ns; Loc. = LCCOMB_X20_Y32_N18; Fanout = 1; COMB Node = 'Add0~30'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Add0~28 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.420 ns) 9.538 ns Mux0~0 4 COMB LCCOMB_X23_Y32_N2 1 " "Info: 4: + IC(0.912 ns) + CELL(0.420 ns) = 9.538 ns; Loc. = LCCOMB_X23_Y32_N2; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { Add0~30 Mux0~0 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.149 ns) 9.926 ns Mux0~1 5 COMB LCCOMB_X23_Y32_N4 1 " "Info: 5: + IC(0.239 ns) + CELL(0.149 ns) = 9.926 ns; Loc. = LCCOMB_X23_Y32_N4; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.879 ns) + CELL(2.788 ns) 15.593 ns c_out 6 PIN PIN_AC11 0 " "Info: 6: + IC(2.879 ns) + CELL(2.788 ns) = 15.593 ns; Loc. = PIN_AC11; Fanout = 0; PIN Node = 'c_out'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { Mux0~1 c_out } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.785 ns ( 30.69 % ) " "Info: Total cell delay = 4.785 ns ( 30.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.808 ns ( 69.31 % ) " "Info: Total interconnect delay = 10.808 ns ( 69.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.593 ns" { op_sel[1] Add0~28 Add0~30 Mux0~0 Mux0~1 c_out } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.593 ns" { op_sel[1] {} op_sel[1]~combout {} Add0~28 {} Add0~30 {} Mux0~0 {} Mux0~1 {} c_out {} } { 0.000ns 0.000ns 6.058ns 0.720ns 0.912ns 0.239ns 2.879ns } { 0.000ns 0.840ns 0.150ns 0.438ns 0.420ns 0.149ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "z_out\$latch op_sel\[3\] op_sel\[1\] 4.206 ns register " "Info: th for register \"z_out\$latch\" (data pin = \"op_sel\[3\]\", clock pin = \"op_sel\[1\]\") is 4.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "op_sel\[1\] destination 9.162 ns + Longest register " "Info: + Longest clock path from clock \"op_sel\[1\]\" to destination register is 9.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns op_sel\[1\] 1 CLK PIN_AD10 31 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AD10; Fanout = 31; CLK Node = 'op_sel\[1\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[1] } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.245 ns) 3.426 ns Add0~1 2 COMB LCCOMB_X23_Y32_N0 1 " "Info: 2: + IC(2.341 ns) + CELL(0.245 ns) = 3.426 ns; Loc. = LCCOMB_X23_Y32_N0; Fanout = 1; COMB Node = 'Add0~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { op_sel[1] Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 4.096 ns Add0~2 3 COMB LCCOMB_X23_Y32_N24 2 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 4.096 ns; Loc. = LCCOMB_X23_Y32_N24; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Add0~1 Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.414 ns) 5.197 ns Add0~6 4 COMB LCCOMB_X20_Y32_N2 2 " "Info: 4: + IC(0.687 ns) + CELL(0.414 ns) = 5.197 ns; Loc. = LCCOMB_X20_Y32_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.268 ns Add0~9 5 COMB LCCOMB_X20_Y32_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 5.268 ns; Loc. = LCCOMB_X20_Y32_N4; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~6 Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.339 ns Add0~12 6 COMB LCCOMB_X20_Y32_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.339 ns; Loc. = LCCOMB_X20_Y32_N6; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.410 ns Add0~15 7 COMB LCCOMB_X20_Y32_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.410 ns; Loc. = LCCOMB_X20_Y32_N8; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~12 Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.481 ns Add0~18 8 COMB LCCOMB_X20_Y32_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.481 ns; Loc. = LCCOMB_X20_Y32_N10; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.552 ns Add0~21 9 COMB LCCOMB_X20_Y32_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.552 ns; Loc. = LCCOMB_X20_Y32_N12; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~18 Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.711 ns Add0~24 10 COMB LCCOMB_X20_Y32_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 5.711 ns; Loc. = LCCOMB_X20_Y32_N14; Fanout = 2; COMB Node = 'Add0~24'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~21 Add0~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.121 ns Add0~26 11 COMB LCCOMB_X20_Y32_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 6.121 ns; Loc. = LCCOMB_X20_Y32_N16; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~24 Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.393 ns) 6.964 ns Mux1~2 12 COMB LCCOMB_X21_Y32_N2 1 " "Info: 12: + IC(0.450 ns) + CELL(0.393 ns) = 6.964 ns; Loc. = LCCOMB_X21_Y32_N2; Fanout = 1; COMB Node = 'Mux1~2'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Add0~26 Mux1~2 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 7.632 ns Mux1~6 13 COMB LCCOMB_X21_Y32_N6 2 " "Info: 13: + IC(0.248 ns) + CELL(0.420 ns) = 7.632 ns; Loc. = LCCOMB_X21_Y32_N6; Fanout = 2; COMB Node = 'Mux1~6'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Mux1~2 Mux1~6 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.275 ns) 8.369 ns Equal0~1 14 COMB LCCOMB_X22_Y32_N18 1 " "Info: 14: + IC(0.462 ns) + CELL(0.275 ns) = 8.369 ns; Loc. = LCCOMB_X22_Y32_N18; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Mux1~6 Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.767 ns z_out~1 15 COMB LCCOMB_X22_Y32_N26 1 " "Info: 15: + IC(0.248 ns) + CELL(0.150 ns) = 8.767 ns; Loc. = LCCOMB_X22_Y32_N26; Fanout = 1; COMB Node = 'z_out~1'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Equal0~1 z_out~1 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 9.162 ns z_out\$latch 16 REG LCCOMB_X22_Y32_N0 1 " "Info: 16: + IC(0.245 ns) + CELL(0.150 ns) = 9.162 ns; Loc. = LCCOMB_X22_Y32_N0; Fanout = 1; REG Node = 'z_out\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { z_out~1 z_out$latch } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.230 ns ( 46.17 % ) " "Info: Total cell delay = 4.230 ns ( 46.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.932 ns ( 53.83 % ) " "Info: Total interconnect delay = 4.932 ns ( 53.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { op_sel[1] Add0~1 Add0~2 Add0~6 Add0~9 Add0~12 Add0~15 Add0~18 Add0~21 Add0~24 Add0~26 Mux1~2 Mux1~6 Equal0~1 z_out~1 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { op_sel[1] {} op_sel[1]~combout {} Add0~1 {} Add0~2 {} Add0~6 {} Add0~9 {} Add0~12 {} Add0~15 {} Add0~18 {} Add0~21 {} Add0~24 {} Add0~26 {} Mux1~2 {} Mux1~6 {} Equal0~1 {} z_out~1 {} z_out$latch {} } { 0.000ns 0.000ns 2.341ns 0.251ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns 0.248ns 0.462ns 0.248ns 0.245ns } { 0.000ns 0.840ns 0.245ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.420ns 0.275ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.956 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns op_sel\[3\] 1 CLK PIN_D12 23 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 23; CLK Node = 'op_sel\[3\]'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[3] } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.419 ns) 2.554 ns Equal1~0 2 COMB LCCOMB_X22_Y32_N4 2 " "Info: 2: + IC(1.295 ns) + CELL(0.419 ns) = 2.554 ns; Loc. = LCCOMB_X22_Y32_N4; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { op_sel[3] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.283 ns z_out~0 3 COMB LCCOMB_X22_Y32_N30 1 " "Info: 3: + IC(0.454 ns) + CELL(0.275 ns) = 3.283 ns; Loc. = LCCOMB_X22_Y32_N30; Fanout = 1; COMB Node = 'z_out~0'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { Equal1~0 z_out~0 } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.437 ns) 4.956 ns z_out\$latch 4 REG LCCOMB_X22_Y32_N0 1 " "Info: 4: + IC(1.236 ns) + CELL(0.437 ns) = 4.956 ns; Loc. = LCCOMB_X22_Y32_N0; Fanout = 1; REG Node = 'z_out\$latch'" {  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { z_out~0 z_out$latch } "NODE_NAME" } } { "ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp1/ULA/ULA.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.971 ns ( 39.77 % ) " "Info: Total cell delay = 1.971 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.985 ns ( 60.23 % ) " "Info: Total interconnect delay = 2.985 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.956 ns" { op_sel[3] Equal1~0 z_out~0 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.956 ns" { op_sel[3] {} op_sel[3]~combout {} Equal1~0 {} z_out~0 {} z_out$latch {} } { 0.000ns 0.000ns 1.295ns 0.454ns 1.236ns } { 0.000ns 0.840ns 0.419ns 0.275ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.162 ns" { op_sel[1] Add0~1 Add0~2 Add0~6 Add0~9 Add0~12 Add0~15 Add0~18 Add0~21 Add0~24 Add0~26 Mux1~2 Mux1~6 Equal0~1 z_out~1 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.162 ns" { op_sel[1] {} op_sel[1]~combout {} Add0~1 {} Add0~2 {} Add0~6 {} Add0~9 {} Add0~12 {} Add0~15 {} Add0~18 {} Add0~21 {} Add0~24 {} Add0~26 {} Mux1~2 {} Mux1~6 {} Equal0~1 {} z_out~1 {} z_out$latch {} } { 0.000ns 0.000ns 2.341ns 0.251ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns 0.248ns 0.462ns 0.248ns 0.245ns } { 0.000ns 0.840ns 0.245ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.420ns 0.275ns 0.150ns 0.150ns } "" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.956 ns" { op_sel[3] Equal1~0 z_out~0 z_out$latch } "NODE_NAME" } } { "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.956 ns" { op_sel[3] {} op_sel[3]~combout {} Equal1~0 {} z_out~0 {} z_out$latch {} } { 0.000ns 0.000ns 1.295ns 0.454ns 1.236ns } { 0.000ns 0.840ns 0.419ns 0.275ns 0.437ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "92 " "Info: Peak virtual memory: 92 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 21:34:27 2024 " "Info: Processing ended: Sun Oct 20 21:34:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
