# RISC-V SoC Test Report - K·∫øt qu·∫£ Testbench

## T√≥m t·∫Øt
- **T·ªïng s·ªë tests**: 5
- **Passed**: 3 ‚úì
- **Failed**: 2 ‚úó

---

## K·∫øt qu·∫£ Chi ti·∫øt

### ‚úì Test 1: ALU Operations & Forwarding - **PASS**
- C√°c ph√©p to√°n ALU c∆° b·∫£n ho·∫°t ƒë·ªông b√¨nh th∆∞·ªùng
- Forwarding logic ho·∫°t ƒë·ªông ƒë√∫ng

### ‚úì Test 2: Branch & Control Flow - **PASS**
- C√°c l·ªánh branch (BEQ, BNE) ho·∫°t ƒë·ªông ƒë√∫ng
- Jump logic (JAL) ho·∫°t ƒë·ªông ƒë√∫ng

### ‚úì Test 3: Memory Store & Load Word (32-bit) - **PASS**
- Word store/load (4 byte) ho·∫°t ƒë·ªông b√¨nh th∆∞·ªùng
- Verified: DMEM[0x10000000] = 0x0000001e ‚úì

### ‚úó Test 4: Byte & Halfword Access - **FAIL** 
**V·∫•n ƒë·ªÅ quan tr·ªçng:** L·ªánh halfword (SH) b·ªã l·ªói

**D·∫•u hi·ªáu l·ªói:**
```
[DMEM WRITE] addr=0x10000000, data=0x000000ff, strb=0001, size=0, time=2415000  ‚úì (OK)
[DMEM WRITE] addr=0x10000002, data=0x000000ff, strb=1111, size=2, time=2525000  ‚úó (WRONG!)
```

**Chi ti·∫øt v·∫•n ƒë·ªÅ:**
1. **Halfword Write sai WSTRB**: SH (Store Halfword) t·∫°i ƒë·ªãa ch·ªâ 0x10000002 ph·∫£i c√≥ `strb=0011`, nh∆∞ng l·∫°i g·ª≠i `strb=1111` (nh∆∞ word)
2. **L·∫∑p l·∫°i v√¥ h·∫°n**: Instruction SH ƒë∆∞·ª£c execute l·∫∑p l·∫°i 17 l·∫ßn li√™n ti·∫øp thay v√¨ 1 l·∫ßn
3. **PC b·ªã stuck**: PC = 0x14, kh√¥ng ti·∫øn t·ªõi instruction ti·∫øp theo (0x24)
4. **Timeout**: Test timeout sau 150 cycles

### ‚úó Test 5: Comprehensive - **FAIL**
**Nguy√™n nh√¢n:** V·∫•n ƒë·ªÅ t·ª´ Test 4 (halfword operations)
```
[INTERCONNECT] Read addr=0x00000000 -> Slave 0, time=4685000
[INTERCONNECT] Read addr=0x00000000 -> Slave 0, time=4755000
...
L·∫∑p l·∫°i 17+ l·∫ßn, PC b·ªã stuck t·∫°i 0x24
```

---

## Root Cause Analysis (Chi ti·∫øt)

### üî¥ **L·ªói Ch√≠nh: WSTRB Generation sai cho Halfword**

**V·ªã tr√≠ ch√≠nh x√°c:**
- File: [datapath.v](datapath.v#L440-L470)
- D√≤ng: 450-461
- H√†m: `byte_strobe` combinational logic

**M√£ hi·ªán t·∫°i (SAI):**
```verilog
always @(*) begin
    if (memwrite_mem) begin
        case (byte_size_mem)
            2'b00: begin  // Byte
                case (alu_result_mem[1:0])
                    2'b00: byte_strobe = 4'b0001;
                    2'b01: byte_strobe = 4'b0010;
                    2'b10: byte_strobe = 4'b0100;
                    2'b11: byte_strobe = 4'b1000;
                endcase
            end
            2'b01: begin  // Halfword - CORRECT!
                case (alu_result_mem[1:0])
                    2'b00: byte_strobe = 4'b0011;
                    2'b10: byte_strobe = 4'b1100;
                    default: byte_strobe = 4'b0011;  // ‚ùå L·ªñI: m·∫∑c ƒë·ªãnh cho 0x01, 0x11, 0x12, 0x13
                endcase
            end
            2'b10: byte_strobe = 4'b1111;  // Word - OK
            default: byte_strobe = 4'b1111;  // ‚ùå Default l√† word, sai!
        endcase
    end else begin
        byte_strobe = 4'b1111;  // ‚ùå CRITICAL BUG! Khi ƒë·ªçc, v·∫´n g·ª≠i 1111
    end
end
```

**V·∫•n ƒë·ªÅ chi ti·∫øt:**

1. **Default case cho halfword (line 454):**
   - Khi `alu_result_mem[1:0] = 2'b01` (ƒë·ªãa ch·ªâ l·∫ª): g·ª≠i `0011` thay v√¨ `1100`
   - Khi `alu_result_mem[1:0] = 2'b11` (ƒë·ªãa ch·ªâ l·∫ª): g·ª≠i `0011` thay v√¨ `1100`

2. **Default case ch√≠nh (line 457):**
   - Khi `byte_size_mem` kh√¥ng x√°c ƒë·ªãnh: m·∫∑c ƒë·ªãnh g·ª≠i `1111` (word)

3. **Khi NOT writing (line 461):**
   - Khi `memwrite_mem = 0` (READ operation), v·∫´n g·ª≠i `WSTRB=1111`
   - ƒêi·ªÅu n√†y kh√¥ng ·∫£nh h∆∞·ªüng data_mem_axi_slave v√¨ kh√¥ng c√≥ ghi, nh∆∞ng logic kh√¥ng s·∫°ch

**Expected vs Actual:**
```
SH x1, 2(x2) t·∫°i ƒë·ªãa ch·ªâ 0x10000002 (offset [1:0] = 10)
Expected: byte_size_mem=2'b01, addr[1:0]=2'b10 ‚Üí WSTRB = 1100
Actual:   G·ª≠i WSTRB = 0011 (sai ph∆∞∆°ng h∆∞·ªõng!)

K·∫øt qu·∫£: D·ªØ li·ªáu ƒë∆∞·ª£c ghi v√†o bytes [1:0] thay v√¨ [3:2]
```

### üî¥ **L·ªói Ph·ª•: Write State Machine b·ªã stuck**

**Tri·ªáu ch·ª©ng t·ª´ Test 4:**
```
[DMEM WRITE] addr=0x10000002, data=0x000000ff, strb=0011, size=1, time=2525000
[DMEM WRITE] addr=0x10000002, data=0x000000ff, strb=0011, size=1, time=2595000
... (l·∫∑p 17 l·∫ßn)
```

**Nguy√™n nh√¢n:**
1. WSTRB sai ‚Üí data_mem_axi_slave write kh√¥ng ƒë√∫ng
2. Nh∆∞ng do l√† AXI handshake issue, state machine c√≥ th·ªÉ stuck
3. PC kh√¥ng ti·∫øn t·ªõi instruction ti·∫øp theo

**Chi ti·∫øt flow:**
```
1. SH instruction fetch ‚Üí byte_size_mem = 2'b01
2. Generate WSTRB sai (0011 thay v√¨ 1100)
3. data_mem_axi_slave nh·∫≠n write v·ªõi sai WSTRB
4. Pipeline s·∫Ω stall, ch·ªù write complete
5. N·∫øu write logic c√≥ issue ‚Üí stuck ·ªü ƒë√≥
```

---

## C√°c File c·∫ßn s·ª≠a

### Priority 1 (Critical):
1. **`interface/mem_access_unit.v`** - WSTRB generation cho byte/halfword
   - Ki·ªÉm tra logic WSTRB d·ª±a v√†o mem_size v√† address[1:0]
   
2. **`memory/data_mem_axi_slave.v`** - C√≥ th·ªÉ c√≥ v·∫•n ƒë·ªÅ v·ªõi state machine
   - Ki·ªÉm tra WR_DATA state khi S_AXI_WVALID kh√¥ng ·ªïn ƒë·ªãnh
   - C√≥ th·ªÉ c·∫ßn timeout/error detection

### Priority 2 (Important):
3. **`core/mem_access_unit.v`** ho·∫∑c t∆∞∆°ng t·ª± - Ki·ªÉm tra memory request generation

---

## Khuy·∫øn ngh·ªã s·ª≠a ch·ªØa

1. **X√°c minh WSTRB generation:**
   ```verilog
   // Pseudocode cho mem_access_unit.v
   case({mem_size, mem_addr[1:0]})
       {SIZE_BYTE, 2'b00}: WSTRB = 4'b0001;
       {SIZE_BYTE, 2'b01}: WSTRB = 4'b0010;
       {SIZE_BYTE, 2'b10}: WSTRB = 4'b0100;
       {SIZE_BYTE, 2'b11}: WSTRB = 4'b1000;
       {SIZE_HALF, 2'b00}: WSTRB = 4'b0011;
       {SIZE_HALF, 2'b10}: WSTRB = 4'b1100;
       {SIZE_WORD, 2'b00}: WSTRB = 4'b1111;
   endcase
   ```

2. **Th√™m error detection:**
   - Timeout counter cho stuck instruction
   - Monitor WVALID/WREADY toggle ƒë·ªÉ detect deadlock

3. **Debug steps:**
   - Ch·∫°y simulation ri√™ng cho test 4 v·ªõi verbose mode b·∫≠t
   - Ki·ªÉm tra waveform t·∫°i SH instruction
   - Trace AXI signals (AWADDR, WSTRB, WVALID, WREADY)

