#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu May 08 18:08:29 2014
# Process ID: 3968
# Log file: C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/leon3mp.rdi
# Journal file: C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp' for cell 'XADC_component/XADC_component'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'XADC_component/FIRFilter'
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_2/xadc_wiz_0_early.xdc] for cell 'XADC_component/XADC_component'
Finished Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_2/xadc_wiz_0_early.xdc] for cell 'XADC_component/XADC_component'
Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_3/fir_compiler_0_early.xdc] for cell 'XADC_component/FIRFilter'
Finished Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_3/fir_compiler_0_early.xdc] for cell 'XADC_component/FIRFilter'
Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.srcs/constrs_1/imports/LEON3_softcore/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.srcs/constrs_1/imports/LEON3_softcore/Nexys4_Master.xdc]
Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp/leon3mp.xdc]
Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_2/xadc_wiz_0.xdc] for cell 'XADC_component/XADC_component'
Finished Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_2/xadc_wiz_0.xdc] for cell 'XADC_component/XADC_component'
Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_3/fir_compiler_0.xdc] for cell 'XADC_component/FIRFilter'
Finished Parsing XDC File [C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/.Xil/Vivado-3968-CE-PC59/dcp_3/fir_compiler_0.xdc] for cell 'XADC_component/FIRFilter'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 100 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 924.238 ; gain = 739.477
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 927.801 ; gain = 3.422

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2075ff240

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 968.000 ; gain = 40.199

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 189 cells.
Phase 2 Constant Propagation | Checksum: 1e42b78c0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 968.000 ; gain = 40.199

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1639 unconnected nets.
INFO: [Opt 31-11] Eliminated 359 unconnected cells.
Phase 3 Sweep | Checksum: 1b6ab4290

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 968.000 ; gain = 40.199
Ending Logic Optimization Task | Checksum: 1b6ab4290

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 968.000 ; gain = 40.199
Implement Debug Cores | Checksum: 1fe2737ec
Logic Optimization | Checksum: 1fe2737ec

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1b6ab4290

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 971.348 ; gain = 3.348
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 1f27e44f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1158.348 ; gain = 190.348
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1158.348 ; gain = 234.109
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1158.348 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.348 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: f17bf13e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: f17bf13e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: f17bf13e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 12bf20e90

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'Buffer_apb_map/apb_signals_reg[output_select]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	Buffer_apb_map/apb_signals_reg[output_select] {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_map/apbo_reg[prdata][16]_i_1' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	Buffer_apb_map/apbo_reg[prdata][1] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][16] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][15] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][14] {LDCE}
	Buffer_apb_map/apbo_reg[prdata][13] {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/apb_signals_reg[input_irq]_i_1' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	Buffer_apb_out_map/apb_signals_reg[input_sample][15] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][14] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][13] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][12] {LDCE}
	Buffer_apb_out_map/apb_signals_reg[input_sample][11] {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[8]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[8]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[9]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[9]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[7]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[7]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[6]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[6]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[5]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[5]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[4]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[4]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[3]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[3]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[2]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[2]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[1]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[1]_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'Buffer_apb_out_map/PWM_sample_reg[0]_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	PWM_module/PWM_sample_reg[0]_LDC {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 12bf20e90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 12bf20e90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17ea6eb4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1e226c616

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 21c7eaace

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 21c7eaace

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1b6776347

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1b6776347

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 1b6776347

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b6776347

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 185cd707d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:34 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 185cd707d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:35 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 132c94a72

Time (s): cpu = 00:02:14 ; elapsed = 00:01:44 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 101eaf4be

Time (s): cpu = 00:02:14 ; elapsed = 00:01:44 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: c653f407

Time (s): cpu = 00:02:19 ; elapsed = 00:01:47 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 124f7fd6d

Time (s): cpu = 00:02:34 ; elapsed = 00:02:02 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 124f7fd6d

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 124f7fd6d

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1bbe2bbe9

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1812493d6

Time (s): cpu = 00:02:48 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 1812493d6

Time (s): cpu = 00:02:48 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1812493d6

Time (s): cpu = 00:02:48 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1812493d6

Time (s): cpu = 00:02:49 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 189bdb0f9

Time (s): cpu = 00:02:58 ; elapsed = 00:02:17 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 189bdb0f9

Time (s): cpu = 00:02:58 ; elapsed = 00:02:18 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 189bdb0f9

Time (s): cpu = 00:02:58 ; elapsed = 00:02:18 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.844  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 189bdb0f9

Time (s): cpu = 00:03:15 ; elapsed = 00:02:28 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 189bdb0f9

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.348 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 176a3f303

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.348 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 176a3f303

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.348 ; gain = 0.000
Ending Placer Task | Checksum: fda0d10a

Time (s): cpu = 00:00:00 ; elapsed = 00:02:29 . Memory (MB): peak = 1158.348 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:18 ; elapsed = 00:02:31 . Memory (MB): peak = 1158.348 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1158.348 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1158.348 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.348 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 163a81891

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1251.129 ; gain = 92.781
Phase 1 Build RT Design | Checksum: c912a8b4

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 1251.129 ; gain = 92.781

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c912a8b4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1251.129 ; gain = 92.781

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: c912a8b4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1255.734 ; gain = 97.387

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 95b84ed5

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1271.984 ; gain = 113.637

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 13511375c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1271.984 ; gain = 113.637

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 13511375c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1284.359 ; gain = 126.012
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 13511375c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1284.359 ; gain = 126.012
Phase 2.5 Update Timing | Checksum: 13511375c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1284.359 ; gain = 126.012
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.43  | TNS=-58    | WHS=-0.158 | THS=-125   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 13511375c

Time (s): cpu = 00:01:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1286.996 ; gain = 128.648
Phase 2 Router Initialization | Checksum: 13511375c

Time (s): cpu = 00:01:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1286.996 ; gain = 128.648

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2162f79b

Time (s): cpu = 00:02:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1292.449 ; gain = 134.102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 3590
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 15fc19df7

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1292.449 ; gain = 134.102

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 15fc19df7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:27 . Memory (MB): peak = 1292.449 ; gain = 134.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.65  | TNS=-56.9  | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 135de7808

Time (s): cpu = 00:02:30 ; elapsed = 00:01:27 . Memory (MB): peak = 1292.449 ; gain = 134.102

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 876d8c70

Time (s): cpu = 00:02:31 ; elapsed = 00:01:28 . Memory (MB): peak = 1292.449 ; gain = 134.102

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 876d8c70

Time (s): cpu = 00:02:33 ; elapsed = 00:01:29 . Memory (MB): peak = 1298.738 ; gain = 140.391
Phase 4.1.4 GlobIterForTiming | Checksum: 119a5095a

Time (s): cpu = 00:02:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1298.738 ; gain = 140.391
Phase 4.1 Global Iteration 0 | Checksum: 119a5095a

Time (s): cpu = 00:02:33 ; elapsed = 00:01:30 . Memory (MB): peak = 1298.738 ; gain = 140.391

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 17ca14f08

Time (s): cpu = 00:02:35 ; elapsed = 00:01:32 . Memory (MB): peak = 1298.738 ; gain = 140.391

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 17ca14f08

Time (s): cpu = 00:02:36 ; elapsed = 00:01:32 . Memory (MB): peak = 1298.738 ; gain = 140.391
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.81  | TNS=-63.3  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15fc19df7

Time (s): cpu = 00:02:36 ; elapsed = 00:01:32 . Memory (MB): peak = 1298.738 ; gain = 140.391
Phase 4 Rip-up And Reroute | Checksum: 15fc19df7

Time (s): cpu = 00:02:36 ; elapsed = 00:01:32 . Memory (MB): peak = 1298.738 ; gain = 140.391

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 15fc19df7

Time (s): cpu = 00:02:39 ; elapsed = 00:01:34 . Memory (MB): peak = 1298.738 ; gain = 140.391
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.65  | TNS=-56.9  | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 64bbd404

Time (s): cpu = 00:02:40 ; elapsed = 00:01:35 . Memory (MB): peak = 1298.738 ; gain = 140.391

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 64bbd404

Time (s): cpu = 00:02:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1298.738 ; gain = 140.391
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.65  | TNS=-56.7  | WHS=-0.005 | THS=-0.005 |

Phase 6.1 Full Hold Analysis | Checksum: 64bbd404

Time (s): cpu = 00:02:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1298.738 ; gain = 140.391
Phase 6 Post Hold Fix | Checksum: 11113bb16

Time (s): cpu = 00:02:45 ; elapsed = 00:01:38 . Memory (MB): peak = 1298.738 ; gain = 140.391

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.02298 %
  Global Horizontal Routing Utilization  = 7.73949 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y70 -> INT_R_X27Y70

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 11113bb16

Time (s): cpu = 00:02:46 ; elapsed = 00:01:39 . Memory (MB): peak = 1298.738 ; gain = 140.391

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: f29aa097

Time (s): cpu = 00:02:50 ; elapsed = 00:01:43 . Memory (MB): peak = 1298.738 ; gain = 140.391

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.642 | TNS=-55.854| WHS=0.064  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: f29aa097

Time (s): cpu = 00:03:10 ; elapsed = 00:01:55 . Memory (MB): peak = 1298.738 ; gain = 140.391
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: f29aa097

Time (s): cpu = 00:00:00 ; elapsed = 00:01:55 . Memory (MB): peak = 1298.738 ; gain = 140.391

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:55 . Memory (MB): peak = 1298.738 ; gain = 140.391
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:16 ; elapsed = 00:02:00 . Memory (MB): peak = 1298.738 ; gain = 140.391
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/halljo/Desktop/HandyEQ-HW-develop-8th-May/HandyEQ-HW-develop/HandyEQ-HW.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.738 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1298.738 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.738 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1298.738 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 08 18:15:42 2014...
