{"vcs1":{"timestamp_begin":1682291753.160970484, "rt":0.97, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682291754.169323018, "rt":1.53, "ut":0.23, "st":0.23}}
{"link":{"timestamp_begin":1682291755.729398714, "rt":1.79, "ut":0.06, "st":1.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291752.857828292}
{"VCS_COMP_START_TIME": 1682291752.857828292}
{"VCS_COMP_END_TIME": 1682291758.172573842}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340720}}
{"stitch_vcselab": {"peak_mem": 238988}}
