0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sim_1/new/UART_Tb.vhd,1651134411,vhdl,,,,uart_tb,,,,,,,,
C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sources_1/new/UART_Rx.vhd,1651137141,vhdl,C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sim_1/new/UART_Tb.vhd,,,uart_rx,,,,,,,,
C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sources_1/new/UART_Tx.vhd,1651135126,vhdl,C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sim_1/new/UART_Tb.vhd,,,uart_tx,,,,,,,,
C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sources_1/new/clock_enable.vhd,1650978677,vhdl,C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sources_1/new/UART_Rx.vhd;C:/Users/tomas/Documents/GitHub/Digital-Electronics-1/Labs/Project/UART_2020.1/UART_2020.1.srcs/sources_1/new/UART_Tx.vhd,,,clock_enable,,,,,,,,
