-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/12/2019 06:59:08"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TOP IS
    PORT (
	CLK : IN std_logic;
	ASYNC_RST : IN std_logic;
	PS2_CLK : IN std_logic;
	PS2_DATA : IN std_logic;
	VGA_RED : BUFFER std_logic_vector(4 DOWNTO 0);
	VGA_GREEN : BUFFER std_logic_vector(5 DOWNTO 0);
	VGA_BLUE : BUFFER std_logic_vector(4 DOWNTO 0);
	VGA_H_SYNC : BUFFER std_logic;
	VGA_V_SYNC : BUFFER std_logic;
	SOUND : BUFFER std_logic;
	LED_GWIN : BUFFER std_logic;
	LED_GOVER : BUFFER std_logic
	);
END TOP;

-- Design Ports Information
-- VGA_RED[0]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_RED[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_RED[2]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_RED[3]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_RED[4]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_GREEN[0]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_GREEN[1]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_GREEN[2]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_GREEN[3]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_GREEN[4]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_GREEN[5]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLUE[0]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLUE[1]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLUE[2]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLUE[3]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLUE[4]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_H_SYNC	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_V_SYNC	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SOUND	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_GWIN	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_GOVER	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ASYNC_RST	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_DATA	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TOP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_ASYNC_RST : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_PS2_DATA : std_logic;
SIGNAL ww_VGA_RED : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VGA_GREEN : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_VGA_BLUE : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VGA_H_SYNC : std_logic;
SIGNAL ww_VGA_V_SYNC : std_logic;
SIGNAL ww_SOUND : std_logic;
SIGNAL ww_LED_GWIN : std_logic;
SIGNAL ww_LED_GOVER : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \reset_sync_i|reset_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA_RED[0]~output_o\ : std_logic;
SIGNAL \VGA_RED[1]~output_o\ : std_logic;
SIGNAL \VGA_RED[2]~output_o\ : std_logic;
SIGNAL \VGA_RED[3]~output_o\ : std_logic;
SIGNAL \VGA_RED[4]~output_o\ : std_logic;
SIGNAL \VGA_GREEN[0]~output_o\ : std_logic;
SIGNAL \VGA_GREEN[1]~output_o\ : std_logic;
SIGNAL \VGA_GREEN[2]~output_o\ : std_logic;
SIGNAL \VGA_GREEN[3]~output_o\ : std_logic;
SIGNAL \VGA_GREEN[4]~output_o\ : std_logic;
SIGNAL \VGA_GREEN[5]~output_o\ : std_logic;
SIGNAL \VGA_BLUE[0]~output_o\ : std_logic;
SIGNAL \VGA_BLUE[1]~output_o\ : std_logic;
SIGNAL \VGA_BLUE[2]~output_o\ : std_logic;
SIGNAL \VGA_BLUE[3]~output_o\ : std_logic;
SIGNAL \VGA_BLUE[4]~output_o\ : std_logic;
SIGNAL \VGA_H_SYNC~output_o\ : std_logic;
SIGNAL \VGA_V_SYNC~output_o\ : std_logic;
SIGNAL \SOUND~output_o\ : std_logic;
SIGNAL \LED_GWIN~output_o\ : std_logic;
SIGNAL \LED_GOVER~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \vga_sync_i|Add0~0_combout\ : std_logic;
SIGNAL \reset_sync_i|meta_reg~feeder_combout\ : std_logic;
SIGNAL \ASYNC_RST~input_o\ : std_logic;
SIGNAL \ASYNC_RST_debouncer_i|data_shreg[0]~0_combout\ : std_logic;
SIGNAL \ASYNC_RST_debouncer_i|data_shreg[1]~feeder_combout\ : std_logic;
SIGNAL \ASYNC_RST_debouncer_i|data_shreg[2]~feeder_combout\ : std_logic;
SIGNAL \ASYNC_RST_debouncer_i|data_shreg[3]~feeder_combout\ : std_logic;
SIGNAL \ASYNC_RST_debouncer_i|data_deb_reg~0_combout\ : std_logic;
SIGNAL \ASYNC_RST_debouncer_i|data_deb_reg~q\ : std_logic;
SIGNAL \reset_sync_i|meta_reg~q\ : std_logic;
SIGNAL \reset_sync_i|reset_reg~feeder_combout\ : std_logic;
SIGNAL \reset_sync_i|reset_reg~q\ : std_logic;
SIGNAL \reset_sync_i|reset_reg~clkctrl_outclk\ : std_logic;
SIGNAL \vga_sync_i|pixel_tick~0_combout\ : std_logic;
SIGNAL \vga_sync_i|pixel_tick~q\ : std_logic;
SIGNAL \vga_sync_i|Add0~1\ : std_logic;
SIGNAL \vga_sync_i|Add0~2_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~3\ : std_logic;
SIGNAL \vga_sync_i|Add0~4_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~5\ : std_logic;
SIGNAL \vga_sync_i|Add0~6_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~7\ : std_logic;
SIGNAL \vga_sync_i|Add0~8_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~9\ : std_logic;
SIGNAL \vga_sync_i|Add0~10_combout\ : std_logic;
SIGNAL \vga_sync_i|position_x~1_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~11\ : std_logic;
SIGNAL \vga_sync_i|Add0~12_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~13\ : std_logic;
SIGNAL \vga_sync_i|Add0~14_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal8~0_combout\ : std_logic;
SIGNAL \vga_sync_i|Equal0~0_combout\ : std_logic;
SIGNAL \vga_sync_i|Equal0~1_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~15\ : std_logic;
SIGNAL \vga_sync_i|Add0~16_combout\ : std_logic;
SIGNAL \vga_sync_i|position_x~0_combout\ : std_logic;
SIGNAL \vga_sync_i|Add0~17\ : std_logic;
SIGNAL \vga_sync_i|Add0~18_combout\ : std_logic;
SIGNAL \vga_sync_i|position_x~2_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~0_combout\ : std_logic;
SIGNAL \vga_sync_i|position_y~1_combout\ : std_logic;
SIGNAL \vga_sync_i|position_y_p~0_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~1\ : std_logic;
SIGNAL \vga_sync_i|Add1~2_combout\ : std_logic;
SIGNAL \vga_sync_i|Equal1~1_combout\ : std_logic;
SIGNAL \vga_sync_i|Equal1~0_combout\ : std_logic;
SIGNAL \vga_sync_i|Equal1~2_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~3\ : std_logic;
SIGNAL \vga_sync_i|Add1~4_combout\ : std_logic;
SIGNAL \vga_sync_i|position_y~3_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~5\ : std_logic;
SIGNAL \vga_sync_i|Add1~6_combout\ : std_logic;
SIGNAL \vga_sync_i|position_y~2_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~7\ : std_logic;
SIGNAL \vga_sync_i|Add1~8_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~9\ : std_logic;
SIGNAL \vga_sync_i|Add1~10_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~11\ : std_logic;
SIGNAL \vga_sync_i|Add1~12_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~13\ : std_logic;
SIGNAL \vga_sync_i|Add1~14_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~15\ : std_logic;
SIGNAL \vga_sync_i|Add1~16_combout\ : std_logic;
SIGNAL \vga_sync_i|Add1~17\ : std_logic;
SIGNAL \vga_sync_i|Add1~18_combout\ : std_logic;
SIGNAL \vga_sync_i|position_y~0_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal0~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal0~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideNor0~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|k_set_x~q\ : std_logic;
SIGNAL \cell_ctrl_i|sig_kset_x~q\ : std_logic;
SIGNAL \cell_ctrl_i|KOMP_SET_X~q\ : std_logic;
SIGNAL \PS2_DATA~input_o\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[7]~feeder_combout\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \ps2_i|ps2_debouncer_i|data_shreg[1]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_debouncer_i|data_shreg[2]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_debouncer_i|data_shreg[3]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_debouncer_i|data_deb_reg~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_debouncer_i|data_deb_reg~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|falling_edge_detector_i|sig_vystup~combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count[0]~4_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count[1]~7\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count[2]~8_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count[2]~9\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count[3]~10_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|Equal0~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count[0]~5\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count[1]~6_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|process_4~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[6]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[5]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[4]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[3]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[2]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data2[1]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|Equal2~0_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~6_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|parity_ps2~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|parity_ps2~1_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|parity_ps2~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data2[0]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data2[6]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|process_7~1_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data2[3]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data2[4]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|process_7~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data2[7]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|process_7~2_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|parity_valid~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|Selector0~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|present_st.idle~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|Selector1~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|Selector1~1_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|present_st.dps~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|next_st.load~0_combout\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|present_st.load~q\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code[7]~1_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~8_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE[1]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~8_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~10_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~7_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~9_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE[1]~1_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~4_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~6_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~2_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~4_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~3_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~5_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~0_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~0_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|ps2_code~5_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE~7_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE[1]~2_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE[2]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE[7]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|kb_code_1|KEY_CODE[0]~feeder_combout\ : std_logic;
SIGNAL \ps2_i|Equal3~0_combout\ : std_logic;
SIGNAL \ps2_i|Equal3~1_combout\ : std_logic;
SIGNAL \ps2_i|Equal4~0_combout\ : std_logic;
SIGNAL \ps2_i|sig_key_space~q\ : std_logic;
SIGNAL \ps2_i|rised5|a~feeder_combout\ : std_logic;
SIGNAL \ps2_i|rised5|a~q\ : std_logic;
SIGNAL \ps2_i|rised5|b~combout\ : std_logic;
SIGNAL \ps2_i|rised5|VYSTUP~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[0]~8_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[0]~9\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[1]~10_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[1]~11\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[2]~12_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[2]~13\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[3]~14_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[3]~15\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[4]~16_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[4]~17\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[5]~18_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[5]~19\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[6]~20_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[6]~21\ : std_logic;
SIGNAL \kurzor_ctrl_i|gen_addr[7]~22_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Equal5~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~20_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Equal5~1_combout\ : std_logic;
SIGNAL \ps2_i|Equal0~0_combout\ : std_logic;
SIGNAL \ps2_i|Equal0~1_combout\ : std_logic;
SIGNAL \ps2_i|Equal1~0_combout\ : std_logic;
SIGNAL \ps2_i|sig_key_s~q\ : std_logic;
SIGNAL \ps2_i|rised2|a~feeder_combout\ : std_logic;
SIGNAL \ps2_i|rised2|a~q\ : std_logic;
SIGNAL \ps2_i|rised2|b~combout\ : std_logic;
SIGNAL \ps2_i|rised2|VYSTUP~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector4~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level3_sc~q\ : std_logic;
SIGNAL \mem_hub_i|WE~0_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|counter[0]~3_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|divider2~0_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|divider2~q\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[0]~feeder_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|knlg~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|knlg~q\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[0]~8_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[6]~22_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[0]~25_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[15]~57_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[0]~26\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[1]~27_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[1]~28\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[2]~29_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[2]~30\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[3]~31_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[3]~32\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[4]~33_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[4]~34\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[5]~35_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[5]~36\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[6]~37_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[6]~38\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[7]~39_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[7]~40\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[8]~41_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[8]~42\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[9]~43_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[9]~44\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[10]~45_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[10]~46\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[11]~47_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[11]~48\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[12]~49_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[12]~50\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[13]~51_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[13]~52\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[14]~53_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[14]~54\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[15]~55_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[15]~56\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[16]~58_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[16]~59\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[17]~60_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[17]~61\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[18]~62_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[18]~63\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[19]~64_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[19]~65\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[20]~66_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[20]~67\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[21]~68_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[21]~69\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[22]~70_combout\ : std_logic;
SIGNAL \game_ctrl_i|LessThan0~5_combout\ : std_logic;
SIGNAL \game_ctrl_i|LessThan0~1_combout\ : std_logic;
SIGNAL \game_ctrl_i|LessThan0~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|LessThan0~2_combout\ : std_logic;
SIGNAL \game_ctrl_i|LessThan0~3_combout\ : std_logic;
SIGNAL \game_ctrl_i|LessThan0~4_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[22]~71\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[23]~72_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[23]~73\ : std_logic;
SIGNAL \game_ctrl_i|water_speed_counter[24]~74_combout\ : std_logic;
SIGNAL \game_ctrl_i|LessThan0~6_combout\ : std_logic;
SIGNAL \game_ctrl_i|next_part_of_water~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|next_part_of_water~q\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[6]~23_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[0]~9\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[1]~10_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[1]~11\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[2]~12_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[2]~13\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[3]~14_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[3]~15\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[4]~16_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[4]~17\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[5]~18_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[5]~19\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[6]~20_combout\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[6]~21\ : std_logic;
SIGNAL \game_ctrl_i|water_in_progress[7]~24_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \rst_wtr_ctrl~combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~34_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m0~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector17~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in[15]~1_combout\ : std_logic;
SIGNAL \ps2_i|Equal2~0_combout\ : std_logic;
SIGNAL \ps2_i|sig_key_a~q\ : std_logic;
SIGNAL \ps2_i|rised3|a~feeder_combout\ : std_logic;
SIGNAL \ps2_i|rised3|a~q\ : std_logic;
SIGNAL \ps2_i|rised3|b~combout\ : std_logic;
SIGNAL \ps2_i|rised3|VYSTUP~q\ : std_logic;
SIGNAL \ps2_i|Equal3~2_combout\ : std_logic;
SIGNAL \ps2_i|sig_key_d~q\ : std_logic;
SIGNAL \ps2_i|rised4|a~feeder_combout\ : std_logic;
SIGNAL \ps2_i|rised4|a~q\ : std_logic;
SIGNAL \ps2_i|rised4|b~combout\ : std_logic;
SIGNAL \ps2_i|rised4|VYSTUP~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x[2]~13\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x[3]~14_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x[3]~11_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x~4_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[0]~3_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[1]~5_cout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[1]~6_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[1]~8_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[1]~7\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[2]~9_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[2]~10\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_y[3]~11_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|process_0~0_combout\ : std_logic;
SIGNAL \ps2_i|Equal0~2_combout\ : std_logic;
SIGNAL \ps2_i|sig_key_w~q\ : std_logic;
SIGNAL \ps2_i|rised1|a~feeder_combout\ : std_logic;
SIGNAL \ps2_i|rised1|a~q\ : std_logic;
SIGNAL \ps2_i|rised1|b~combout\ : std_logic;
SIGNAL \ps2_i|rised1|VYSTUP~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|process_0~1_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x~3_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x~5_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x~6_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x[1]~8_cout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x[1]~10\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x[2]~12_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|process_0~2_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|process_0~3_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|kurzor_x[1]~9_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|WideOr7~combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[1]~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~43_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~33_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m17~q\ : std_logic;
SIGNAL \mem_hub_i|DIN[4]~6_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|counter~0_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|counter[2]~1_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|counter~2_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|Mux1~0_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\ : std_logic;
SIGNAL \random_decoder_fifo_i|komp1_sig[4]~feeder_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[0]~47_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[4]~7_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_1~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[2]~9\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[3]~10_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[2]~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[2]~12_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_1~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_1~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan1~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan1~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_1~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~15_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_1~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector8~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_y[1]~4_cout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_y[1]~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_y[1]~11_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_y[1]~6\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_y[2]~7_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_1~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_1~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_1~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan3~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan3~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan3~2_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[3]~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector13~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[3]~7_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[4]~8_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector12~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[4]~9_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[5]~10_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector11~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[5]~11_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[6]~12_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector10~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[6]~13_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[7]~14_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector9~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[7]~15_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr4~9_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr4~5_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr4~18_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal16~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr0~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal0~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal0~3_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr0~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr0~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|pix_set_x~q\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr3~11_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr3~7_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr3~combout\ : std_logic;
SIGNAL \cell_ctrl_i|addr_x2[1]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr2~16_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr2~17_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr2~3_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr2~15_combout\ : std_logic;
SIGNAL \cell_ctrl_i|addr_x2[2]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal4~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr1~4_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal1~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr1~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr1~3_combout\ : std_logic;
SIGNAL \vga_sync_i|vsync_reg_p~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal20~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal20~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr14~combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal34~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal20~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr10~combout\ : std_logic;
SIGNAL \cell_ctrl_i|pix_set_y~q\ : std_logic;
SIGNAL \cell_ctrl_i|PIXEL_SET_Y~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal25~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr13~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr13~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr13~combout\ : std_logic;
SIGNAL \cell_ctrl_i|addr_y2[1]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr12~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal32~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr12~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal28~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr12~combout\ : std_logic;
SIGNAL \cell_ctrl_i|addr_y2[2]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr11~6_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr11~3_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr11~19_combout\ : std_logic;
SIGNAL \cell_ctrl_i|addr_y2[3]~feeder_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~44_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[1]~27_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|Mux4~0_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[1]~28_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux4~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux19~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux22~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~1_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~4_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux24~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~3_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux27~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~2_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux33~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux33~1_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~13_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~14_combout\ : std_logic;
SIGNAL \game_ctrl_i|Selector7~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level4~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector8~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.win_sc~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector9~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.lose_sc~q\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level1_sc~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level1_sc~q\ : std_logic;
SIGNAL \game_ctrl_i|WideOr13~combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~22_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~23_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.lvl3_gen~q\ : std_logic;
SIGNAL \game_ctrl_i|WideOr12~combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~20_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~21_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.lvl4_gen~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~9_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~8_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~10_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~11_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~12_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux37~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~13_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~14_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~15_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux48~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~5_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~6_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~7_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux48~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[3]~32_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~46_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[3]~31_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux13~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~16_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux8~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~17_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~18_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux18~19_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~24_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~25_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.lvl2_gen~q\ : std_logic;
SIGNAL \random_decoder_fifo_i|Mux3~0_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[3]~33_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[3]~34_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|Mux0~0_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|komp1_sig[5]~feeder_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux3~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux2~0_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[6]~38_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux1~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~51_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[9]~44_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Mux0~0_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[9]~45_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[9]~46_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~42_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[5]~4_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[5]~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector46~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~67_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~1\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~3\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~12_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~5\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~11_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~52_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~59_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~64_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~7\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~8_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~10_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~57_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan1~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal0~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal0~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal0~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector49~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~37_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m8~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector52~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector51~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Mux0~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Mux0~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~36_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m16~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector18~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m2~q\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~31_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~35_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m4~q\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~30_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m6~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector49~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector21~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector49~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector49~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector49~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~56_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~60_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~61_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector48~8_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector48~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector48~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~11_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector48~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector48~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector48~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector48~7_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~58_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~17_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector27~0_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[29]~48_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~21_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~62_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector28~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector28~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[28]~17_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~20_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector29~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector29~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[27]~16_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~19_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector30~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~7_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan0~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector50~8_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector30~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[26]~15_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~13_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~54_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector31~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector31~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[25]~10_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~14_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~55_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector32~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector32~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[24]~11_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~15_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector33~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector33~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[23]~12_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~16_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector34~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector34~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[22]~13_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~22_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~63_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector35~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector35~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[21]~18_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~23_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector36~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector36~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[20]~19_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~25_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~66_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector37~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector37~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[19]~21_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~18_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector40~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector40~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[16]~14_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~11_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector41~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector41~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[15]~8_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~24_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~65_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector42~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector42~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[14]~20_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~26_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector43~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector43~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[13]~22_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~12_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~53_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector46~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[10]~9_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~9_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector47~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~12_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~13_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector47~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector47~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|process_1~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~69_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~68_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~27_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector38~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector38~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[18]~23_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~29_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~70_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector39~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector39~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[17]~25_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~28_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector44~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector44~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[12]~24_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~30_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~71_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector45~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector45~1_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[11]~26_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~49_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[8]~40_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[8]~41_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~48_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[7]~37_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[7]~39_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~7_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~50_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[6]~42_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[6]~43_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~47_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[2]~35_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[2]~36_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~32_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m5~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector23~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector23~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m12~q\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_y[2]~8\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_y[3]~9_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan2~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan2~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan2~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector23~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector24~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector24~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m13~q\ : std_logic;
SIGNAL \wtr_ctrl_i|WideOr10~combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_2[2]~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan0~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan0~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector22~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector22~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector22~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector22~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m11~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector4~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[1]~5_cout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[1]~7\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[2]~8_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector14~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[2]~4_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[2]~5_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~10_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector21~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector21~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector21~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector21~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m10~q\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_x[1]~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector15~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[1]~3_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal4~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_2~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_2~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_2~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan4~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan4~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_xn_2~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|LessThan4~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_2~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_2~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_2~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|next_state~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|adr_yn_2~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|next_state~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|next_state~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal7~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|next_state~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|next_state~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal5~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|next_state~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|next_state~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal8~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|process_1~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector17~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector17~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m1~q\ : std_logic;
SIGNAL \mem_hub_i|ACK_B~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[0]~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector16~0_combout\ : std_logic;
SIGNAL \mem_hub_i|ADDR[0]~1_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Equal4~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~19_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.pipe_insert~q\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_2~q\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[0]~12_combout\ : std_logic;
SIGNAL \game_ctrl_i|WideOr10~combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[5]~23\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[6]~25_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[6]~26\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[7]~27_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|Equal0~0_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[7]~28\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[8]~29_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[8]~30\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[9]~31_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[9]~32\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[10]~33_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[10]~34\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[11]~35_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~8_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~9_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|Equal0~1_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[11]~24_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[0]~13\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[1]~14_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[1]~15\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[2]~16_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[2]~17\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[3]~18_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[3]~19\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[4]~20_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[4]~21\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_five[5]~22_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~10_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~6_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~5_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~7_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~4_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~11_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~2_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~0_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~1_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~3_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~12_combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random_1~q\ : std_logic;
SIGNAL \random_decoder_fifo_i|generate_random~combout\ : std_logic;
SIGNAL \random_decoder_fifo_i|Mux5~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_out~45_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[0]~29_combout\ : std_logic;
SIGNAL \mem_hub_i|DIN[0]~30_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \wtr_ctrl_i|s_cell_in~8_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Mux2~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~7_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~8_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~9_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~10_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector19~14_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m3~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector1~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|Selector5~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level3~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector6~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level4_sc~q\ : std_logic;
SIGNAL \game_ctrl_i|WideOr11~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|Equal0~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~26_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.reset_memory~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|WideOr0~0_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~16_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~15_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~17_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.wait_on_key~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~18_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.read_cell_data~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st~12_combout\ : std_logic;
SIGNAL \kurzor_ctrl_i|present_st.data_check~q\ : std_logic;
SIGNAL \kurzor_ctrl_i|EN~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector26~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m19~q\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~26_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~27\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~28_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~29\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~30_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~31\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~32_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~33\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~34_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~35\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~36_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~37\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~38_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~39\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~40_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~41\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~42_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~43\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~44_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~45\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~46_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~47\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~48_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~49\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~50_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~51\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~52_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~53\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~54_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~55\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~56_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~57\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~58_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~59\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~60_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~61\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~62_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~63\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~64_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~5_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~65\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~66_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~67\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~68_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~69\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~70_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~71\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~72_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~73\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~74_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~75\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p[25]~76_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~6_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~7_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~3_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|Equal0~4_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~feeder_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector25~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector25~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m18~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~13_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Equal1~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector26~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Add4~14_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~28_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state~29_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m7~q\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector17~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector20~0_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector20~1_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|Selector20~2_combout\ : std_logic;
SIGNAL \wtr_ctrl_i|present_state.m9~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector1~1_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level1~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector2~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level2_sc~q\ : std_logic;
SIGNAL \game_ctrl_i|Selector3~0_combout\ : std_logic;
SIGNAL \game_ctrl_i|present_st.level2~q\ : std_logic;
SIGNAL \game_ctrl_i|WideOr14~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|PIXEL_SET_X~q\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr9~6_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr9~3_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr9~19_combout\ : std_logic;
SIGNAL \cell_ctrl_i|obj_addr_x2[0]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr8~6_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr8~3_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr8~19_combout\ : std_logic;
SIGNAL \cell_ctrl_i|obj_addr_x2[1]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|obj_addr_x2[2]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr6~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|obj_addr_x2[3]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr18~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|obj_addr_y2[0]~feeder_combout\ : std_logic;
SIGNAL \vga_sync_i|vsync_reg_p~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideNor1~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|k_set_y~q\ : std_logic;
SIGNAL \cell_ctrl_i|process_5~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr17~combout\ : std_logic;
SIGNAL \cell_ctrl_i|obj_addr_y2[1]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr16~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr16~combout\ : std_logic;
SIGNAL \cell_ctrl_i|WideOr15~combout\ : std_logic;
SIGNAL \cell_ctrl_i|obj_addr_y2[3]~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \cell_ctrl_i|Mux6~0_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_l~0_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ : std_logic;
SIGNAL \cell_generator_i|cell_x_l[1]~feeder_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ : std_logic;
SIGNAL \cell_generator_i|cell_x_l[0]~feeder_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan0~18_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[0]~11\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[1]~13\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[2]~15\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[3]~17\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[4]~19\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[5]~21\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[6]~23\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[7]~25\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[8]~27\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[9]~28_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[8]~26_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[7]~24_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[6]~22_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[5]~20_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[4]~18_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[3]~16_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[2]~14_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[1]~12_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_x_r[0]~10_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan1~18_combout\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ : std_logic;
SIGNAL \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[0]~11\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[1]~13\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[2]~15\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[3]~17\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[4]~19\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[5]~21\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[6]~23\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[7]~25\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[8]~27\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[9]~28_combout\ : std_logic;
SIGNAL \cell_ctrl_i|PIXEL_SET_Y~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|PIXEL_SET_Y~q\ : std_logic;
SIGNAL \cell_ctrl_i|sig_kset_y~feeder_combout\ : std_logic;
SIGNAL \cell_ctrl_i|sig_kset_y~q\ : std_logic;
SIGNAL \cell_ctrl_i|KOMP_SET_Y~q\ : std_logic;
SIGNAL \cell_generator_i|cell_y_t~0_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[8]~26_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[7]~24_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[6]~22_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[5]~20_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[4]~18_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[3]~16_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[2]~14_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[1]~12_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_b[0]~10_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan3~18_combout\ : std_logic;
SIGNAL \cell_generator_i|cell_y_t[0]~feeder_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan2~18_combout\ : std_logic;
SIGNAL \cell_generator_i|sq_cell_on~0_combout\ : std_logic;
SIGNAL \cell_generator_i|sq_cell_on_reg~q\ : std_logic;
SIGNAL \cell_generator_i|water_is~6_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~7_combout\ : std_logic;
SIGNAL \cell_generator_i|Add8~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Add8~1_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan6~16_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~0_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~1_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~2_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~3_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~4_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~5_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~1_cout\ : std_logic;
SIGNAL \cell_generator_i|Add13~3\ : std_logic;
SIGNAL \cell_generator_i|Add13~5\ : std_logic;
SIGNAL \cell_generator_i|Add13~7\ : std_logic;
SIGNAL \cell_generator_i|Add13~9\ : std_logic;
SIGNAL \cell_generator_i|Add13~11\ : std_logic;
SIGNAL \cell_generator_i|Add13~13\ : std_logic;
SIGNAL \cell_generator_i|Add13~15\ : std_logic;
SIGNAL \cell_generator_i|Add13~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add13~2_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan12~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~1\ : std_logic;
SIGNAL \cell_generator_i|Add14~3\ : std_logic;
SIGNAL \cell_generator_i|Add14~5\ : std_logic;
SIGNAL \cell_generator_i|Add14~7\ : std_logic;
SIGNAL \cell_generator_i|Add14~9\ : std_logic;
SIGNAL \cell_generator_i|Add14~11\ : std_logic;
SIGNAL \cell_generator_i|Add14~13\ : std_logic;
SIGNAL \cell_generator_i|Add14~15\ : std_logic;
SIGNAL \cell_generator_i|Add14~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add14~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan13~18_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~8_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[6]~0_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[6]~7_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[6]~1_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[6]~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[6]~8_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[6]~9_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[6]~10_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Mux3~0_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[8]~11_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[8]~13_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[8]~12_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_ctrl_i|Mux3~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Mux3~2_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[7]~14_combout\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \cell_generator_i|sig_typ_roury2[2]~feeder_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[8]~15_combout\ : std_logic;
SIGNAL \cell_generator_i|sig_typ_roury2[3]~feeder_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~0_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[5]~4_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[5]~5_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[5]~6_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_addr[5]~3_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|process_5~1_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|process_5~4_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~7_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~3_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_h~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Equal7~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Equal7~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Equal7~3_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~2_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~8_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~9_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_h~3_combout\ : std_logic;
SIGNAL \cell_generator_i|Equal7~4_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[4]~17_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_h_offset[4]~3_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_h_offset[4]~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add9~1\ : std_logic;
SIGNAL \cell_generator_i|Add9~3\ : std_logic;
SIGNAL \cell_generator_i|Add9~5\ : std_logic;
SIGNAL \cell_generator_i|Add9~7\ : std_logic;
SIGNAL \cell_generator_i|Add9~9\ : std_logic;
SIGNAL \cell_generator_i|Add9~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add9~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add9~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add9~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add9~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add9~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan8~18_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[4]~18_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[4]~12_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[4]~11_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[3]~13_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[2]~14_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[1]~15_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[0]~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~1\ : std_logic;
SIGNAL \cell_generator_i|Add10~3\ : std_logic;
SIGNAL \cell_generator_i|Add10~5\ : std_logic;
SIGNAL \cell_generator_i|Add10~7\ : std_logic;
SIGNAL \cell_generator_i|Add10~9\ : std_logic;
SIGNAL \cell_generator_i|Add10~11\ : std_logic;
SIGNAL \cell_generator_i|Add10~13\ : std_logic;
SIGNAL \cell_generator_i|Add10~15\ : std_logic;
SIGNAL \cell_generator_i|Add10~17\ : std_logic;
SIGNAL \cell_generator_i|Add10~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add10~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan9~18_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~10_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~5_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_h[4]~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Equal7~1_combout\ : std_logic;
SIGNAL \cell_generator_i|process_5~6_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_h~0_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_h~1_combout\ : std_logic;
SIGNAL \cell_generator_i|Add11~1\ : std_logic;
SIGNAL \cell_generator_i|Add11~3\ : std_logic;
SIGNAL \cell_generator_i|Add11~5\ : std_logic;
SIGNAL \cell_generator_i|Add11~7\ : std_logic;
SIGNAL \cell_generator_i|Add11~9\ : std_logic;
SIGNAL \cell_generator_i|Add11~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add11~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add11~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add11~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add11~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add11~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan11~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~1\ : std_logic;
SIGNAL \cell_generator_i|Add12~3\ : std_logic;
SIGNAL \cell_generator_i|Add12~5\ : std_logic;
SIGNAL \cell_generator_i|Add12~7\ : std_logic;
SIGNAL \cell_generator_i|Add12~9\ : std_logic;
SIGNAL \cell_generator_i|Add12~11\ : std_logic;
SIGNAL \cell_generator_i|Add12~13\ : std_logic;
SIGNAL \cell_generator_i|Add12~15\ : std_logic;
SIGNAL \cell_generator_i|Add12~17\ : std_logic;
SIGNAL \cell_generator_i|Add12~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add12~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan10~18_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~9_combout\ : std_logic;
SIGNAL \cell_generator_i|process_6~2_combout\ : std_logic;
SIGNAL \cell_generator_i|process_6~0_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~6_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|process_6~1_combout\ : std_logic;
SIGNAL \cell_generator_i|process_6~4_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|process_6~5_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|process_6~6_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~7_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~8_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v_offset~3_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[4]~0_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[4]~1_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[4]~2_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v_offset[4]~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add15~1\ : std_logic;
SIGNAL \cell_generator_i|Add15~3\ : std_logic;
SIGNAL \cell_generator_i|Add15~5\ : std_logic;
SIGNAL \cell_generator_i|Add15~7\ : std_logic;
SIGNAL \cell_generator_i|Add15~9\ : std_logic;
SIGNAL \cell_generator_i|Add15~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add15~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add15~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add15~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add15~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add15~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan15~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~1_cout\ : std_logic;
SIGNAL \cell_generator_i|Add17~3\ : std_logic;
SIGNAL \cell_generator_i|Add17~5\ : std_logic;
SIGNAL \cell_generator_i|Add17~7\ : std_logic;
SIGNAL \cell_generator_i|Add17~9\ : std_logic;
SIGNAL \cell_generator_i|Add17~11\ : std_logic;
SIGNAL \cell_generator_i|Add17~13\ : std_logic;
SIGNAL \cell_generator_i|Add17~15\ : std_logic;
SIGNAL \cell_generator_i|Add17~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add17~2_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan16~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~1\ : std_logic;
SIGNAL \cell_generator_i|Add18~3\ : std_logic;
SIGNAL \cell_generator_i|Add18~5\ : std_logic;
SIGNAL \cell_generator_i|Add18~7\ : std_logic;
SIGNAL \cell_generator_i|Add18~9\ : std_logic;
SIGNAL \cell_generator_i|Add18~11\ : std_logic;
SIGNAL \cell_generator_i|Add18~13\ : std_logic;
SIGNAL \cell_generator_i|Add18~15\ : std_logic;
SIGNAL \cell_generator_i|Add18~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add18~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan17~18_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~0_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|process_6~3_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v~3_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[4]~4_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[4]~5_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[3]~6_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[2]~7_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[2]~8_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[3]~9_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[2]~10_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[2]~11_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[1]~12_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[1]~13_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[1]~14_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[0]~15_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[0]~16_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|roura_water_lenght_v[0]~17_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~1\ : std_logic;
SIGNAL \cell_generator_i|Add16~3\ : std_logic;
SIGNAL \cell_generator_i|Add16~5\ : std_logic;
SIGNAL \cell_generator_i|Add16~7\ : std_logic;
SIGNAL \cell_generator_i|Add16~9\ : std_logic;
SIGNAL \cell_generator_i|Add16~11\ : std_logic;
SIGNAL \cell_generator_i|Add16~13\ : std_logic;
SIGNAL \cell_generator_i|Add16~15\ : std_logic;
SIGNAL \cell_generator_i|Add16~17\ : std_logic;
SIGNAL \cell_generator_i|Add16~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add16~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan14~18_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~9_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~11_combout\ : std_logic;
SIGNAL \cell_generator_i|Add19~1\ : std_logic;
SIGNAL \cell_generator_i|Add19~3\ : std_logic;
SIGNAL \cell_generator_i|Add19~5\ : std_logic;
SIGNAL \cell_generator_i|Add19~7\ : std_logic;
SIGNAL \cell_generator_i|Add19~9\ : std_logic;
SIGNAL \cell_generator_i|Add19~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add19~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add19~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add19~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add19~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add19~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~1\ : std_logic;
SIGNAL \cell_generator_i|Add20~3\ : std_logic;
SIGNAL \cell_generator_i|Add20~5\ : std_logic;
SIGNAL \cell_generator_i|Add20~7\ : std_logic;
SIGNAL \cell_generator_i|Add20~9\ : std_logic;
SIGNAL \cell_generator_i|Add20~11\ : std_logic;
SIGNAL \cell_generator_i|Add20~13\ : std_logic;
SIGNAL \cell_generator_i|Add20~15\ : std_logic;
SIGNAL \cell_generator_i|Add20~17\ : std_logic;
SIGNAL \cell_generator_i|Add20~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add20~0_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan19~18_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~3_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~1_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~2_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~4_combout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~1_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~3_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~5_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~7_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~9_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~11_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~13_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~15_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~17_cout\ : std_logic;
SIGNAL \cell_generator_i|LessThan18~18_combout\ : std_logic;
SIGNAL \cell_generator_i|roura_water_v~5_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is~12_combout\ : std_logic;
SIGNAL \cell_generator_i|water_is_reg~q\ : std_logic;
SIGNAL \cell_generator_i|Equal21~0_combout\ : std_logic;
SIGNAL \cell_generator_i|wall_is_reg~q\ : std_logic;
SIGNAL \cell_generator_i|Mux11~0_combout\ : std_logic;
SIGNAL \cell_generator_i|game_field_text_reg~q\ : std_logic;
SIGNAL \cell_ctrl_i|Equal36~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal36~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal36~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|kurzor_set_y~q\ : std_logic;
SIGNAL \cell_ctrl_i|Equal35~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal35~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal35~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|kurzor_set_x~q\ : std_logic;
SIGNAL \cell_ctrl_i|KURZOR~combout\ : std_logic;
SIGNAL \cell_generator_i|sig_kurzor~q\ : std_logic;
SIGNAL \cell_generator_i|kurzor_is~combout\ : std_logic;
SIGNAL \cell_generator_i|kurzor_is_reg~q\ : std_logic;
SIGNAL \cell_generator_i|RGB~3_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~11_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~12_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~8_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~9_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~7_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~10_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~4_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~2_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~1_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~3_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~5_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~6_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~0_combout\ : std_logic;
SIGNAL \cell_generator_i|process_7~13_combout\ : std_logic;
SIGNAL \cell_generator_i|white_point_is_reg~q\ : std_logic;
SIGNAL \cell_generator_i|Add2~1_combout\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[1]~1_combout\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[1]~2_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[1]~3_combout\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[1]~0_combout\ : std_logic;
SIGNAL \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[0]~5_combout\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[0]~6_combout\ : std_logic;
SIGNAL \bram_i|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[0]~7_combout\ : std_logic;
SIGNAL \cell_generator_i|sig_natoceni_roury[0]~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add7~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Add3~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~3_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~2\ : std_logic;
SIGNAL \cell_generator_i|Add2~5_combout\ : std_logic;
SIGNAL \cell_generator_i|Add3~1\ : std_logic;
SIGNAL \cell_generator_i|Add3~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add7~1\ : std_logic;
SIGNAL \cell_generator_i|Add7~2_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~7_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~6\ : std_logic;
SIGNAL \cell_generator_i|Add2~9_combout\ : std_logic;
SIGNAL \cell_generator_i|Add3~3\ : std_logic;
SIGNAL \cell_generator_i|Add3~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add7~3\ : std_logic;
SIGNAL \cell_generator_i|Add7~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~11_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~10\ : std_logic;
SIGNAL \cell_generator_i|Add2~13_combout\ : std_logic;
SIGNAL \cell_generator_i|Add7~5\ : std_logic;
SIGNAL \cell_generator_i|Add7~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add3~5\ : std_logic;
SIGNAL \cell_generator_i|Add3~6_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~15_combout\ : std_logic;
SIGNAL \cell_generator_i|Add3~7\ : std_logic;
SIGNAL \cell_generator_i|Add3~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add7~7\ : std_logic;
SIGNAL \cell_generator_i|Add7~8_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~16_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~14\ : std_logic;
SIGNAL \cell_generator_i|Add2~17_combout\ : std_logic;
SIGNAL \cell_generator_i|Add2~19_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \cell_generator_i|Mux9~0_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \cell_generator_i|Mux8~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~12_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~13_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux7~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux6~0_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \cell_generator_i|Mux10~14_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~15_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~16_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \cell_generator_i|Mux10~10_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~11_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \cell_generator_i|Mux10~17_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~18_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~19_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux5~0_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \cell_generator_i|Mux10~7_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~8_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \cell_generator_i|Mux10~4_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~5_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \cell_generator_i|Mux10~0_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~1_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~6_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \cell_generator_i|Mux10~2_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \cell_generator_i|Mux10~3_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~9_combout\ : std_logic;
SIGNAL \cell_generator_i|Mux10~20_combout\ : std_logic;
SIGNAL \cell_generator_i|rom_bit_reg~q\ : std_logic;
SIGNAL \cell_generator_i|RGB~8_combout\ : std_logic;
SIGNAL \cell_generator_i|RGB~2_combout\ : std_logic;
SIGNAL \cell_ctrl_i|Equal37~0_combout\ : std_logic;
SIGNAL \cell_generator_i|komp4_is_reg~q\ : std_logic;
SIGNAL \cell_generator_i|RGB~4_combout\ : std_logic;
SIGNAL \cell_generator_i|RGB~5_combout\ : std_logic;
SIGNAL \cell_generator_i|RGB~6_combout\ : std_logic;
SIGNAL \cell_generator_i|RGB~7_combout\ : std_logic;
SIGNAL \vga_sync_i|hsync_reg_p~0_combout\ : std_logic;
SIGNAL \vga_sync_i|hsync_reg_p~1_combout\ : std_logic;
SIGNAL \vga_sync_i|HSYNC~q\ : std_logic;
SIGNAL \sig_hsync1~q\ : std_logic;
SIGNAL \sig_hsync2~feeder_combout\ : std_logic;
SIGNAL \sig_hsync2~q\ : std_logic;
SIGNAL \sig_hsync3~feeder_combout\ : std_logic;
SIGNAL \sig_hsync3~q\ : std_logic;
SIGNAL \sig_hsync4~feeder_combout\ : std_logic;
SIGNAL \sig_hsync4~q\ : std_logic;
SIGNAL \vga_sync_i|vsync_reg_p~2_combout\ : std_logic;
SIGNAL \vga_sync_i|VSYNC~q\ : std_logic;
SIGNAL \sig_vsync1~q\ : std_logic;
SIGNAL \sig_vsync2~feeder_combout\ : std_logic;
SIGNAL \sig_vsync2~q\ : std_logic;
SIGNAL \sig_vsync3~feeder_combout\ : std_logic;
SIGNAL \sig_vsync3~q\ : std_logic;
SIGNAL \sig_vsync4~feeder_combout\ : std_logic;
SIGNAL \sig_vsync4~q\ : std_logic;
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wtr_ctrl_i|bit_check\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \wtr_ctrl_i|tmp1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \wtr_ctrl_i|adr_y\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \wtr_ctrl_i|now_addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cell_ctrl_i|obj_addr_y\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \kurzor_ctrl_i|gen_addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|komp3_sig\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \wtr_ctrl_i|adr_x\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cell_generator_i|cell_x_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cell_generator_i|cell_y_b\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \game_ctrl_i|water_in_progress\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|random_generator_i|counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cell_ctrl_i|obj_addr_y2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pix_x1_rtl_0|auto_generated|dffe3a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \kurzor_ctrl_i|kurzor_x\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \kurzor_ctrl_i|kurzor_y\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ps2_i|ps2_rx_1|sig_ps2rx_data2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \wtr_ctrl_i|cesta_vody\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cell_generator_i|cell_x_l\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \wtr_ctrl_i|wtr_clk_unit|counter_p\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cell_generator_i|cell_y_t\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \game_ctrl_i|water_speed_counter\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|generate_random_five\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \vga_sync_i|position_y\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \wtr_ctrl_i|adr_yn_2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ps2_i|ps2_rx_1|ps2_bit_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cell_generator_i|RGB\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|komp4_sig\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \wtr_ctrl_i|adr_xn_1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \wtr_ctrl_i|adr_xn_2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \wtr_ctrl_i|s_cell_in\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vga_sync_i|position_x\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \wtr_ctrl_i|adr_yn_1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|komp1_sig\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|komp0_sig\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \random_decoder_fifo_i|komp2_sig\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cell_ctrl_i|addr_y\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cell_generator_i|sig_natoceni_roury\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cell_ctrl_i|addr_y2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cell_generator_i|sig_typ_roury2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ps2_i|kb_code_1|KEY_CODE\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cell_generator_i|rom_addr\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cell_ctrl_i|obj_addr_x2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \wtr_ctrl_i|s_cell_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cell_ctrl_i|addr_x2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ASYNC_RST_debouncer_i|data_shreg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cell_ctrl_i|obj_addr_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cell_ctrl_i|addr_x\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ps2_i|kb_code_1|ps2_code\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ps2_i|kb_code_1|ps2_code_last\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ps2_i|ps2_debouncer_i|data_shreg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ASYNC_RST_debouncer_i|ALT_INV_data_deb_reg~q\ : std_logic;
SIGNAL \game_ctrl_i|ALT_INV_WideOr14~0_combout\ : std_logic;
SIGNAL \reset_sync_i|ALT_INV_reset_reg~q\ : std_logic;
SIGNAL \ALT_INV_CLK~inputclkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLK <= CLK;
ww_ASYNC_RST <= ASYNC_RST;
ww_PS2_CLK <= PS2_CLK;
ww_PS2_DATA <= PS2_DATA;
VGA_RED <= ww_VGA_RED;
VGA_GREEN <= ww_VGA_GREEN;
VGA_BLUE <= ww_VGA_BLUE;
VGA_H_SYNC <= ww_VGA_H_SYNC;
VGA_V_SYNC <= ww_VGA_V_SYNC;
SOUND <= ww_SOUND;
LED_GWIN <= ww_LED_GWIN;
LED_GOVER <= ww_LED_GOVER;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_sync_i|position_y\(0) & \vga_sync_i|position_y\(1) & 
\vga_sync_i|position_y\(2) & \vga_sync_i|position_y\(3) & \vga_sync_i|position_y\(4) & \vga_sync_i|position_y\(5) & \vga_sync_i|position_y\(6) & \vga_sync_i|position_y\(7) & \vga_sync_i|position_y\(8) & \vga_sync_i|position_y\(9) & 
\vga_sync_i|position_x\(0) & \vga_sync_i|position_x\(1) & \vga_sync_i|position_x\(2) & \vga_sync_i|position_x\(3) & \vga_sync_i|position_x\(4) & \vga_sync_i|position_x\(5) & \vga_sync_i|position_x\(6) & \vga_sync_i|position_x\(7) & 
\vga_sync_i|position_x\(8) & \vga_sync_i|position_x\(9));

\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ <= (\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ <= (\pix_x1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & \pix_x1_rtl_0|auto_generated|dffe3a\(0));

\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(0);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(1);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(2);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(3);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(4);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(5);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(6);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(7);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(8);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(9);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(10);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(11);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(12);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(13);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(14);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(15);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(16);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(17);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(18);
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ <= \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(19);

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\game_ctrl_i|WideOr11~0_combout\ & \game_ctrl_i|WideOr12~combout\ & \game_ctrl_i|WideOr13~combout\ & \cell_ctrl_i|obj_addr_y2\(3) & \cell_ctrl_i|obj_addr_y2\(2) & 
\cell_ctrl_i|obj_addr_y2\(1) & \cell_ctrl_i|obj_addr_y2\(0) & \cell_ctrl_i|obj_addr_x2\(4) & \cell_ctrl_i|obj_addr_x2\(3) & \cell_ctrl_i|obj_addr_x2\(2) & \cell_ctrl_i|obj_addr_x2\(1) & \cell_ctrl_i|obj_addr_x2\(0));

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\game_ctrl_i|WideOr11~0_combout\ & \game_ctrl_i|WideOr12~combout\ & \game_ctrl_i|WideOr13~combout\ & \cell_ctrl_i|obj_addr_y2\(3) & \cell_ctrl_i|obj_addr_y2\(2) & 
\cell_ctrl_i|obj_addr_y2\(1) & \cell_ctrl_i|obj_addr_y2\(0) & \cell_ctrl_i|obj_addr_x2\(4) & \cell_ctrl_i|obj_addr_x2\(3) & \cell_ctrl_i|obj_addr_x2\(2) & \cell_ctrl_i|obj_addr_x2\(1) & \cell_ctrl_i|obj_addr_x2\(0));

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a8\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\mem_hub_i|DIN[29]~48_combout\ & \mem_hub_i|DIN[28]~17_combout\ & \mem_hub_i|DIN[27]~16_combout\ & \mem_hub_i|DIN[26]~15_combout\ & \mem_hub_i|DIN[25]~10_combout\ & 
\mem_hub_i|DIN[24]~11_combout\ & \mem_hub_i|DIN[23]~12_combout\ & \mem_hub_i|DIN[22]~13_combout\ & \mem_hub_i|DIN[21]~18_combout\ & \mem_hub_i|DIN[20]~19_combout\ & \mem_hub_i|DIN[19]~21_combout\ & \mem_hub_i|DIN[16]~14_combout\ & 
\mem_hub_i|DIN[15]~8_combout\ & \mem_hub_i|DIN[14]~20_combout\ & \mem_hub_i|DIN[13]~22_combout\ & \mem_hub_i|DIN[10]~9_combout\ & \mem_hub_i|DIN[5]~5_combout\ & \mem_hub_i|DIN[4]~7_combout\);

\bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\mem_hub_i|ADDR[7]~15_combout\ & \mem_hub_i|ADDR[6]~13_combout\ & \mem_hub_i|ADDR[5]~11_combout\ & \mem_hub_i|ADDR[4]~9_combout\ & \mem_hub_i|ADDR[3]~7_combout\ & 
\mem_hub_i|ADDR[2]~5_combout\ & \mem_hub_i|ADDR[1]~3_combout\ & \mem_hub_i|ADDR[0]~1_combout\);

\bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\cell_ctrl_i|addr_y2\(3) & \cell_ctrl_i|addr_y2\(2) & \cell_ctrl_i|addr_y2\(1) & \cell_ctrl_i|addr_y2\(0) & \cell_ctrl_i|addr_x2\(3) & \cell_ctrl_i|addr_x2\(2) & 
\cell_ctrl_i|addr_x2\(1) & \cell_ctrl_i|addr_x2\(0));

\bram_i|ram_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\bram_i|ram_rtl_0|auto_generated|ram_block1a5\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\bram_i|ram_rtl_0|auto_generated|ram_block1a10\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\bram_i|ram_rtl_0|auto_generated|ram_block1a13\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\bram_i|ram_rtl_0|auto_generated|ram_block1a14\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\bram_i|ram_rtl_0|auto_generated|ram_block1a15\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\bram_i|ram_rtl_0|auto_generated|ram_block1a16\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\bram_i|ram_rtl_0|auto_generated|ram_block1a19\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\bram_i|ram_rtl_0|auto_generated|ram_block1a20\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);
\bram_i|ram_rtl_0|auto_generated|ram_block1a21\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(9);
\bram_i|ram_rtl_0|auto_generated|ram_block1a22\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(10);
\bram_i|ram_rtl_0|auto_generated|ram_block1a23\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(11);
\bram_i|ram_rtl_0|auto_generated|ram_block1a24\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(12);
\bram_i|ram_rtl_0|auto_generated|ram_block1a25\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(13);
\bram_i|ram_rtl_0|auto_generated|ram_block1a26\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(14);
\bram_i|ram_rtl_0|auto_generated|ram_block1a27\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(15);
\bram_i|ram_rtl_0|auto_generated|ram_block1a28\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(16);
\bram_i|ram_rtl_0|auto_generated|ram_block1a29\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(17);

\bram_i|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\bram_i|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\bram_i|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\bram_i|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\bram_i|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\bram_i|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);
\bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(14);
\bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(15);
\bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(16);
\bram_i|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(17);

\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\cell_generator_i|rom_addr\(8) & \cell_generator_i|rom_addr\(7) & \cell_generator_i|rom_addr\(6) & \cell_generator_i|rom_addr\(5) & 
\cell_generator_i|Add2~19_combout\ & \cell_generator_i|Add2~15_combout\ & \cell_generator_i|Add2~11_combout\ & \cell_generator_i|Add2~7_combout\ & \cell_generator_i|Add2~3_combout\);

\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a10\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a16\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a17\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a18\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a19\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a20\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a21\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a22\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a23\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(9);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a24\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(10);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a25\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(11);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a26\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(12);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a27\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(13);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a28\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(14);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a29\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(15);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a30\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(16);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a31\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(17);

\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cell_generator_i|rom_addr\(8) & \cell_generator_i|rom_addr\(7) & \cell_generator_i|rom_addr\(6) & \cell_generator_i|rom_addr\(5) & 
\cell_generator_i|Add2~19_combout\ & \cell_generator_i|Add2~15_combout\ & \cell_generator_i|Add2~11_combout\ & \cell_generator_i|Add2~7_combout\ & \cell_generator_i|Add2~3_combout\);

\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a1\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a2\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a3\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a4\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a5\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a6\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a7\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a8\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a11\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a12\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a13\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a14\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a15\ <= \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \mem_hub_i|DIN[18]~23_combout\ & \mem_hub_i|DIN[17]~25_combout\ & \mem_hub_i|DIN[12]~24_combout\ & \mem_hub_i|DIN[11]~26_combout\ & 
\mem_hub_i|DIN[9]~46_combout\ & \mem_hub_i|DIN[8]~41_combout\ & \mem_hub_i|DIN[7]~39_combout\ & \mem_hub_i|DIN[6]~43_combout\ & \mem_hub_i|DIN[3]~34_combout\ & \mem_hub_i|DIN[2]~36_combout\ & \mem_hub_i|DIN[1]~28_combout\ & \mem_hub_i|DIN[0]~30_combout\);

\bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mem_hub_i|ADDR[7]~15_combout\ & \mem_hub_i|ADDR[6]~13_combout\ & \mem_hub_i|ADDR[5]~11_combout\ & \mem_hub_i|ADDR[4]~9_combout\ & \mem_hub_i|ADDR[3]~7_combout\ & 
\mem_hub_i|ADDR[2]~5_combout\ & \mem_hub_i|ADDR[1]~3_combout\ & \mem_hub_i|ADDR[0]~1_combout\);

\bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cell_ctrl_i|addr_y2\(3) & \cell_ctrl_i|addr_y2\(2) & \cell_ctrl_i|addr_y2\(1) & \cell_ctrl_i|addr_y2\(0) & \cell_ctrl_i|addr_x2\(3) & \cell_ctrl_i|addr_x2\(2) & 
\cell_ctrl_i|addr_x2\(1) & \cell_ctrl_i|addr_x2\(0));

\bram_i|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\bram_i|ram_rtl_0|auto_generated|ram_block1a1\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\bram_i|ram_rtl_0|auto_generated|ram_block1a2\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\bram_i|ram_rtl_0|auto_generated|ram_block1a3\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\bram_i|ram_rtl_0|auto_generated|ram_block1a6\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\bram_i|ram_rtl_0|auto_generated|ram_block1a7\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\bram_i|ram_rtl_0|auto_generated|ram_block1a8\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\bram_i|ram_rtl_0|auto_generated|ram_block1a9\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\bram_i|ram_rtl_0|auto_generated|ram_block1a11\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\bram_i|ram_rtl_0|auto_generated|ram_block1a12\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\bram_i|ram_rtl_0|auto_generated|ram_block1a17\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\bram_i|ram_rtl_0|auto_generated|ram_block1a18\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);

\bram_i|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\bram_i|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\bram_i|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\bram_i|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\bram_i|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\bram_i|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\bram_i|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\bram_i|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0\ <= \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\game_ctrl_i|WideOr11~0_combout\ & \game_ctrl_i|WideOr12~combout\ & \game_ctrl_i|WideOr13~combout\ & \cell_ctrl_i|obj_addr_y2\(3) & \cell_ctrl_i|obj_addr_y2\(2) & 
\cell_ctrl_i|obj_addr_y2\(1) & \cell_ctrl_i|obj_addr_y2\(0) & \cell_ctrl_i|obj_addr_x2\(4) & \cell_ctrl_i|obj_addr_x2\(3) & \cell_ctrl_i|obj_addr_x2\(2) & \cell_ctrl_i|obj_addr_x2\(1) & \cell_ctrl_i|obj_addr_x2\(0));

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a7\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\game_ctrl_i|WideOr11~0_combout\ & \game_ctrl_i|WideOr12~combout\ & \game_ctrl_i|WideOr13~combout\ & \cell_ctrl_i|obj_addr_y2\(3) & \cell_ctrl_i|obj_addr_y2\(2) & 
\cell_ctrl_i|obj_addr_y2\(1) & \cell_ctrl_i|obj_addr_y2\(0) & \cell_ctrl_i|obj_addr_x2\(4) & \cell_ctrl_i|obj_addr_x2\(3) & \cell_ctrl_i|obj_addr_x2\(2) & \cell_ctrl_i|obj_addr_x2\(1) & \cell_ctrl_i|obj_addr_x2\(0));

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a5\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\game_ctrl_i|WideOr11~0_combout\ & \game_ctrl_i|WideOr12~combout\ & \game_ctrl_i|WideOr13~combout\ & \cell_ctrl_i|obj_addr_y2\(3) & \cell_ctrl_i|obj_addr_y2\(2) & 
\cell_ctrl_i|obj_addr_y2\(1) & \cell_ctrl_i|obj_addr_y2\(0) & \cell_ctrl_i|obj_addr_x2\(4) & \cell_ctrl_i|obj_addr_x2\(3) & \cell_ctrl_i|obj_addr_x2\(2) & \cell_ctrl_i|obj_addr_x2\(1) & \cell_ctrl_i|obj_addr_x2\(0));

\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\reset_sync_i|reset_reg~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_sync_i|reset_reg~q\);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\ASYNC_RST_debouncer_i|ALT_INV_data_deb_reg~q\ <= NOT \ASYNC_RST_debouncer_i|data_deb_reg~q\;
\game_ctrl_i|ALT_INV_WideOr14~0_combout\ <= NOT \game_ctrl_i|WideOr14~0_combout\;
\reset_sync_i|ALT_INV_reset_reg~q\ <= NOT \reset_sync_i|reset_reg~q\;
\ALT_INV_CLK~inputclkctrl_outclk\ <= NOT \CLK~inputclkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X23_Y24_N9
\VGA_RED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(2),
	devoe => ww_devoe,
	o => \VGA_RED[0]~output_o\);

-- Location: IOOBUF_X23_Y24_N16
\VGA_RED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(2),
	devoe => ww_devoe,
	o => \VGA_RED[1]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\VGA_RED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(2),
	devoe => ww_devoe,
	o => \VGA_RED[2]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\VGA_RED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(2),
	devoe => ww_devoe,
	o => \VGA_RED[3]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\VGA_RED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(2),
	devoe => ww_devoe,
	o => \VGA_RED[4]~output_o\);

-- Location: IOOBUF_X30_Y24_N23
\VGA_GREEN[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(1),
	devoe => ww_devoe,
	o => \VGA_GREEN[0]~output_o\);

-- Location: IOOBUF_X28_Y24_N2
\VGA_GREEN[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(1),
	devoe => ww_devoe,
	o => \VGA_GREEN[1]~output_o\);

-- Location: IOOBUF_X28_Y24_N9
\VGA_GREEN[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(1),
	devoe => ww_devoe,
	o => \VGA_GREEN[2]~output_o\);

-- Location: IOOBUF_X28_Y24_N16
\VGA_GREEN[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(1),
	devoe => ww_devoe,
	o => \VGA_GREEN[3]~output_o\);

-- Location: IOOBUF_X28_Y24_N23
\VGA_GREEN[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(1),
	devoe => ww_devoe,
	o => \VGA_GREEN[4]~output_o\);

-- Location: IOOBUF_X23_Y24_N2
\VGA_GREEN[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(1),
	devoe => ww_devoe,
	o => \VGA_GREEN[5]~output_o\);

-- Location: IOOBUF_X34_Y18_N16
\VGA_BLUE[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(0),
	devoe => ww_devoe,
	o => \VGA_BLUE[0]~output_o\);

-- Location: IOOBUF_X34_Y18_N2
\VGA_BLUE[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(0),
	devoe => ww_devoe,
	o => \VGA_BLUE[1]~output_o\);

-- Location: IOOBUF_X34_Y19_N16
\VGA_BLUE[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(0),
	devoe => ww_devoe,
	o => \VGA_BLUE[2]~output_o\);

-- Location: IOOBUF_X34_Y20_N9
\VGA_BLUE[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(0),
	devoe => ww_devoe,
	o => \VGA_BLUE[3]~output_o\);

-- Location: IOOBUF_X30_Y24_N2
\VGA_BLUE[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cell_generator_i|RGB\(0),
	devoe => ww_devoe,
	o => \VGA_BLUE[4]~output_o\);

-- Location: IOOBUF_X34_Y17_N2
\VGA_H_SYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sig_hsync4~q\,
	devoe => ww_devoe,
	o => \VGA_H_SYNC~output_o\);

-- Location: IOOBUF_X34_Y18_N23
\VGA_V_SYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sig_vsync4~q\,
	devoe => ww_devoe,
	o => \VGA_V_SYNC~output_o\);

-- Location: IOOBUF_X34_Y9_N9
\SOUND~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SOUND~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\LED_GWIN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \wtr_ctrl_i|present_state.m9~q\,
	devoe => ww_devoe,
	o => \LED_GWIN~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\LED_GOVER~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \wtr_ctrl_i|present_state.m3~q\,
	devoe => ww_devoe,
	o => \LED_GOVER~output_o\);

-- Location: IOIBUF_X0_Y11_N15
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G4
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X26_Y12_N4
\vga_sync_i|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~0_combout\ = \vga_sync_i|position_x\(0) $ (VCC)
-- \vga_sync_i|Add0~1\ = CARRY(\vga_sync_i|position_x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(0),
	datad => VCC,
	combout => \vga_sync_i|Add0~0_combout\,
	cout => \vga_sync_i|Add0~1\);

-- Location: LCCOMB_X23_Y10_N28
\reset_sync_i|meta_reg~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reset_sync_i|meta_reg~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \reset_sync_i|meta_reg~feeder_combout\);

-- Location: IOIBUF_X34_Y12_N15
\ASYNC_RST~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ASYNC_RST,
	o => \ASYNC_RST~input_o\);

-- Location: LCCOMB_X23_Y10_N6
\ASYNC_RST_debouncer_i|data_shreg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASYNC_RST_debouncer_i|data_shreg[0]~0_combout\ = !\ASYNC_RST~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ASYNC_RST~input_o\,
	combout => \ASYNC_RST_debouncer_i|data_shreg[0]~0_combout\);

-- Location: FF_X23_Y10_N7
\ASYNC_RST_debouncer_i|data_shreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ASYNC_RST_debouncer_i|data_shreg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASYNC_RST_debouncer_i|data_shreg\(0));

-- Location: LCCOMB_X23_Y10_N12
\ASYNC_RST_debouncer_i|data_shreg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASYNC_RST_debouncer_i|data_shreg[1]~feeder_combout\ = \ASYNC_RST_debouncer_i|data_shreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ASYNC_RST_debouncer_i|data_shreg\(0),
	combout => \ASYNC_RST_debouncer_i|data_shreg[1]~feeder_combout\);

-- Location: FF_X23_Y10_N13
\ASYNC_RST_debouncer_i|data_shreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ASYNC_RST_debouncer_i|data_shreg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASYNC_RST_debouncer_i|data_shreg\(1));

-- Location: LCCOMB_X23_Y10_N10
\ASYNC_RST_debouncer_i|data_shreg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASYNC_RST_debouncer_i|data_shreg[2]~feeder_combout\ = \ASYNC_RST_debouncer_i|data_shreg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ASYNC_RST_debouncer_i|data_shreg\(1),
	combout => \ASYNC_RST_debouncer_i|data_shreg[2]~feeder_combout\);

-- Location: FF_X23_Y10_N11
\ASYNC_RST_debouncer_i|data_shreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ASYNC_RST_debouncer_i|data_shreg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASYNC_RST_debouncer_i|data_shreg\(2));

-- Location: LCCOMB_X23_Y10_N24
\ASYNC_RST_debouncer_i|data_shreg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASYNC_RST_debouncer_i|data_shreg[3]~feeder_combout\ = \ASYNC_RST_debouncer_i|data_shreg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ASYNC_RST_debouncer_i|data_shreg\(2),
	combout => \ASYNC_RST_debouncer_i|data_shreg[3]~feeder_combout\);

-- Location: FF_X23_Y10_N25
\ASYNC_RST_debouncer_i|data_shreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ASYNC_RST_debouncer_i|data_shreg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASYNC_RST_debouncer_i|data_shreg\(3));

-- Location: LCCOMB_X23_Y10_N14
\ASYNC_RST_debouncer_i|data_deb_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASYNC_RST_debouncer_i|data_deb_reg~0_combout\ = (\ASYNC_RST_debouncer_i|data_shreg\(1) & (\ASYNC_RST_debouncer_i|data_shreg\(3) & (\ASYNC_RST_debouncer_i|data_shreg\(0) & \ASYNC_RST_debouncer_i|data_shreg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASYNC_RST_debouncer_i|data_shreg\(1),
	datab => \ASYNC_RST_debouncer_i|data_shreg\(3),
	datac => \ASYNC_RST_debouncer_i|data_shreg\(0),
	datad => \ASYNC_RST_debouncer_i|data_shreg\(2),
	combout => \ASYNC_RST_debouncer_i|data_deb_reg~0_combout\);

-- Location: FF_X23_Y10_N15
\ASYNC_RST_debouncer_i|data_deb_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ASYNC_RST_debouncer_i|data_deb_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASYNC_RST_debouncer_i|data_deb_reg~q\);

-- Location: FF_X23_Y10_N29
\reset_sync_i|meta_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \reset_sync_i|meta_reg~feeder_combout\,
	clrn => \ASYNC_RST_debouncer_i|ALT_INV_data_deb_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_sync_i|meta_reg~q\);

-- Location: LCCOMB_X23_Y10_N8
\reset_sync_i|reset_reg~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \reset_sync_i|reset_reg~feeder_combout\ = \reset_sync_i|meta_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reset_sync_i|meta_reg~q\,
	combout => \reset_sync_i|reset_reg~feeder_combout\);

-- Location: FF_X23_Y10_N9
\reset_sync_i|reset_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \reset_sync_i|reset_reg~feeder_combout\,
	clrn => \ASYNC_RST_debouncer_i|ALT_INV_data_deb_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_sync_i|reset_reg~q\);

-- Location: CLKCTRL_G8
\reset_sync_i|reset_reg~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_sync_i|reset_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_sync_i|reset_reg~clkctrl_outclk\);

-- Location: LCCOMB_X26_Y12_N2
\vga_sync_i|pixel_tick~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|pixel_tick~0_combout\ = !\vga_sync_i|pixel_tick~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|pixel_tick~q\,
	combout => \vga_sync_i|pixel_tick~0_combout\);

-- Location: FF_X26_Y12_N3
\vga_sync_i|pixel_tick\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|pixel_tick~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|pixel_tick~q\);

-- Location: FF_X26_Y12_N5
\vga_sync_i|position_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add0~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(0));

-- Location: LCCOMB_X26_Y12_N6
\vga_sync_i|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~2_combout\ = (\vga_sync_i|position_x\(1) & (!\vga_sync_i|Add0~1\)) # (!\vga_sync_i|position_x\(1) & ((\vga_sync_i|Add0~1\) # (GND)))
-- \vga_sync_i|Add0~3\ = CARRY((!\vga_sync_i|Add0~1\) # (!\vga_sync_i|position_x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(1),
	datad => VCC,
	cin => \vga_sync_i|Add0~1\,
	combout => \vga_sync_i|Add0~2_combout\,
	cout => \vga_sync_i|Add0~3\);

-- Location: FF_X26_Y12_N7
\vga_sync_i|position_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add0~2_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(1));

-- Location: LCCOMB_X26_Y12_N8
\vga_sync_i|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~4_combout\ = (\vga_sync_i|position_x\(2) & (\vga_sync_i|Add0~3\ $ (GND))) # (!\vga_sync_i|position_x\(2) & (!\vga_sync_i|Add0~3\ & VCC))
-- \vga_sync_i|Add0~5\ = CARRY((\vga_sync_i|position_x\(2) & !\vga_sync_i|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(2),
	datad => VCC,
	cin => \vga_sync_i|Add0~3\,
	combout => \vga_sync_i|Add0~4_combout\,
	cout => \vga_sync_i|Add0~5\);

-- Location: FF_X26_Y12_N9
\vga_sync_i|position_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add0~4_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(2));

-- Location: LCCOMB_X26_Y12_N10
\vga_sync_i|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~6_combout\ = (\vga_sync_i|position_x\(3) & (!\vga_sync_i|Add0~5\)) # (!\vga_sync_i|position_x\(3) & ((\vga_sync_i|Add0~5\) # (GND)))
-- \vga_sync_i|Add0~7\ = CARRY((!\vga_sync_i|Add0~5\) # (!\vga_sync_i|position_x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(3),
	datad => VCC,
	cin => \vga_sync_i|Add0~5\,
	combout => \vga_sync_i|Add0~6_combout\,
	cout => \vga_sync_i|Add0~7\);

-- Location: FF_X26_Y12_N11
\vga_sync_i|position_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add0~6_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(3));

-- Location: LCCOMB_X26_Y12_N12
\vga_sync_i|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~8_combout\ = (\vga_sync_i|position_x\(4) & (\vga_sync_i|Add0~7\ $ (GND))) # (!\vga_sync_i|position_x\(4) & (!\vga_sync_i|Add0~7\ & VCC))
-- \vga_sync_i|Add0~9\ = CARRY((\vga_sync_i|position_x\(4) & !\vga_sync_i|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(4),
	datad => VCC,
	cin => \vga_sync_i|Add0~7\,
	combout => \vga_sync_i|Add0~8_combout\,
	cout => \vga_sync_i|Add0~9\);

-- Location: FF_X26_Y12_N13
\vga_sync_i|position_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add0~8_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(4));

-- Location: LCCOMB_X26_Y12_N14
\vga_sync_i|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~10_combout\ = (\vga_sync_i|position_x\(5) & (!\vga_sync_i|Add0~9\)) # (!\vga_sync_i|position_x\(5) & ((\vga_sync_i|Add0~9\) # (GND)))
-- \vga_sync_i|Add0~11\ = CARRY((!\vga_sync_i|Add0~9\) # (!\vga_sync_i|position_x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(5),
	datad => VCC,
	cin => \vga_sync_i|Add0~9\,
	combout => \vga_sync_i|Add0~10_combout\,
	cout => \vga_sync_i|Add0~11\);

-- Location: LCCOMB_X26_Y12_N26
\vga_sync_i|position_x~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_x~1_combout\ = (\vga_sync_i|Add0~10_combout\ & !\vga_sync_i|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|Add0~10_combout\,
	datad => \vga_sync_i|Equal0~1_combout\,
	combout => \vga_sync_i|position_x~1_combout\);

-- Location: FF_X26_Y12_N27
\vga_sync_i|position_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|position_x~1_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(5));

-- Location: LCCOMB_X26_Y12_N16
\vga_sync_i|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~12_combout\ = (\vga_sync_i|position_x\(6) & (\vga_sync_i|Add0~11\ $ (GND))) # (!\vga_sync_i|position_x\(6) & (!\vga_sync_i|Add0~11\ & VCC))
-- \vga_sync_i|Add0~13\ = CARRY((\vga_sync_i|position_x\(6) & !\vga_sync_i|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(6),
	datad => VCC,
	cin => \vga_sync_i|Add0~11\,
	combout => \vga_sync_i|Add0~12_combout\,
	cout => \vga_sync_i|Add0~13\);

-- Location: FF_X26_Y12_N17
\vga_sync_i|position_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add0~12_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(6));

-- Location: LCCOMB_X26_Y12_N18
\vga_sync_i|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~14_combout\ = (\vga_sync_i|position_x\(7) & (!\vga_sync_i|Add0~13\)) # (!\vga_sync_i|position_x\(7) & ((\vga_sync_i|Add0~13\) # (GND)))
-- \vga_sync_i|Add0~15\ = CARRY((!\vga_sync_i|Add0~13\) # (!\vga_sync_i|position_x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(7),
	datad => VCC,
	cin => \vga_sync_i|Add0~13\,
	combout => \vga_sync_i|Add0~14_combout\,
	cout => \vga_sync_i|Add0~15\);

-- Location: FF_X26_Y12_N19
\vga_sync_i|position_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add0~14_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(7));

-- Location: LCCOMB_X26_Y13_N26
\cell_ctrl_i|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal8~0_combout\ = (!\vga_sync_i|position_x\(6) & (\vga_sync_i|position_x\(8) & (!\vga_sync_i|position_x\(5) & !\vga_sync_i|position_x\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(6),
	datab => \vga_sync_i|position_x\(8),
	datac => \vga_sync_i|position_x\(5),
	datad => \vga_sync_i|position_x\(7),
	combout => \cell_ctrl_i|Equal8~0_combout\);

-- Location: LCCOMB_X25_Y14_N0
\vga_sync_i|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Equal0~0_combout\ = (\vga_sync_i|position_x\(3) & (\vga_sync_i|position_x\(4) & (\vga_sync_i|position_x\(9) & \vga_sync_i|position_x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(3),
	datab => \vga_sync_i|position_x\(4),
	datac => \vga_sync_i|position_x\(9),
	datad => \vga_sync_i|position_x\(2),
	combout => \vga_sync_i|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y14_N18
\vga_sync_i|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Equal0~1_combout\ = (\vga_sync_i|position_x\(0) & (\vga_sync_i|position_x\(1) & (\cell_ctrl_i|Equal8~0_combout\ & \vga_sync_i|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(0),
	datab => \vga_sync_i|position_x\(1),
	datac => \cell_ctrl_i|Equal8~0_combout\,
	datad => \vga_sync_i|Equal0~0_combout\,
	combout => \vga_sync_i|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y12_N20
\vga_sync_i|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~16_combout\ = (\vga_sync_i|position_x\(8) & (\vga_sync_i|Add0~15\ $ (GND))) # (!\vga_sync_i|position_x\(8) & (!\vga_sync_i|Add0~15\ & VCC))
-- \vga_sync_i|Add0~17\ = CARRY((\vga_sync_i|position_x\(8) & !\vga_sync_i|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(8),
	datad => VCC,
	cin => \vga_sync_i|Add0~15\,
	combout => \vga_sync_i|Add0~16_combout\,
	cout => \vga_sync_i|Add0~17\);

-- Location: LCCOMB_X26_Y12_N0
\vga_sync_i|position_x~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_x~0_combout\ = (!\vga_sync_i|Equal0~1_combout\ & \vga_sync_i|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|Equal0~1_combout\,
	datad => \vga_sync_i|Add0~16_combout\,
	combout => \vga_sync_i|position_x~0_combout\);

-- Location: FF_X26_Y12_N1
\vga_sync_i|position_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|position_x~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(8));

-- Location: LCCOMB_X26_Y12_N22
\vga_sync_i|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add0~18_combout\ = \vga_sync_i|Add0~17\ $ (\vga_sync_i|position_x\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \vga_sync_i|position_x\(9),
	cin => \vga_sync_i|Add0~17\,
	combout => \vga_sync_i|Add0~18_combout\);

-- Location: LCCOMB_X26_Y12_N24
\vga_sync_i|position_x~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_x~2_combout\ = (\vga_sync_i|Add0~18_combout\ & !\vga_sync_i|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|Add0~18_combout\,
	datad => \vga_sync_i|Equal0~1_combout\,
	combout => \vga_sync_i|position_x~2_combout\);

-- Location: FF_X26_Y12_N25
\vga_sync_i|position_x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|position_x~2_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|pixel_tick~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_x\(9));

-- Location: LCCOMB_X25_Y8_N10
\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ = \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\ = CARRY(\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\,
	cout => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\);

-- Location: LCCOMB_X25_Y8_N12
\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ = (\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & (!\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\)) # (!\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
-- ((\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\) # (GND)))
-- \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\ = CARRY((!\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\) # (!\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\,
	combout => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\,
	cout => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\);

-- Location: LCCOMB_X25_Y8_N2
\pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ = (\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ & (!\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # (!\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\,
	datac => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\);

-- Location: FF_X25_Y8_N3
\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X25_Y8_N14
\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ = !\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\,
	combout => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\);

-- Location: LCCOMB_X25_Y8_N0
\pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ = (\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ & (!\pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # (!\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\,
	datab => \pix_x1_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\,
	datac => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	combout => \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\);

-- Location: FF_X25_Y8_N1
\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \pix_x1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: LCCOMB_X25_Y8_N4
\pix_x1_rtl_0|auto_generated|dffe3a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ = \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \pix_x1_rtl_0|auto_generated|dffe3a[0]~feeder_combout\);

-- Location: FF_X25_Y8_N5
\pix_x1_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \pix_x1_rtl_0|auto_generated|dffe3a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_x1_rtl_0|auto_generated|dffe3a\(0));

-- Location: LCCOMB_X25_Y8_N6
\pix_x1_rtl_0|auto_generated|dffe3a[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|dffe3a[1]~0_combout\ = !\pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	combout => \pix_x1_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X25_Y8_N7
\pix_x1_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \pix_x1_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pix_x1_rtl_0|auto_generated|dffe3a\(1));

-- Location: LCCOMB_X25_Y8_N8
\pix_x1_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \pix_x1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = !\pix_x1_rtl_0|auto_generated|dffe3a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|dffe3a\(1),
	combout => \pix_x1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: LCCOMB_X24_Y12_N8
\vga_sync_i|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~0_combout\ = \vga_sync_i|position_y\(0) $ (VCC)
-- \vga_sync_i|Add1~1\ = CARRY(\vga_sync_i|position_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_y\(0),
	datad => VCC,
	combout => \vga_sync_i|Add1~0_combout\,
	cout => \vga_sync_i|Add1~1\);

-- Location: LCCOMB_X24_Y12_N2
\vga_sync_i|position_y~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_y~1_combout\ = (\vga_sync_i|Add1~0_combout\ & !\vga_sync_i|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|Add1~0_combout\,
	datad => \vga_sync_i|Equal1~2_combout\,
	combout => \vga_sync_i|position_y~1_combout\);

-- Location: LCCOMB_X26_Y12_N28
\vga_sync_i|position_y_p~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_y_p~0_combout\ = (\vga_sync_i|Equal0~1_combout\ & \vga_sync_i|pixel_tick~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|Equal0~1_combout\,
	datad => \vga_sync_i|pixel_tick~q\,
	combout => \vga_sync_i|position_y_p~0_combout\);

-- Location: FF_X24_Y12_N3
\vga_sync_i|position_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|position_y~1_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(0));

-- Location: LCCOMB_X24_Y12_N10
\vga_sync_i|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~2_combout\ = (\vga_sync_i|position_y\(1) & (!\vga_sync_i|Add1~1\)) # (!\vga_sync_i|position_y\(1) & ((\vga_sync_i|Add1~1\) # (GND)))
-- \vga_sync_i|Add1~3\ = CARRY((!\vga_sync_i|Add1~1\) # (!\vga_sync_i|position_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(1),
	datad => VCC,
	cin => \vga_sync_i|Add1~1\,
	combout => \vga_sync_i|Add1~2_combout\,
	cout => \vga_sync_i|Add1~3\);

-- Location: FF_X24_Y12_N11
\vga_sync_i|position_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add1~2_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(1));

-- Location: LCCOMB_X22_Y15_N0
\vga_sync_i|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Equal1~1_combout\ = (!\vga_sync_i|position_y\(5) & (!\vga_sync_i|position_y\(4) & (!\vga_sync_i|position_y\(0) & !\vga_sync_i|position_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(5),
	datab => \vga_sync_i|position_y\(4),
	datac => \vga_sync_i|position_y\(0),
	datad => \vga_sync_i|position_y\(1),
	combout => \vga_sync_i|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y12_N28
\vga_sync_i|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Equal1~0_combout\ = (\vga_sync_i|position_y\(9) & (!\vga_sync_i|position_y\(8) & (!\vga_sync_i|position_y\(7) & !\vga_sync_i|position_y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(9),
	datab => \vga_sync_i|position_y\(8),
	datac => \vga_sync_i|position_y\(7),
	datad => \vga_sync_i|position_y\(6),
	combout => \vga_sync_i|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y12_N6
\vga_sync_i|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Equal1~2_combout\ = (\vga_sync_i|position_y\(2) & (\vga_sync_i|position_y\(3) & (\vga_sync_i|Equal1~1_combout\ & \vga_sync_i|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(2),
	datab => \vga_sync_i|position_y\(3),
	datac => \vga_sync_i|Equal1~1_combout\,
	datad => \vga_sync_i|Equal1~0_combout\,
	combout => \vga_sync_i|Equal1~2_combout\);

-- Location: LCCOMB_X24_Y12_N12
\vga_sync_i|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~4_combout\ = (\vga_sync_i|position_y\(2) & (\vga_sync_i|Add1~3\ $ (GND))) # (!\vga_sync_i|position_y\(2) & (!\vga_sync_i|Add1~3\ & VCC))
-- \vga_sync_i|Add1~5\ = CARRY((\vga_sync_i|position_y\(2) & !\vga_sync_i|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(2),
	datad => VCC,
	cin => \vga_sync_i|Add1~3\,
	combout => \vga_sync_i|Add1~4_combout\,
	cout => \vga_sync_i|Add1~5\);

-- Location: LCCOMB_X24_Y12_N30
\vga_sync_i|position_y~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_y~3_combout\ = (!\vga_sync_i|Equal1~2_combout\ & \vga_sync_i|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|Equal1~2_combout\,
	datad => \vga_sync_i|Add1~4_combout\,
	combout => \vga_sync_i|position_y~3_combout\);

-- Location: FF_X24_Y12_N31
\vga_sync_i|position_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|position_y~3_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(2));

-- Location: LCCOMB_X24_Y12_N14
\vga_sync_i|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~6_combout\ = (\vga_sync_i|position_y\(3) & (!\vga_sync_i|Add1~5\)) # (!\vga_sync_i|position_y\(3) & ((\vga_sync_i|Add1~5\) # (GND)))
-- \vga_sync_i|Add1~7\ = CARRY((!\vga_sync_i|Add1~5\) # (!\vga_sync_i|position_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_y\(3),
	datad => VCC,
	cin => \vga_sync_i|Add1~5\,
	combout => \vga_sync_i|Add1~6_combout\,
	cout => \vga_sync_i|Add1~7\);

-- Location: LCCOMB_X24_Y12_N4
\vga_sync_i|position_y~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_y~2_combout\ = (\vga_sync_i|Add1~6_combout\ & !\vga_sync_i|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|Add1~6_combout\,
	datad => \vga_sync_i|Equal1~2_combout\,
	combout => \vga_sync_i|position_y~2_combout\);

-- Location: FF_X24_Y12_N5
\vga_sync_i|position_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|position_y~2_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(3));

-- Location: LCCOMB_X24_Y12_N16
\vga_sync_i|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~8_combout\ = (\vga_sync_i|position_y\(4) & (\vga_sync_i|Add1~7\ $ (GND))) # (!\vga_sync_i|position_y\(4) & (!\vga_sync_i|Add1~7\ & VCC))
-- \vga_sync_i|Add1~9\ = CARRY((\vga_sync_i|position_y\(4) & !\vga_sync_i|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_y\(4),
	datad => VCC,
	cin => \vga_sync_i|Add1~7\,
	combout => \vga_sync_i|Add1~8_combout\,
	cout => \vga_sync_i|Add1~9\);

-- Location: FF_X24_Y12_N17
\vga_sync_i|position_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add1~8_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(4));

-- Location: LCCOMB_X24_Y12_N18
\vga_sync_i|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~10_combout\ = (\vga_sync_i|position_y\(5) & (!\vga_sync_i|Add1~9\)) # (!\vga_sync_i|position_y\(5) & ((\vga_sync_i|Add1~9\) # (GND)))
-- \vga_sync_i|Add1~11\ = CARRY((!\vga_sync_i|Add1~9\) # (!\vga_sync_i|position_y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_y\(5),
	datad => VCC,
	cin => \vga_sync_i|Add1~9\,
	combout => \vga_sync_i|Add1~10_combout\,
	cout => \vga_sync_i|Add1~11\);

-- Location: FF_X24_Y12_N19
\vga_sync_i|position_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add1~10_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(5));

-- Location: LCCOMB_X24_Y12_N20
\vga_sync_i|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~12_combout\ = (\vga_sync_i|position_y\(6) & (\vga_sync_i|Add1~11\ $ (GND))) # (!\vga_sync_i|position_y\(6) & (!\vga_sync_i|Add1~11\ & VCC))
-- \vga_sync_i|Add1~13\ = CARRY((\vga_sync_i|position_y\(6) & !\vga_sync_i|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_y\(6),
	datad => VCC,
	cin => \vga_sync_i|Add1~11\,
	combout => \vga_sync_i|Add1~12_combout\,
	cout => \vga_sync_i|Add1~13\);

-- Location: FF_X24_Y12_N21
\vga_sync_i|position_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add1~12_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(6));

-- Location: LCCOMB_X24_Y12_N22
\vga_sync_i|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~14_combout\ = (\vga_sync_i|position_y\(7) & (!\vga_sync_i|Add1~13\)) # (!\vga_sync_i|position_y\(7) & ((\vga_sync_i|Add1~13\) # (GND)))
-- \vga_sync_i|Add1~15\ = CARRY((!\vga_sync_i|Add1~13\) # (!\vga_sync_i|position_y\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(7),
	datad => VCC,
	cin => \vga_sync_i|Add1~13\,
	combout => \vga_sync_i|Add1~14_combout\,
	cout => \vga_sync_i|Add1~15\);

-- Location: FF_X24_Y12_N23
\vga_sync_i|position_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add1~14_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(7));

-- Location: LCCOMB_X24_Y12_N24
\vga_sync_i|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~16_combout\ = (\vga_sync_i|position_y\(8) & (\vga_sync_i|Add1~15\ $ (GND))) # (!\vga_sync_i|position_y\(8) & (!\vga_sync_i|Add1~15\ & VCC))
-- \vga_sync_i|Add1~17\ = CARRY((\vga_sync_i|position_y\(8) & !\vga_sync_i|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_y\(8),
	datad => VCC,
	cin => \vga_sync_i|Add1~15\,
	combout => \vga_sync_i|Add1~16_combout\,
	cout => \vga_sync_i|Add1~17\);

-- Location: FF_X24_Y12_N25
\vga_sync_i|position_y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|Add1~16_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(8));

-- Location: LCCOMB_X24_Y12_N26
\vga_sync_i|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|Add1~18_combout\ = \vga_sync_i|Add1~17\ $ (\vga_sync_i|position_y\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \vga_sync_i|position_y\(9),
	cin => \vga_sync_i|Add1~17\,
	combout => \vga_sync_i|Add1~18_combout\);

-- Location: LCCOMB_X24_Y12_N0
\vga_sync_i|position_y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|position_y~0_combout\ = (\vga_sync_i|Add1~18_combout\ & !\vga_sync_i|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|Add1~18_combout\,
	datad => \vga_sync_i|Equal1~2_combout\,
	combout => \vga_sync_i|position_y~0_combout\);

-- Location: FF_X24_Y12_N1
\vga_sync_i|position_y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|position_y~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \vga_sync_i|position_y_p~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|position_y\(9));

-- Location: M9K_X27_Y11_N0
\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 3,
	port_a_logical_ram_width => 20,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 2,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 3,
	port_b_logical_ram_width => 20,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	clk1 => GND,
	portadatain => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\,
	portaaddr => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\,
	portbaddr => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y12_N30
\cell_ctrl_i|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal0~0_combout\ = (!\vga_sync_i|position_x\(3) & (!\vga_sync_i|position_x\(4) & (!\vga_sync_i|position_x\(2) & !\vga_sync_i|position_x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(3),
	datab => \vga_sync_i|position_x\(4),
	datac => \vga_sync_i|position_x\(2),
	datad => \vga_sync_i|position_x\(1),
	combout => \cell_ctrl_i|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y13_N28
\cell_ctrl_i|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal0~1_combout\ = (!\vga_sync_i|position_x\(7) & !\vga_sync_i|position_x\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(7),
	datad => \vga_sync_i|position_x\(8),
	combout => \cell_ctrl_i|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y13_N20
\cell_ctrl_i|WideNor0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideNor0~0_combout\ = (!\vga_sync_i|position_x\(0) & (\cell_ctrl_i|Equal0~0_combout\ & ((\cell_ctrl_i|Equal0~1_combout\) # (!\vga_sync_i|position_x\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(9),
	datab => \vga_sync_i|position_x\(0),
	datac => \cell_ctrl_i|Equal0~0_combout\,
	datad => \cell_ctrl_i|Equal0~1_combout\,
	combout => \cell_ctrl_i|WideNor0~0_combout\);

-- Location: FF_X28_Y13_N21
\cell_ctrl_i|k_set_x\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideNor0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|k_set_x~q\);

-- Location: FF_X28_Y13_N29
\cell_ctrl_i|sig_kset_x\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|k_set_x~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|sig_kset_x~q\);

-- Location: FF_X21_Y9_N27
\cell_ctrl_i|KOMP_SET_X\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|sig_kset_x~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|KOMP_SET_X~q\);

-- Location: IOIBUF_X34_Y17_N22
\PS2_DATA~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_DATA,
	o => \PS2_DATA~input_o\);

-- Location: LCCOMB_X29_Y15_N0
\ps2_i|ps2_rx_1|sig_ps2rx_data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[7]~feeder_combout\ = \PS2_DATA~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PS2_DATA~input_o\,
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[7]~feeder_combout\);

-- Location: IOIBUF_X34_Y17_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: FF_X32_Y18_N17
\ps2_i|ps2_debouncer_i|data_shreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \PS2_CLK~input_o\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_debouncer_i|data_shreg\(0));

-- Location: LCCOMB_X32_Y18_N6
\ps2_i|ps2_debouncer_i|data_shreg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_debouncer_i|data_shreg[1]~feeder_combout\ = \ps2_i|ps2_debouncer_i|data_shreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_debouncer_i|data_shreg\(0),
	combout => \ps2_i|ps2_debouncer_i|data_shreg[1]~feeder_combout\);

-- Location: FF_X32_Y18_N7
\ps2_i|ps2_debouncer_i|data_shreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_debouncer_i|data_shreg[1]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_debouncer_i|data_shreg\(1));

-- Location: LCCOMB_X32_Y18_N12
\ps2_i|ps2_debouncer_i|data_shreg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_debouncer_i|data_shreg[2]~feeder_combout\ = \ps2_i|ps2_debouncer_i|data_shreg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_debouncer_i|data_shreg\(1),
	combout => \ps2_i|ps2_debouncer_i|data_shreg[2]~feeder_combout\);

-- Location: FF_X32_Y18_N13
\ps2_i|ps2_debouncer_i|data_shreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_debouncer_i|data_shreg[2]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_debouncer_i|data_shreg\(2));

-- Location: LCCOMB_X32_Y18_N26
\ps2_i|ps2_debouncer_i|data_shreg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_debouncer_i|data_shreg[3]~feeder_combout\ = \ps2_i|ps2_debouncer_i|data_shreg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_debouncer_i|data_shreg\(2),
	combout => \ps2_i|ps2_debouncer_i|data_shreg[3]~feeder_combout\);

-- Location: FF_X32_Y18_N27
\ps2_i|ps2_debouncer_i|data_shreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_debouncer_i|data_shreg[3]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_debouncer_i|data_shreg\(3));

-- Location: LCCOMB_X32_Y18_N24
\ps2_i|ps2_debouncer_i|data_deb_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_debouncer_i|data_deb_reg~0_combout\ = (\ps2_i|ps2_debouncer_i|data_shreg\(2) & (\ps2_i|ps2_debouncer_i|data_shreg\(0) & (\ps2_i|ps2_debouncer_i|data_shreg\(3) & \ps2_i|ps2_debouncer_i|data_shreg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_debouncer_i|data_shreg\(2),
	datab => \ps2_i|ps2_debouncer_i|data_shreg\(0),
	datac => \ps2_i|ps2_debouncer_i|data_shreg\(3),
	datad => \ps2_i|ps2_debouncer_i|data_shreg\(1),
	combout => \ps2_i|ps2_debouncer_i|data_deb_reg~0_combout\);

-- Location: FF_X32_Y18_N25
\ps2_i|ps2_debouncer_i|data_deb_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_debouncer_i|data_deb_reg~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_debouncer_i|data_deb_reg~q\);

-- Location: LCCOMB_X31_Y17_N6
\ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~feeder_combout\ = \ps2_i|ps2_debouncer_i|data_deb_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_debouncer_i|data_deb_reg~q\,
	combout => \ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~feeder_combout\);

-- Location: FF_X31_Y17_N7
\ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~q\);

-- Location: LCCOMB_X31_Y17_N2
\ps2_i|ps2_rx_1|falling_edge_detector_i|sig_vystup\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|falling_edge_detector_i|sig_vystup~combout\ = (\ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~q\ & !\ps2_i|ps2_debouncer_i|data_deb_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|falling_edge_detector_i|predchozi_vstup~q\,
	datad => \ps2_i|ps2_debouncer_i|data_deb_reg~q\,
	combout => \ps2_i|ps2_rx_1|falling_edge_detector_i|sig_vystup~combout\);

-- Location: FF_X31_Y17_N3
\ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|falling_edge_detector_i|sig_vystup~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\);

-- Location: LCCOMB_X31_Y17_N8
\ps2_i|ps2_rx_1|ps2_bit_count[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|ps2_bit_count[0]~4_combout\ = (\ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\ & (\ps2_i|ps2_rx_1|ps2_bit_count\(0) $ (VCC))) # (!\ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\ & (\ps2_i|ps2_rx_1|ps2_bit_count\(0) & VCC))
-- \ps2_i|ps2_rx_1|ps2_bit_count[0]~5\ = CARRY((\ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\ & \ps2_i|ps2_rx_1|ps2_bit_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\,
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(0),
	datad => VCC,
	combout => \ps2_i|ps2_rx_1|ps2_bit_count[0]~4_combout\,
	cout => \ps2_i|ps2_rx_1|ps2_bit_count[0]~5\);

-- Location: LCCOMB_X31_Y17_N10
\ps2_i|ps2_rx_1|ps2_bit_count[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|ps2_bit_count[1]~6_combout\ = (\ps2_i|ps2_rx_1|ps2_bit_count\(1) & (!\ps2_i|ps2_rx_1|ps2_bit_count[0]~5\)) # (!\ps2_i|ps2_rx_1|ps2_bit_count\(1) & ((\ps2_i|ps2_rx_1|ps2_bit_count[0]~5\) # (GND)))
-- \ps2_i|ps2_rx_1|ps2_bit_count[1]~7\ = CARRY((!\ps2_i|ps2_rx_1|ps2_bit_count[0]~5\) # (!\ps2_i|ps2_rx_1|ps2_bit_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(1),
	datad => VCC,
	cin => \ps2_i|ps2_rx_1|ps2_bit_count[0]~5\,
	combout => \ps2_i|ps2_rx_1|ps2_bit_count[1]~6_combout\,
	cout => \ps2_i|ps2_rx_1|ps2_bit_count[1]~7\);

-- Location: LCCOMB_X31_Y17_N12
\ps2_i|ps2_rx_1|ps2_bit_count[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|ps2_bit_count[2]~8_combout\ = (\ps2_i|ps2_rx_1|ps2_bit_count\(2) & (\ps2_i|ps2_rx_1|ps2_bit_count[1]~7\ $ (GND))) # (!\ps2_i|ps2_rx_1|ps2_bit_count\(2) & (!\ps2_i|ps2_rx_1|ps2_bit_count[1]~7\ & VCC))
-- \ps2_i|ps2_rx_1|ps2_bit_count[2]~9\ = CARRY((\ps2_i|ps2_rx_1|ps2_bit_count\(2) & !\ps2_i|ps2_rx_1|ps2_bit_count[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|ps2_bit_count\(2),
	datad => VCC,
	cin => \ps2_i|ps2_rx_1|ps2_bit_count[1]~7\,
	combout => \ps2_i|ps2_rx_1|ps2_bit_count[2]~8_combout\,
	cout => \ps2_i|ps2_rx_1|ps2_bit_count[2]~9\);

-- Location: FF_X31_Y17_N13
\ps2_i|ps2_rx_1|ps2_bit_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|ps2_bit_count[2]~8_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \ps2_i|ps2_rx_1|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|ps2_bit_count\(2));

-- Location: LCCOMB_X31_Y17_N14
\ps2_i|ps2_rx_1|ps2_bit_count[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|ps2_bit_count[3]~10_combout\ = \ps2_i|ps2_rx_1|ps2_bit_count\(3) $ (\ps2_i|ps2_rx_1|ps2_bit_count[2]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(3),
	cin => \ps2_i|ps2_rx_1|ps2_bit_count[2]~9\,
	combout => \ps2_i|ps2_rx_1|ps2_bit_count[3]~10_combout\);

-- Location: FF_X31_Y17_N15
\ps2_i|ps2_rx_1|ps2_bit_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|ps2_bit_count[3]~10_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \ps2_i|ps2_rx_1|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|ps2_bit_count\(3));

-- Location: LCCOMB_X31_Y17_N30
\ps2_i|ps2_rx_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|Equal0~0_combout\ = (\ps2_i|ps2_rx_1|ps2_bit_count\(1) & (\ps2_i|ps2_rx_1|ps2_bit_count\(3) & (\ps2_i|ps2_rx_1|ps2_bit_count\(0) & !\ps2_i|ps2_rx_1|ps2_bit_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|ps2_bit_count\(1),
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(3),
	datac => \ps2_i|ps2_rx_1|ps2_bit_count\(0),
	datad => \ps2_i|ps2_rx_1|ps2_bit_count\(2),
	combout => \ps2_i|ps2_rx_1|Equal0~0_combout\);

-- Location: FF_X31_Y17_N9
\ps2_i|ps2_rx_1|ps2_bit_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|ps2_bit_count[0]~4_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \ps2_i|ps2_rx_1|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|ps2_bit_count\(0));

-- Location: FF_X31_Y17_N11
\ps2_i|ps2_rx_1|ps2_bit_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|ps2_bit_count[1]~6_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \ps2_i|ps2_rx_1|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|ps2_bit_count\(1));

-- Location: LCCOMB_X31_Y17_N28
\ps2_i|ps2_rx_1|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|process_4~0_combout\ = \ps2_i|ps2_rx_1|ps2_bit_count\(3) $ (((\ps2_i|ps2_rx_1|ps2_bit_count\(1)) # ((\ps2_i|ps2_rx_1|ps2_bit_count\(0)) # (\ps2_i|ps2_rx_1|ps2_bit_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|ps2_bit_count\(1),
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(3),
	datac => \ps2_i|ps2_rx_1|ps2_bit_count\(0),
	datad => \ps2_i|ps2_rx_1|ps2_bit_count\(2),
	combout => \ps2_i|ps2_rx_1|process_4~0_combout\);

-- Location: LCCOMB_X31_Y17_N22
\ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\ = (\ps2_i|ps2_rx_1|process_4~0_combout\ & \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|ps2_rx_1|process_4~0_combout\,
	datad => \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\,
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\);

-- Location: FF_X29_Y15_N1
\ps2_i|ps2_rx_1|sig_ps2rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data[7]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(7));

-- Location: LCCOMB_X29_Y15_N24
\ps2_i|ps2_rx_1|sig_ps2rx_data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[6]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(7),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[6]~feeder_combout\);

-- Location: FF_X29_Y15_N25
\ps2_i|ps2_rx_1|sig_ps2rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data[6]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(6));

-- Location: LCCOMB_X29_Y15_N6
\ps2_i|ps2_rx_1|sig_ps2rx_data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[5]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(6),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[5]~feeder_combout\);

-- Location: FF_X29_Y15_N7
\ps2_i|ps2_rx_1|sig_ps2rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data[5]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(5));

-- Location: LCCOMB_X29_Y15_N26
\ps2_i|ps2_rx_1|sig_ps2rx_data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[4]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(5),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[4]~feeder_combout\);

-- Location: FF_X29_Y15_N27
\ps2_i|ps2_rx_1|sig_ps2rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data[4]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(4));

-- Location: LCCOMB_X29_Y15_N20
\ps2_i|ps2_rx_1|sig_ps2rx_data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[3]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(4),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[3]~feeder_combout\);

-- Location: FF_X29_Y15_N21
\ps2_i|ps2_rx_1|sig_ps2rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data[3]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(3));

-- Location: LCCOMB_X29_Y15_N4
\ps2_i|ps2_rx_1|sig_ps2rx_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[2]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(3),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[2]~feeder_combout\);

-- Location: FF_X29_Y15_N5
\ps2_i|ps2_rx_1|sig_ps2rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data[2]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(2));

-- Location: FF_X29_Y15_N9
\ps2_i|ps2_rx_1|sig_ps2rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ps2_i|ps2_rx_1|sig_ps2rx_data\(2),
	sload => VCC,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(1));

-- Location: LCCOMB_X29_Y15_N30
\ps2_i|ps2_rx_1|sig_ps2rx_data2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data2[1]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(1),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data2[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N26
\ps2_i|ps2_rx_1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|Equal2~0_combout\ = (\ps2_i|ps2_rx_1|ps2_bit_count\(1) & (\ps2_i|ps2_rx_1|ps2_bit_count\(3) & (!\ps2_i|ps2_rx_1|ps2_bit_count\(0) & !\ps2_i|ps2_rx_1|ps2_bit_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|ps2_bit_count\(1),
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(3),
	datac => \ps2_i|ps2_rx_1|ps2_bit_count\(0),
	datad => \ps2_i|ps2_rx_1|ps2_bit_count\(2),
	combout => \ps2_i|ps2_rx_1|Equal2~0_combout\);

-- Location: FF_X29_Y15_N31
\ps2_i|ps2_rx_1|sig_ps2rx_data2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data2[1]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(1));

-- Location: LCCOMB_X30_Y16_N24
\ps2_i|kb_code_1|ps2_code~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~6_combout\ = (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(1) & \reset_sync_i|reset_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(1),
	datac => \reset_sync_i|reset_reg~q\,
	combout => \ps2_i|kb_code_1|ps2_code~6_combout\);

-- Location: LCCOMB_X31_Y17_N0
\ps2_i|ps2_rx_1|parity_ps2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|parity_ps2~0_combout\ = (!\ps2_i|ps2_rx_1|ps2_bit_count\(2) & (!\ps2_i|ps2_rx_1|ps2_bit_count\(1) & (\ps2_i|ps2_rx_1|ps2_bit_count\(0) & \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|ps2_bit_count\(2),
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(1),
	datac => \ps2_i|ps2_rx_1|ps2_bit_count\(0),
	datad => \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\,
	combout => \ps2_i|ps2_rx_1|parity_ps2~0_combout\);

-- Location: LCCOMB_X31_Y17_N4
\ps2_i|ps2_rx_1|parity_ps2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|parity_ps2~1_combout\ = (\ps2_i|ps2_rx_1|ps2_bit_count\(3) & ((\ps2_i|ps2_rx_1|parity_ps2~0_combout\ & (\PS2_DATA~input_o\)) # (!\ps2_i|ps2_rx_1|parity_ps2~0_combout\ & ((\ps2_i|ps2_rx_1|parity_ps2~q\))))) # 
-- (!\ps2_i|ps2_rx_1|ps2_bit_count\(3) & (((\ps2_i|ps2_rx_1|parity_ps2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PS2_DATA~input_o\,
	datab => \ps2_i|ps2_rx_1|ps2_bit_count\(3),
	datac => \ps2_i|ps2_rx_1|parity_ps2~q\,
	datad => \ps2_i|ps2_rx_1|parity_ps2~0_combout\,
	combout => \ps2_i|ps2_rx_1|parity_ps2~1_combout\);

-- Location: FF_X31_Y17_N5
\ps2_i|ps2_rx_1|parity_ps2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|parity_ps2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|parity_ps2~q\);

-- Location: LCCOMB_X29_Y15_N28
\ps2_i|ps2_rx_1|sig_ps2rx_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(1),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~feeder_combout\);

-- Location: FF_X29_Y15_N29
\ps2_i|ps2_rx_1|sig_ps2rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|sig_ps2rx_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data\(0));

-- Location: LCCOMB_X29_Y15_N16
\ps2_i|ps2_rx_1|sig_ps2rx_data2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data2[0]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(0),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data2[0]~feeder_combout\);

-- Location: FF_X29_Y15_N17
\ps2_i|ps2_rx_1|sig_ps2rx_data2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data2[0]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(0));

-- Location: FF_X29_Y15_N13
\ps2_i|ps2_rx_1|sig_ps2rx_data2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ps2_i|ps2_rx_1|sig_ps2rx_data\(5),
	sload => VCC,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(5));

-- Location: LCCOMB_X29_Y15_N2
\ps2_i|ps2_rx_1|sig_ps2rx_data2[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data2[6]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(6),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data2[6]~feeder_combout\);

-- Location: FF_X29_Y15_N3
\ps2_i|ps2_rx_1|sig_ps2rx_data2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data2[6]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(6));

-- Location: LCCOMB_X29_Y15_N12
\ps2_i|ps2_rx_1|process_7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|process_7~1_combout\ = \ps2_i|ps2_rx_1|parity_ps2~q\ $ (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(0) $ (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(5) $ (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|parity_ps2~q\,
	datab => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(0),
	datac => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(5),
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(6),
	combout => \ps2_i|ps2_rx_1|process_7~1_combout\);

-- Location: LCCOMB_X29_Y15_N14
\ps2_i|ps2_rx_1|sig_ps2rx_data2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data2[3]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(3),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data2[3]~feeder_combout\);

-- Location: FF_X29_Y15_N15
\ps2_i|ps2_rx_1|sig_ps2rx_data2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data2[3]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(3));

-- Location: FF_X29_Y15_N23
\ps2_i|ps2_rx_1|sig_ps2rx_data2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ps2_i|ps2_rx_1|sig_ps2rx_data\(2),
	sload => VCC,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(2));

-- Location: LCCOMB_X29_Y15_N18
\ps2_i|ps2_rx_1|sig_ps2rx_data2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data2[4]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(4),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data2[4]~feeder_combout\);

-- Location: FF_X29_Y15_N19
\ps2_i|ps2_rx_1|sig_ps2rx_data2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data2[4]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(4));

-- Location: LCCOMB_X29_Y15_N22
\ps2_i|ps2_rx_1|process_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|process_7~0_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data2\(1) $ (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(3) $ (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(2) $ (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(1),
	datab => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(3),
	datac => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(2),
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(4),
	combout => \ps2_i|ps2_rx_1|process_7~0_combout\);

-- Location: LCCOMB_X29_Y15_N10
\ps2_i|ps2_rx_1|sig_ps2rx_data2[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|sig_ps2rx_data2[7]~feeder_combout\ = \ps2_i|ps2_rx_1|sig_ps2rx_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data\(7),
	combout => \ps2_i|ps2_rx_1|sig_ps2rx_data2[7]~feeder_combout\);

-- Location: FF_X29_Y15_N11
\ps2_i|ps2_rx_1|sig_ps2rx_data2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|sig_ps2rx_data2[7]~feeder_combout\,
	ena => \ps2_i|ps2_rx_1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(7));

-- Location: LCCOMB_X30_Y16_N6
\ps2_i|ps2_rx_1|process_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|process_7~2_combout\ = \ps2_i|ps2_rx_1|process_7~1_combout\ $ (\ps2_i|ps2_rx_1|process_7~0_combout\ $ (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|ps2_rx_1|process_7~1_combout\,
	datac => \ps2_i|ps2_rx_1|process_7~0_combout\,
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(7),
	combout => \ps2_i|ps2_rx_1|process_7~2_combout\);

-- Location: FF_X30_Y16_N7
\ps2_i|ps2_rx_1|parity_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|process_7~2_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|parity_valid~q\);

-- Location: LCCOMB_X31_Y17_N18
\ps2_i|ps2_rx_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|Selector0~0_combout\ = (!\ps2_i|ps2_rx_1|present_st.load~q\ & ((\ps2_i|ps2_rx_1|present_st.idle~q\) # ((\ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\ & !\PS2_DATA~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|present_st.load~q\,
	datab => \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\,
	datac => \ps2_i|ps2_rx_1|present_st.idle~q\,
	datad => \PS2_DATA~input_o\,
	combout => \ps2_i|ps2_rx_1|Selector0~0_combout\);

-- Location: FF_X31_Y17_N19
\ps2_i|ps2_rx_1|present_st.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|Selector0~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|present_st.idle~q\);

-- Location: LCCOMB_X31_Y17_N20
\ps2_i|ps2_rx_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|Selector1~0_combout\ = (!\PS2_DATA~input_o\ & (!\ps2_i|ps2_rx_1|present_st.idle~q\ & \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PS2_DATA~input_o\,
	datab => \ps2_i|ps2_rx_1|present_st.idle~q\,
	datad => \ps2_i|ps2_rx_1|falling_edge_detector_i|VYSTUP~q\,
	combout => \ps2_i|ps2_rx_1|Selector1~0_combout\);

-- Location: LCCOMB_X31_Y17_N24
\ps2_i|ps2_rx_1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|Selector1~1_combout\ = (\ps2_i|ps2_rx_1|Selector1~0_combout\) # ((!\ps2_i|ps2_rx_1|Equal0~0_combout\ & \ps2_i|ps2_rx_1|present_st.dps~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|Equal0~0_combout\,
	datac => \ps2_i|ps2_rx_1|present_st.dps~q\,
	datad => \ps2_i|ps2_rx_1|Selector1~0_combout\,
	combout => \ps2_i|ps2_rx_1|Selector1~1_combout\);

-- Location: FF_X31_Y17_N25
\ps2_i|ps2_rx_1|present_st.dps\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|Selector1~1_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|present_st.dps~q\);

-- Location: LCCOMB_X31_Y17_N16
\ps2_i|ps2_rx_1|next_st.load~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|ps2_rx_1|next_st.load~0_combout\ = (\ps2_i|ps2_rx_1|Equal0~0_combout\ & \ps2_i|ps2_rx_1|present_st.dps~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ps2_i|ps2_rx_1|Equal0~0_combout\,
	datad => \ps2_i|ps2_rx_1|present_st.dps~q\,
	combout => \ps2_i|ps2_rx_1|next_st.load~0_combout\);

-- Location: FF_X31_Y17_N17
\ps2_i|ps2_rx_1|present_st.load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|ps2_rx_1|next_st.load~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|ps2_rx_1|present_st.load~q\);

-- Location: LCCOMB_X30_Y16_N8
\ps2_i|kb_code_1|ps2_code[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code[7]~1_combout\ = ((\ps2_i|ps2_rx_1|parity_valid~q\ & \ps2_i|ps2_rx_1|present_st.load~q\)) # (!\reset_sync_i|reset_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|ps2_rx_1|parity_valid~q\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|ps2_rx_1|present_st.load~q\,
	combout => \ps2_i|kb_code_1|ps2_code[7]~1_combout\);

-- Location: FF_X30_Y16_N25
\ps2_i|kb_code_1|ps2_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~6_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(1));

-- Location: LCCOMB_X30_Y16_N18
\ps2_i|kb_code_1|KEY_CODE~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~8_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|kb_code_1|ps2_code\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|kb_code_1|ps2_code\(1),
	combout => \ps2_i|kb_code_1|KEY_CODE~8_combout\);

-- Location: LCCOMB_X29_Y16_N12
\ps2_i|kb_code_1|KEY_CODE[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE[1]~feeder_combout\ = \ps2_i|kb_code_1|KEY_CODE~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|kb_code_1|KEY_CODE~8_combout\,
	combout => \ps2_i|kb_code_1|KEY_CODE[1]~feeder_combout\);

-- Location: FF_X30_Y16_N19
\ps2_i|kb_code_1|ps2_code_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~8_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(1));

-- Location: LCCOMB_X30_Y16_N12
\ps2_i|kb_code_1|ps2_code~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~8_combout\ = (\ps2_i|ps2_rx_1|sig_ps2rx_data2\(2) & \reset_sync_i|reset_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(2),
	datac => \reset_sync_i|reset_reg~q\,
	combout => \ps2_i|kb_code_1|ps2_code~8_combout\);

-- Location: FF_X30_Y16_N13
\ps2_i|kb_code_1|ps2_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~8_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(2));

-- Location: LCCOMB_X30_Y16_N4
\ps2_i|kb_code_1|KEY_CODE~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~10_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|kb_code_1|ps2_code\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|kb_code_1|ps2_code\(2),
	combout => \ps2_i|kb_code_1|KEY_CODE~10_combout\);

-- Location: FF_X30_Y16_N5
\ps2_i|kb_code_1|ps2_code_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~10_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(2));

-- Location: LCCOMB_X30_Y16_N10
\ps2_i|kb_code_1|ps2_code~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~7_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|ps2_rx_1|sig_ps2rx_data2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(0),
	combout => \ps2_i|kb_code_1|ps2_code~7_combout\);

-- Location: FF_X30_Y16_N11
\ps2_i|kb_code_1|ps2_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~7_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(0));

-- Location: LCCOMB_X30_Y16_N0
\ps2_i|kb_code_1|KEY_CODE~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~9_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|kb_code_1|ps2_code\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|kb_code_1|ps2_code\(0),
	combout => \ps2_i|kb_code_1|KEY_CODE~9_combout\);

-- Location: FF_X30_Y16_N1
\ps2_i|kb_code_1|ps2_code_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~9_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(0));

-- Location: LCCOMB_X30_Y16_N30
\ps2_i|kb_code_1|KEY_CODE[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE[1]~1_combout\ = (\reset_sync_i|reset_reg~q\ & (!\ps2_i|kb_code_1|ps2_code_last\(1) & (!\ps2_i|kb_code_1|ps2_code_last\(2) & !\ps2_i|kb_code_1|ps2_code_last\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \ps2_i|kb_code_1|ps2_code_last\(1),
	datac => \ps2_i|kb_code_1|ps2_code_last\(2),
	datad => \ps2_i|kb_code_1|ps2_code_last\(0),
	combout => \ps2_i|kb_code_1|KEY_CODE[1]~1_combout\);

-- Location: LCCOMB_X30_Y15_N12
\ps2_i|kb_code_1|ps2_code~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~4_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|ps2_rx_1|sig_ps2rx_data2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(7),
	combout => \ps2_i|kb_code_1|ps2_code~4_combout\);

-- Location: FF_X30_Y15_N13
\ps2_i|kb_code_1|ps2_code[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~4_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(7));

-- Location: LCCOMB_X30_Y15_N4
\ps2_i|kb_code_1|KEY_CODE~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~6_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|kb_code_1|ps2_code\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|kb_code_1|ps2_code\(7),
	combout => \ps2_i|kb_code_1|KEY_CODE~6_combout\);

-- Location: FF_X30_Y15_N5
\ps2_i|kb_code_1|ps2_code_last[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~6_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(7));

-- Location: LCCOMB_X30_Y15_N16
\ps2_i|kb_code_1|ps2_code~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~2_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|ps2_rx_1|sig_ps2rx_data2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(4),
	combout => \ps2_i|kb_code_1|ps2_code~2_combout\);

-- Location: FF_X30_Y15_N17
\ps2_i|kb_code_1|ps2_code[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~2_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(4));

-- Location: LCCOMB_X30_Y15_N22
\ps2_i|kb_code_1|KEY_CODE~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~4_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|kb_code_1|ps2_code\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|kb_code_1|ps2_code\(4),
	combout => \ps2_i|kb_code_1|KEY_CODE~4_combout\);

-- Location: FF_X30_Y15_N23
\ps2_i|kb_code_1|ps2_code_last[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~4_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(4));

-- Location: LCCOMB_X30_Y15_N2
\ps2_i|kb_code_1|ps2_code~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~3_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|ps2_rx_1|sig_ps2rx_data2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(6),
	combout => \ps2_i|kb_code_1|ps2_code~3_combout\);

-- Location: FF_X30_Y15_N3
\ps2_i|kb_code_1|ps2_code[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~3_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(6));

-- Location: LCCOMB_X30_Y15_N18
\ps2_i|kb_code_1|KEY_CODE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~5_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|kb_code_1|ps2_code\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|kb_code_1|ps2_code\(6),
	combout => \ps2_i|kb_code_1|KEY_CODE~5_combout\);

-- Location: FF_X30_Y15_N19
\ps2_i|kb_code_1|ps2_code_last[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~5_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(6));

-- Location: LCCOMB_X30_Y15_N24
\ps2_i|kb_code_1|ps2_code~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~0_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|ps2_rx_1|sig_ps2rx_data2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(3),
	combout => \ps2_i|kb_code_1|ps2_code~0_combout\);

-- Location: FF_X30_Y15_N25
\ps2_i|kb_code_1|ps2_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~0_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(3));

-- Location: LCCOMB_X30_Y15_N26
\ps2_i|kb_code_1|KEY_CODE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~0_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|kb_code_1|ps2_code\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|kb_code_1|ps2_code\(3),
	combout => \ps2_i|kb_code_1|KEY_CODE~0_combout\);

-- Location: FF_X30_Y15_N27
\ps2_i|kb_code_1|ps2_code_last[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~0_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(3));

-- Location: LCCOMB_X30_Y15_N14
\ps2_i|kb_code_1|ps2_code~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|ps2_code~5_combout\ = (\reset_sync_i|reset_reg~q\ & \ps2_i|ps2_rx_1|sig_ps2rx_data2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \ps2_i|ps2_rx_1|sig_ps2rx_data2\(5),
	combout => \ps2_i|kb_code_1|ps2_code~5_combout\);

-- Location: FF_X30_Y15_N15
\ps2_i|kb_code_1|ps2_code[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|ps2_code~5_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code\(5));

-- Location: LCCOMB_X30_Y15_N8
\ps2_i|kb_code_1|KEY_CODE~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE~7_combout\ = (\ps2_i|kb_code_1|ps2_code\(5) & \reset_sync_i|reset_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|kb_code_1|ps2_code\(5),
	datac => \reset_sync_i|reset_reg~q\,
	combout => \ps2_i|kb_code_1|KEY_CODE~7_combout\);

-- Location: FF_X30_Y15_N9
\ps2_i|kb_code_1|ps2_code_last[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE~7_combout\,
	ena => \ps2_i|kb_code_1|ps2_code[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|ps2_code_last\(5));

-- Location: LCCOMB_X30_Y15_N20
\ps2_i|kb_code_1|KEY_CODE[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE[1]~2_combout\ = (\ps2_i|kb_code_1|ps2_code_last\(4) & (\ps2_i|kb_code_1|ps2_code_last\(6) & (!\ps2_i|kb_code_1|ps2_code_last\(3) & \ps2_i|kb_code_1|ps2_code_last\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|ps2_code_last\(4),
	datab => \ps2_i|kb_code_1|ps2_code_last\(6),
	datac => \ps2_i|kb_code_1|ps2_code_last\(3),
	datad => \ps2_i|kb_code_1|ps2_code_last\(5),
	combout => \ps2_i|kb_code_1|KEY_CODE[1]~2_combout\);

-- Location: LCCOMB_X30_Y15_N30
\ps2_i|kb_code_1|KEY_CODE[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\ = ((!\ps2_i|kb_code_1|KEY_CODE[1]~2_combout\) # (!\ps2_i|kb_code_1|ps2_code_last\(7))) # (!\ps2_i|kb_code_1|KEY_CODE[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE[1]~1_combout\,
	datac => \ps2_i|kb_code_1|ps2_code_last\(7),
	datad => \ps2_i|kb_code_1|KEY_CODE[1]~2_combout\,
	combout => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\);

-- Location: FF_X29_Y16_N13
\ps2_i|kb_code_1|KEY_CODE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE[1]~feeder_combout\,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(1));

-- Location: LCCOMB_X29_Y16_N0
\ps2_i|kb_code_1|KEY_CODE[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE[2]~feeder_combout\ = \ps2_i|kb_code_1|KEY_CODE~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|kb_code_1|KEY_CODE~10_combout\,
	combout => \ps2_i|kb_code_1|KEY_CODE[2]~feeder_combout\);

-- Location: FF_X29_Y16_N1
\ps2_i|kb_code_1|KEY_CODE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE[2]~feeder_combout\,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(2));

-- Location: LCCOMB_X29_Y16_N18
\ps2_i|kb_code_1|KEY_CODE[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE[7]~feeder_combout\ = \ps2_i|kb_code_1|KEY_CODE~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|kb_code_1|KEY_CODE~6_combout\,
	combout => \ps2_i|kb_code_1|KEY_CODE[7]~feeder_combout\);

-- Location: FF_X29_Y16_N19
\ps2_i|kb_code_1|KEY_CODE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE[7]~feeder_combout\,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(7));

-- Location: FF_X30_Y15_N29
\ps2_i|kb_code_1|KEY_CODE[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ps2_i|kb_code_1|KEY_CODE~5_combout\,
	sload => VCC,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(6));

-- Location: LCCOMB_X29_Y16_N6
\ps2_i|kb_code_1|KEY_CODE[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|kb_code_1|KEY_CODE[0]~feeder_combout\ = \ps2_i|kb_code_1|KEY_CODE~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ps2_i|kb_code_1|KEY_CODE~9_combout\,
	combout => \ps2_i|kb_code_1|KEY_CODE[0]~feeder_combout\);

-- Location: FF_X29_Y16_N7
\ps2_i|kb_code_1|KEY_CODE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|kb_code_1|KEY_CODE[0]~feeder_combout\,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(0));

-- Location: LCCOMB_X30_Y15_N28
\ps2_i|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal3~0_combout\ = (!\ps2_i|kb_code_1|KEY_CODE\(2) & (!\ps2_i|kb_code_1|KEY_CODE\(7) & (!\ps2_i|kb_code_1|KEY_CODE\(6) & \ps2_i|kb_code_1|KEY_CODE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE\(2),
	datab => \ps2_i|kb_code_1|KEY_CODE\(7),
	datac => \ps2_i|kb_code_1|KEY_CODE\(6),
	datad => \ps2_i|kb_code_1|KEY_CODE\(0),
	combout => \ps2_i|Equal3~0_combout\);

-- Location: FF_X30_Y15_N11
\ps2_i|kb_code_1|KEY_CODE[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ps2_i|kb_code_1|KEY_CODE~4_combout\,
	sload => VCC,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(4));

-- Location: FF_X30_Y15_N7
\ps2_i|kb_code_1|KEY_CODE[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ps2_i|kb_code_1|KEY_CODE~7_combout\,
	sload => VCC,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(5));

-- Location: LCCOMB_X30_Y15_N10
\ps2_i|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal3~1_combout\ = (\ps2_i|Equal3~0_combout\ & (!\ps2_i|kb_code_1|KEY_CODE\(4) & \ps2_i|kb_code_1|KEY_CODE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|Equal3~0_combout\,
	datac => \ps2_i|kb_code_1|KEY_CODE\(4),
	datad => \ps2_i|kb_code_1|KEY_CODE\(5),
	combout => \ps2_i|Equal3~1_combout\);

-- Location: FF_X30_Y15_N1
\ps2_i|kb_code_1|KEY_CODE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ps2_i|kb_code_1|KEY_CODE~0_combout\,
	sload => VCC,
	ena => \ps2_i|kb_code_1|KEY_CODE[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|kb_code_1|KEY_CODE\(3));

-- Location: LCCOMB_X29_Y16_N10
\ps2_i|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal4~0_combout\ = (!\ps2_i|kb_code_1|KEY_CODE\(1) & (\ps2_i|Equal3~1_combout\ & \ps2_i|kb_code_1|KEY_CODE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE\(1),
	datac => \ps2_i|Equal3~1_combout\,
	datad => \ps2_i|kb_code_1|KEY_CODE\(3),
	combout => \ps2_i|Equal4~0_combout\);

-- Location: FF_X29_Y16_N11
\ps2_i|sig_key_space\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|Equal4~0_combout\,
	sclr => \reset_sync_i|ALT_INV_reset_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|sig_key_space~q\);

-- Location: LCCOMB_X29_Y16_N2
\ps2_i|rised5|a~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised5|a~feeder_combout\ = \ps2_i|sig_key_space~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|sig_key_space~q\,
	combout => \ps2_i|rised5|a~feeder_combout\);

-- Location: FF_X29_Y16_N3
\ps2_i|rised5|a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised5|a~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised5|a~q\);

-- Location: LCCOMB_X29_Y16_N14
\ps2_i|rised5|b\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised5|b~combout\ = (!\ps2_i|rised5|a~q\ & \ps2_i|sig_key_space~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|rised5|a~q\,
	datad => \ps2_i|sig_key_space~q\,
	combout => \ps2_i|rised5|b~combout\);

-- Location: FF_X29_Y16_N15
\ps2_i|rised5|VYSTUP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised5|b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised5|VYSTUP~q\);

-- Location: LCCOMB_X12_Y11_N10
\kurzor_ctrl_i|gen_addr[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[0]~8_combout\ = \kurzor_ctrl_i|gen_addr\(0) $ (VCC)
-- \kurzor_ctrl_i|gen_addr[0]~9\ = CARRY(\kurzor_ctrl_i|gen_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(0),
	datad => VCC,
	combout => \kurzor_ctrl_i|gen_addr[0]~8_combout\,
	cout => \kurzor_ctrl_i|gen_addr[0]~9\);

-- Location: FF_X12_Y11_N11
\kurzor_ctrl_i|gen_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[0]~8_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(0));

-- Location: LCCOMB_X12_Y11_N12
\kurzor_ctrl_i|gen_addr[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[1]~10_combout\ = (\kurzor_ctrl_i|gen_addr\(1) & (!\kurzor_ctrl_i|gen_addr[0]~9\)) # (!\kurzor_ctrl_i|gen_addr\(1) & ((\kurzor_ctrl_i|gen_addr[0]~9\) # (GND)))
-- \kurzor_ctrl_i|gen_addr[1]~11\ = CARRY((!\kurzor_ctrl_i|gen_addr[0]~9\) # (!\kurzor_ctrl_i|gen_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(1),
	datad => VCC,
	cin => \kurzor_ctrl_i|gen_addr[0]~9\,
	combout => \kurzor_ctrl_i|gen_addr[1]~10_combout\,
	cout => \kurzor_ctrl_i|gen_addr[1]~11\);

-- Location: FF_X12_Y11_N13
\kurzor_ctrl_i|gen_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[1]~10_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(1));

-- Location: LCCOMB_X12_Y11_N14
\kurzor_ctrl_i|gen_addr[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[2]~12_combout\ = (\kurzor_ctrl_i|gen_addr\(2) & (\kurzor_ctrl_i|gen_addr[1]~11\ $ (GND))) # (!\kurzor_ctrl_i|gen_addr\(2) & (!\kurzor_ctrl_i|gen_addr[1]~11\ & VCC))
-- \kurzor_ctrl_i|gen_addr[2]~13\ = CARRY((\kurzor_ctrl_i|gen_addr\(2) & !\kurzor_ctrl_i|gen_addr[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|gen_addr\(2),
	datad => VCC,
	cin => \kurzor_ctrl_i|gen_addr[1]~11\,
	combout => \kurzor_ctrl_i|gen_addr[2]~12_combout\,
	cout => \kurzor_ctrl_i|gen_addr[2]~13\);

-- Location: FF_X12_Y11_N15
\kurzor_ctrl_i|gen_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[2]~12_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(2));

-- Location: LCCOMB_X12_Y11_N16
\kurzor_ctrl_i|gen_addr[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[3]~14_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & (!\kurzor_ctrl_i|gen_addr[2]~13\)) # (!\kurzor_ctrl_i|gen_addr\(3) & ((\kurzor_ctrl_i|gen_addr[2]~13\) # (GND)))
-- \kurzor_ctrl_i|gen_addr[3]~15\ = CARRY((!\kurzor_ctrl_i|gen_addr[2]~13\) # (!\kurzor_ctrl_i|gen_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datad => VCC,
	cin => \kurzor_ctrl_i|gen_addr[2]~13\,
	combout => \kurzor_ctrl_i|gen_addr[3]~14_combout\,
	cout => \kurzor_ctrl_i|gen_addr[3]~15\);

-- Location: FF_X12_Y11_N17
\kurzor_ctrl_i|gen_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[3]~14_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(3));

-- Location: LCCOMB_X12_Y11_N18
\kurzor_ctrl_i|gen_addr[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[4]~16_combout\ = (\kurzor_ctrl_i|gen_addr\(4) & (\kurzor_ctrl_i|gen_addr[3]~15\ $ (GND))) # (!\kurzor_ctrl_i|gen_addr\(4) & (!\kurzor_ctrl_i|gen_addr[3]~15\ & VCC))
-- \kurzor_ctrl_i|gen_addr[4]~17\ = CARRY((\kurzor_ctrl_i|gen_addr\(4) & !\kurzor_ctrl_i|gen_addr[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datad => VCC,
	cin => \kurzor_ctrl_i|gen_addr[3]~15\,
	combout => \kurzor_ctrl_i|gen_addr[4]~16_combout\,
	cout => \kurzor_ctrl_i|gen_addr[4]~17\);

-- Location: FF_X12_Y11_N19
\kurzor_ctrl_i|gen_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[4]~16_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(4));

-- Location: LCCOMB_X12_Y11_N20
\kurzor_ctrl_i|gen_addr[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[5]~18_combout\ = (\kurzor_ctrl_i|gen_addr\(5) & (!\kurzor_ctrl_i|gen_addr[4]~17\)) # (!\kurzor_ctrl_i|gen_addr\(5) & ((\kurzor_ctrl_i|gen_addr[4]~17\) # (GND)))
-- \kurzor_ctrl_i|gen_addr[5]~19\ = CARRY((!\kurzor_ctrl_i|gen_addr[4]~17\) # (!\kurzor_ctrl_i|gen_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|gen_addr\(5),
	datad => VCC,
	cin => \kurzor_ctrl_i|gen_addr[4]~17\,
	combout => \kurzor_ctrl_i|gen_addr[5]~18_combout\,
	cout => \kurzor_ctrl_i|gen_addr[5]~19\);

-- Location: FF_X12_Y11_N21
\kurzor_ctrl_i|gen_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[5]~18_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(5));

-- Location: LCCOMB_X12_Y11_N22
\kurzor_ctrl_i|gen_addr[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[6]~20_combout\ = (\kurzor_ctrl_i|gen_addr\(6) & (\kurzor_ctrl_i|gen_addr[5]~19\ $ (GND))) # (!\kurzor_ctrl_i|gen_addr\(6) & (!\kurzor_ctrl_i|gen_addr[5]~19\ & VCC))
-- \kurzor_ctrl_i|gen_addr[6]~21\ = CARRY((\kurzor_ctrl_i|gen_addr\(6) & !\kurzor_ctrl_i|gen_addr[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(6),
	datad => VCC,
	cin => \kurzor_ctrl_i|gen_addr[5]~19\,
	combout => \kurzor_ctrl_i|gen_addr[6]~20_combout\,
	cout => \kurzor_ctrl_i|gen_addr[6]~21\);

-- Location: FF_X12_Y11_N23
\kurzor_ctrl_i|gen_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[6]~20_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(6));

-- Location: LCCOMB_X12_Y11_N24
\kurzor_ctrl_i|gen_addr[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|gen_addr[7]~22_combout\ = \kurzor_ctrl_i|gen_addr[6]~21\ $ (\kurzor_ctrl_i|gen_addr\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \kurzor_ctrl_i|gen_addr\(7),
	cin => \kurzor_ctrl_i|gen_addr[6]~21\,
	combout => \kurzor_ctrl_i|gen_addr[7]~22_combout\);

-- Location: FF_X12_Y11_N25
\kurzor_ctrl_i|gen_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|gen_addr[7]~22_combout\,
	sclr => \kurzor_ctrl_i|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|gen_addr\(7));

-- Location: LCCOMB_X12_Y11_N0
\kurzor_ctrl_i|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Equal5~0_combout\ = (((!\kurzor_ctrl_i|gen_addr\(7)) # (!\kurzor_ctrl_i|gen_addr\(6))) # (!\kurzor_ctrl_i|gen_addr\(2))) # (!\kurzor_ctrl_i|gen_addr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(1),
	datab => \kurzor_ctrl_i|gen_addr\(2),
	datac => \kurzor_ctrl_i|gen_addr\(6),
	datad => \kurzor_ctrl_i|gen_addr\(7),
	combout => \kurzor_ctrl_i|Equal5~0_combout\);

-- Location: LCCOMB_X12_Y11_N26
\kurzor_ctrl_i|Mux18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~20_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & \kurzor_ctrl_i|gen_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datad => \kurzor_ctrl_i|gen_addr\(0),
	combout => \kurzor_ctrl_i|Mux18~20_combout\);

-- Location: LCCOMB_X12_Y11_N28
\kurzor_ctrl_i|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Equal5~1_combout\ = ((\kurzor_ctrl_i|Equal5~0_combout\) # ((!\kurzor_ctrl_i|gen_addr\(5)) # (!\kurzor_ctrl_i|Mux18~20_combout\))) # (!\kurzor_ctrl_i|gen_addr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datab => \kurzor_ctrl_i|Equal5~0_combout\,
	datac => \kurzor_ctrl_i|Mux18~20_combout\,
	datad => \kurzor_ctrl_i|gen_addr\(5),
	combout => \kurzor_ctrl_i|Equal5~1_combout\);

-- Location: LCCOMB_X30_Y15_N0
\ps2_i|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal0~0_combout\ = (!\ps2_i|kb_code_1|KEY_CODE\(7) & (!\ps2_i|kb_code_1|KEY_CODE\(6) & (\ps2_i|kb_code_1|KEY_CODE\(3) & \ps2_i|kb_code_1|KEY_CODE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE\(7),
	datab => \ps2_i|kb_code_1|KEY_CODE\(6),
	datac => \ps2_i|kb_code_1|KEY_CODE\(3),
	datad => \ps2_i|kb_code_1|KEY_CODE\(4),
	combout => \ps2_i|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y15_N6
\ps2_i|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal0~1_combout\ = (!\ps2_i|kb_code_1|KEY_CODE\(5) & \ps2_i|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ps2_i|kb_code_1|KEY_CODE\(5),
	datad => \ps2_i|Equal0~0_combout\,
	combout => \ps2_i|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y16_N24
\ps2_i|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal1~0_combout\ = (\ps2_i|kb_code_1|KEY_CODE\(1) & (!\ps2_i|kb_code_1|KEY_CODE\(2) & (\ps2_i|Equal0~1_combout\ & \ps2_i|kb_code_1|KEY_CODE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE\(1),
	datab => \ps2_i|kb_code_1|KEY_CODE\(2),
	datac => \ps2_i|Equal0~1_combout\,
	datad => \ps2_i|kb_code_1|KEY_CODE\(0),
	combout => \ps2_i|Equal1~0_combout\);

-- Location: FF_X29_Y16_N25
\ps2_i|sig_key_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|Equal1~0_combout\,
	sclr => \reset_sync_i|ALT_INV_reset_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|sig_key_s~q\);

-- Location: LCCOMB_X29_Y16_N20
\ps2_i|rised2|a~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised2|a~feeder_combout\ = \ps2_i|sig_key_s~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|sig_key_s~q\,
	combout => \ps2_i|rised2|a~feeder_combout\);

-- Location: FF_X29_Y16_N21
\ps2_i|rised2|a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised2|a~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised2|a~q\);

-- Location: LCCOMB_X29_Y16_N26
\ps2_i|rised2|b\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised2|b~combout\ = (!\ps2_i|rised2|a~q\ & \ps2_i|sig_key_s~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|rised2|a~q\,
	datad => \ps2_i|sig_key_s~q\,
	combout => \ps2_i|rised2|b~combout\);

-- Location: FF_X29_Y16_N27
\ps2_i|rised2|VYSTUP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised2|b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised2|VYSTUP~q\);

-- Location: LCCOMB_X26_Y15_N8
\game_ctrl_i|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector4~0_combout\ = (\wtr_ctrl_i|present_state.m9~q\ & ((\game_ctrl_i|present_st.level2~q\) # ((!\ps2_i|rised2|VYSTUP~q\ & \game_ctrl_i|present_st.level3_sc~q\)))) # (!\wtr_ctrl_i|present_state.m9~q\ & (!\ps2_i|rised2|VYSTUP~q\ & 
-- (\game_ctrl_i|present_st.level3_sc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m9~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level3_sc~q\,
	datad => \game_ctrl_i|present_st.level2~q\,
	combout => \game_ctrl_i|Selector4~0_combout\);

-- Location: FF_X26_Y15_N9
\game_ctrl_i|present_st.level3_sc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector4~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level3_sc~q\);

-- Location: LCCOMB_X14_Y14_N28
\mem_hub_i|WE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|WE~0_combout\ = (\kurzor_ctrl_i|present_st.data_check~q\ & (\wtr_ctrl_i|present_state.m19~q\)) # (!\kurzor_ctrl_i|present_st.data_check~q\ & ((\kurzor_ctrl_i|present_st.wait_on_key~q\ & (\wtr_ctrl_i|present_state.m19~q\)) # 
-- (!\kurzor_ctrl_i|present_st.wait_on_key~q\ & ((!\kurzor_ctrl_i|present_st.read_cell_data~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \kurzor_ctrl_i|present_st.data_check~q\,
	datac => \kurzor_ctrl_i|present_st.read_cell_data~q\,
	datad => \kurzor_ctrl_i|present_st.wait_on_key~q\,
	combout => \mem_hub_i|WE~0_combout\);

-- Location: LCCOMB_X24_Y18_N24
\random_decoder_fifo_i|random_generator_i|counter[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|counter[0]~3_combout\ = !\random_decoder_fifo_i|random_generator_i|counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \random_decoder_fifo_i|random_generator_i|counter\(0),
	combout => \random_decoder_fifo_i|random_generator_i|counter[0]~3_combout\);

-- Location: LCCOMB_X33_Y16_N16
\random_decoder_fifo_i|random_generator_i|divider2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|divider2~0_combout\ = !\random_decoder_fifo_i|random_generator_i|divider2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \random_decoder_fifo_i|random_generator_i|divider2~q\,
	combout => \random_decoder_fifo_i|random_generator_i|divider2~0_combout\);

-- Location: FF_X33_Y16_N17
\random_decoder_fifo_i|random_generator_i|divider2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|divider2~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|divider2~q\);

-- Location: FF_X24_Y18_N25
\random_decoder_fifo_i|random_generator_i|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|counter[0]~3_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|divider2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|counter\(0));

-- Location: LCCOMB_X23_Y18_N26
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[0]~feeder_combout\ = \random_decoder_fifo_i|random_generator_i|counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \random_decoder_fifo_i|random_generator_i|counter\(0),
	combout => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[0]~feeder_combout\);

-- Location: LCCOMB_X18_Y14_N20
\wtr_ctrl_i|knlg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|knlg~2_combout\ = (\reset_sync_i|reset_reg~q\ & (\mem_hub_i|ACK_B~0_combout\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|knlg~2_combout\);

-- Location: FF_X18_Y14_N21
\wtr_ctrl_i|knlg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|knlg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|knlg~q\);

-- Location: LCCOMB_X19_Y7_N4
\game_ctrl_i|water_in_progress[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[0]~8_combout\ = \game_ctrl_i|water_in_progress\(0) $ (VCC)
-- \game_ctrl_i|water_in_progress[0]~9\ = CARRY(\game_ctrl_i|water_in_progress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_in_progress\(0),
	datad => VCC,
	combout => \game_ctrl_i|water_in_progress[0]~8_combout\,
	cout => \game_ctrl_i|water_in_progress[0]~9\);

-- Location: LCCOMB_X19_Y7_N30
\Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (((!\game_ctrl_i|water_in_progress\(1)) # (!\game_ctrl_i|water_in_progress\(0))) # (!\game_ctrl_i|water_in_progress\(2))) # (!\game_ctrl_i|water_in_progress\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(3),
	datab => \game_ctrl_i|water_in_progress\(2),
	datac => \game_ctrl_i|water_in_progress\(0),
	datad => \game_ctrl_i|water_in_progress\(1),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X19_Y7_N2
\game_ctrl_i|water_in_progress[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[6]~22_combout\ = ((!\Equal0~0_combout\ & !\Equal0~1_combout\)) # (!\game_ctrl_i|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \Equal0~1_combout\,
	combout => \game_ctrl_i|water_in_progress[6]~22_combout\);

-- Location: LCCOMB_X23_Y21_N8
\game_ctrl_i|water_speed_counter[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[0]~25_combout\ = \game_ctrl_i|water_speed_counter\(0) $ (VCC)
-- \game_ctrl_i|water_speed_counter[0]~26\ = CARRY(\game_ctrl_i|water_speed_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(0),
	datad => VCC,
	combout => \game_ctrl_i|water_speed_counter[0]~25_combout\,
	cout => \game_ctrl_i|water_speed_counter[0]~26\);

-- Location: LCCOMB_X23_Y21_N6
\game_ctrl_i|water_speed_counter[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[15]~57_combout\ = (!\game_ctrl_i|LessThan0~6_combout\) # (!\game_ctrl_i|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \game_ctrl_i|LessThan0~6_combout\,
	combout => \game_ctrl_i|water_speed_counter[15]~57_combout\);

-- Location: FF_X23_Y21_N9
\game_ctrl_i|water_speed_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[0]~25_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(0));

-- Location: LCCOMB_X23_Y21_N10
\game_ctrl_i|water_speed_counter[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[1]~27_combout\ = (\game_ctrl_i|water_speed_counter\(1) & (!\game_ctrl_i|water_speed_counter[0]~26\)) # (!\game_ctrl_i|water_speed_counter\(1) & ((\game_ctrl_i|water_speed_counter[0]~26\) # (GND)))
-- \game_ctrl_i|water_speed_counter[1]~28\ = CARRY((!\game_ctrl_i|water_speed_counter[0]~26\) # (!\game_ctrl_i|water_speed_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(1),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[0]~26\,
	combout => \game_ctrl_i|water_speed_counter[1]~27_combout\,
	cout => \game_ctrl_i|water_speed_counter[1]~28\);

-- Location: FF_X23_Y21_N11
\game_ctrl_i|water_speed_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[1]~27_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(1));

-- Location: LCCOMB_X23_Y21_N12
\game_ctrl_i|water_speed_counter[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[2]~29_combout\ = (\game_ctrl_i|water_speed_counter\(2) & (\game_ctrl_i|water_speed_counter[1]~28\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(2) & (!\game_ctrl_i|water_speed_counter[1]~28\ & VCC))
-- \game_ctrl_i|water_speed_counter[2]~30\ = CARRY((\game_ctrl_i|water_speed_counter\(2) & !\game_ctrl_i|water_speed_counter[1]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(2),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[1]~28\,
	combout => \game_ctrl_i|water_speed_counter[2]~29_combout\,
	cout => \game_ctrl_i|water_speed_counter[2]~30\);

-- Location: FF_X23_Y21_N13
\game_ctrl_i|water_speed_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[2]~29_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(2));

-- Location: LCCOMB_X23_Y21_N14
\game_ctrl_i|water_speed_counter[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[3]~31_combout\ = (\game_ctrl_i|water_speed_counter\(3) & (!\game_ctrl_i|water_speed_counter[2]~30\)) # (!\game_ctrl_i|water_speed_counter\(3) & ((\game_ctrl_i|water_speed_counter[2]~30\) # (GND)))
-- \game_ctrl_i|water_speed_counter[3]~32\ = CARRY((!\game_ctrl_i|water_speed_counter[2]~30\) # (!\game_ctrl_i|water_speed_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(3),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[2]~30\,
	combout => \game_ctrl_i|water_speed_counter[3]~31_combout\,
	cout => \game_ctrl_i|water_speed_counter[3]~32\);

-- Location: FF_X23_Y21_N15
\game_ctrl_i|water_speed_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[3]~31_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(3));

-- Location: LCCOMB_X23_Y21_N16
\game_ctrl_i|water_speed_counter[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[4]~33_combout\ = (\game_ctrl_i|water_speed_counter\(4) & (\game_ctrl_i|water_speed_counter[3]~32\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(4) & (!\game_ctrl_i|water_speed_counter[3]~32\ & VCC))
-- \game_ctrl_i|water_speed_counter[4]~34\ = CARRY((\game_ctrl_i|water_speed_counter\(4) & !\game_ctrl_i|water_speed_counter[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(4),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[3]~32\,
	combout => \game_ctrl_i|water_speed_counter[4]~33_combout\,
	cout => \game_ctrl_i|water_speed_counter[4]~34\);

-- Location: FF_X23_Y21_N17
\game_ctrl_i|water_speed_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[4]~33_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(4));

-- Location: LCCOMB_X23_Y21_N18
\game_ctrl_i|water_speed_counter[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[5]~35_combout\ = (\game_ctrl_i|water_speed_counter\(5) & (!\game_ctrl_i|water_speed_counter[4]~34\)) # (!\game_ctrl_i|water_speed_counter\(5) & ((\game_ctrl_i|water_speed_counter[4]~34\) # (GND)))
-- \game_ctrl_i|water_speed_counter[5]~36\ = CARRY((!\game_ctrl_i|water_speed_counter[4]~34\) # (!\game_ctrl_i|water_speed_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(5),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[4]~34\,
	combout => \game_ctrl_i|water_speed_counter[5]~35_combout\,
	cout => \game_ctrl_i|water_speed_counter[5]~36\);

-- Location: FF_X23_Y21_N19
\game_ctrl_i|water_speed_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[5]~35_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(5));

-- Location: LCCOMB_X23_Y21_N20
\game_ctrl_i|water_speed_counter[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[6]~37_combout\ = (\game_ctrl_i|water_speed_counter\(6) & (\game_ctrl_i|water_speed_counter[5]~36\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(6) & (!\game_ctrl_i|water_speed_counter[5]~36\ & VCC))
-- \game_ctrl_i|water_speed_counter[6]~38\ = CARRY((\game_ctrl_i|water_speed_counter\(6) & !\game_ctrl_i|water_speed_counter[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(6),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[5]~36\,
	combout => \game_ctrl_i|water_speed_counter[6]~37_combout\,
	cout => \game_ctrl_i|water_speed_counter[6]~38\);

-- Location: FF_X23_Y21_N21
\game_ctrl_i|water_speed_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[6]~37_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(6));

-- Location: LCCOMB_X23_Y21_N22
\game_ctrl_i|water_speed_counter[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[7]~39_combout\ = (\game_ctrl_i|water_speed_counter\(7) & (!\game_ctrl_i|water_speed_counter[6]~38\)) # (!\game_ctrl_i|water_speed_counter\(7) & ((\game_ctrl_i|water_speed_counter[6]~38\) # (GND)))
-- \game_ctrl_i|water_speed_counter[7]~40\ = CARRY((!\game_ctrl_i|water_speed_counter[6]~38\) # (!\game_ctrl_i|water_speed_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(7),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[6]~38\,
	combout => \game_ctrl_i|water_speed_counter[7]~39_combout\,
	cout => \game_ctrl_i|water_speed_counter[7]~40\);

-- Location: FF_X23_Y21_N23
\game_ctrl_i|water_speed_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[7]~39_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(7));

-- Location: LCCOMB_X23_Y21_N24
\game_ctrl_i|water_speed_counter[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[8]~41_combout\ = (\game_ctrl_i|water_speed_counter\(8) & (\game_ctrl_i|water_speed_counter[7]~40\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(8) & (!\game_ctrl_i|water_speed_counter[7]~40\ & VCC))
-- \game_ctrl_i|water_speed_counter[8]~42\ = CARRY((\game_ctrl_i|water_speed_counter\(8) & !\game_ctrl_i|water_speed_counter[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(8),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[7]~40\,
	combout => \game_ctrl_i|water_speed_counter[8]~41_combout\,
	cout => \game_ctrl_i|water_speed_counter[8]~42\);

-- Location: FF_X23_Y21_N25
\game_ctrl_i|water_speed_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[8]~41_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(8));

-- Location: LCCOMB_X23_Y21_N26
\game_ctrl_i|water_speed_counter[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[9]~43_combout\ = (\game_ctrl_i|water_speed_counter\(9) & (!\game_ctrl_i|water_speed_counter[8]~42\)) # (!\game_ctrl_i|water_speed_counter\(9) & ((\game_ctrl_i|water_speed_counter[8]~42\) # (GND)))
-- \game_ctrl_i|water_speed_counter[9]~44\ = CARRY((!\game_ctrl_i|water_speed_counter[8]~42\) # (!\game_ctrl_i|water_speed_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(9),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[8]~42\,
	combout => \game_ctrl_i|water_speed_counter[9]~43_combout\,
	cout => \game_ctrl_i|water_speed_counter[9]~44\);

-- Location: FF_X23_Y21_N27
\game_ctrl_i|water_speed_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[9]~43_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(9));

-- Location: LCCOMB_X23_Y21_N28
\game_ctrl_i|water_speed_counter[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[10]~45_combout\ = (\game_ctrl_i|water_speed_counter\(10) & (\game_ctrl_i|water_speed_counter[9]~44\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(10) & (!\game_ctrl_i|water_speed_counter[9]~44\ & VCC))
-- \game_ctrl_i|water_speed_counter[10]~46\ = CARRY((\game_ctrl_i|water_speed_counter\(10) & !\game_ctrl_i|water_speed_counter[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(10),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[9]~44\,
	combout => \game_ctrl_i|water_speed_counter[10]~45_combout\,
	cout => \game_ctrl_i|water_speed_counter[10]~46\);

-- Location: FF_X23_Y21_N29
\game_ctrl_i|water_speed_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[10]~45_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(10));

-- Location: LCCOMB_X23_Y21_N30
\game_ctrl_i|water_speed_counter[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[11]~47_combout\ = (\game_ctrl_i|water_speed_counter\(11) & (!\game_ctrl_i|water_speed_counter[10]~46\)) # (!\game_ctrl_i|water_speed_counter\(11) & ((\game_ctrl_i|water_speed_counter[10]~46\) # (GND)))
-- \game_ctrl_i|water_speed_counter[11]~48\ = CARRY((!\game_ctrl_i|water_speed_counter[10]~46\) # (!\game_ctrl_i|water_speed_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(11),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[10]~46\,
	combout => \game_ctrl_i|water_speed_counter[11]~47_combout\,
	cout => \game_ctrl_i|water_speed_counter[11]~48\);

-- Location: FF_X23_Y21_N31
\game_ctrl_i|water_speed_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[11]~47_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(11));

-- Location: LCCOMB_X23_Y20_N0
\game_ctrl_i|water_speed_counter[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[12]~49_combout\ = (\game_ctrl_i|water_speed_counter\(12) & (\game_ctrl_i|water_speed_counter[11]~48\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(12) & (!\game_ctrl_i|water_speed_counter[11]~48\ & VCC))
-- \game_ctrl_i|water_speed_counter[12]~50\ = CARRY((\game_ctrl_i|water_speed_counter\(12) & !\game_ctrl_i|water_speed_counter[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(12),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[11]~48\,
	combout => \game_ctrl_i|water_speed_counter[12]~49_combout\,
	cout => \game_ctrl_i|water_speed_counter[12]~50\);

-- Location: FF_X23_Y20_N1
\game_ctrl_i|water_speed_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[12]~49_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(12));

-- Location: LCCOMB_X23_Y20_N2
\game_ctrl_i|water_speed_counter[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[13]~51_combout\ = (\game_ctrl_i|water_speed_counter\(13) & (!\game_ctrl_i|water_speed_counter[12]~50\)) # (!\game_ctrl_i|water_speed_counter\(13) & ((\game_ctrl_i|water_speed_counter[12]~50\) # (GND)))
-- \game_ctrl_i|water_speed_counter[13]~52\ = CARRY((!\game_ctrl_i|water_speed_counter[12]~50\) # (!\game_ctrl_i|water_speed_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(13),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[12]~50\,
	combout => \game_ctrl_i|water_speed_counter[13]~51_combout\,
	cout => \game_ctrl_i|water_speed_counter[13]~52\);

-- Location: FF_X23_Y20_N3
\game_ctrl_i|water_speed_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[13]~51_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(13));

-- Location: LCCOMB_X23_Y20_N4
\game_ctrl_i|water_speed_counter[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[14]~53_combout\ = (\game_ctrl_i|water_speed_counter\(14) & (\game_ctrl_i|water_speed_counter[13]~52\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(14) & (!\game_ctrl_i|water_speed_counter[13]~52\ & VCC))
-- \game_ctrl_i|water_speed_counter[14]~54\ = CARRY((\game_ctrl_i|water_speed_counter\(14) & !\game_ctrl_i|water_speed_counter[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(14),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[13]~52\,
	combout => \game_ctrl_i|water_speed_counter[14]~53_combout\,
	cout => \game_ctrl_i|water_speed_counter[14]~54\);

-- Location: FF_X23_Y20_N5
\game_ctrl_i|water_speed_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[14]~53_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(14));

-- Location: LCCOMB_X23_Y20_N6
\game_ctrl_i|water_speed_counter[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[15]~55_combout\ = (\game_ctrl_i|water_speed_counter\(15) & (!\game_ctrl_i|water_speed_counter[14]~54\)) # (!\game_ctrl_i|water_speed_counter\(15) & ((\game_ctrl_i|water_speed_counter[14]~54\) # (GND)))
-- \game_ctrl_i|water_speed_counter[15]~56\ = CARRY((!\game_ctrl_i|water_speed_counter[14]~54\) # (!\game_ctrl_i|water_speed_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(15),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[14]~54\,
	combout => \game_ctrl_i|water_speed_counter[15]~55_combout\,
	cout => \game_ctrl_i|water_speed_counter[15]~56\);

-- Location: FF_X23_Y20_N7
\game_ctrl_i|water_speed_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[15]~55_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(15));

-- Location: LCCOMB_X23_Y20_N8
\game_ctrl_i|water_speed_counter[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[16]~58_combout\ = (\game_ctrl_i|water_speed_counter\(16) & (\game_ctrl_i|water_speed_counter[15]~56\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(16) & (!\game_ctrl_i|water_speed_counter[15]~56\ & VCC))
-- \game_ctrl_i|water_speed_counter[16]~59\ = CARRY((\game_ctrl_i|water_speed_counter\(16) & !\game_ctrl_i|water_speed_counter[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(16),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[15]~56\,
	combout => \game_ctrl_i|water_speed_counter[16]~58_combout\,
	cout => \game_ctrl_i|water_speed_counter[16]~59\);

-- Location: FF_X23_Y20_N9
\game_ctrl_i|water_speed_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[16]~58_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(16));

-- Location: LCCOMB_X23_Y20_N10
\game_ctrl_i|water_speed_counter[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[17]~60_combout\ = (\game_ctrl_i|water_speed_counter\(17) & (!\game_ctrl_i|water_speed_counter[16]~59\)) # (!\game_ctrl_i|water_speed_counter\(17) & ((\game_ctrl_i|water_speed_counter[16]~59\) # (GND)))
-- \game_ctrl_i|water_speed_counter[17]~61\ = CARRY((!\game_ctrl_i|water_speed_counter[16]~59\) # (!\game_ctrl_i|water_speed_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(17),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[16]~59\,
	combout => \game_ctrl_i|water_speed_counter[17]~60_combout\,
	cout => \game_ctrl_i|water_speed_counter[17]~61\);

-- Location: FF_X23_Y20_N11
\game_ctrl_i|water_speed_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[17]~60_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(17));

-- Location: LCCOMB_X23_Y20_N12
\game_ctrl_i|water_speed_counter[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[18]~62_combout\ = (\game_ctrl_i|water_speed_counter\(18) & (\game_ctrl_i|water_speed_counter[17]~61\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(18) & (!\game_ctrl_i|water_speed_counter[17]~61\ & VCC))
-- \game_ctrl_i|water_speed_counter[18]~63\ = CARRY((\game_ctrl_i|water_speed_counter\(18) & !\game_ctrl_i|water_speed_counter[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(18),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[17]~61\,
	combout => \game_ctrl_i|water_speed_counter[18]~62_combout\,
	cout => \game_ctrl_i|water_speed_counter[18]~63\);

-- Location: FF_X23_Y20_N13
\game_ctrl_i|water_speed_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[18]~62_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(18));

-- Location: LCCOMB_X23_Y20_N14
\game_ctrl_i|water_speed_counter[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[19]~64_combout\ = (\game_ctrl_i|water_speed_counter\(19) & (!\game_ctrl_i|water_speed_counter[18]~63\)) # (!\game_ctrl_i|water_speed_counter\(19) & ((\game_ctrl_i|water_speed_counter[18]~63\) # (GND)))
-- \game_ctrl_i|water_speed_counter[19]~65\ = CARRY((!\game_ctrl_i|water_speed_counter[18]~63\) # (!\game_ctrl_i|water_speed_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(19),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[18]~63\,
	combout => \game_ctrl_i|water_speed_counter[19]~64_combout\,
	cout => \game_ctrl_i|water_speed_counter[19]~65\);

-- Location: FF_X23_Y20_N15
\game_ctrl_i|water_speed_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[19]~64_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(19));

-- Location: LCCOMB_X23_Y20_N16
\game_ctrl_i|water_speed_counter[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[20]~66_combout\ = (\game_ctrl_i|water_speed_counter\(20) & (\game_ctrl_i|water_speed_counter[19]~65\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(20) & (!\game_ctrl_i|water_speed_counter[19]~65\ & VCC))
-- \game_ctrl_i|water_speed_counter[20]~67\ = CARRY((\game_ctrl_i|water_speed_counter\(20) & !\game_ctrl_i|water_speed_counter[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(20),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[19]~65\,
	combout => \game_ctrl_i|water_speed_counter[20]~66_combout\,
	cout => \game_ctrl_i|water_speed_counter[20]~67\);

-- Location: FF_X23_Y20_N17
\game_ctrl_i|water_speed_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[20]~66_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(20));

-- Location: LCCOMB_X23_Y20_N18
\game_ctrl_i|water_speed_counter[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[21]~68_combout\ = (\game_ctrl_i|water_speed_counter\(21) & (!\game_ctrl_i|water_speed_counter[20]~67\)) # (!\game_ctrl_i|water_speed_counter\(21) & ((\game_ctrl_i|water_speed_counter[20]~67\) # (GND)))
-- \game_ctrl_i|water_speed_counter[21]~69\ = CARRY((!\game_ctrl_i|water_speed_counter[20]~67\) # (!\game_ctrl_i|water_speed_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(21),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[20]~67\,
	combout => \game_ctrl_i|water_speed_counter[21]~68_combout\,
	cout => \game_ctrl_i|water_speed_counter[21]~69\);

-- Location: FF_X23_Y20_N19
\game_ctrl_i|water_speed_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[21]~68_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(21));

-- Location: LCCOMB_X23_Y20_N20
\game_ctrl_i|water_speed_counter[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[22]~70_combout\ = (\game_ctrl_i|water_speed_counter\(22) & (\game_ctrl_i|water_speed_counter[21]~69\ $ (GND))) # (!\game_ctrl_i|water_speed_counter\(22) & (!\game_ctrl_i|water_speed_counter[21]~69\ & VCC))
-- \game_ctrl_i|water_speed_counter[22]~71\ = CARRY((\game_ctrl_i|water_speed_counter\(22) & !\game_ctrl_i|water_speed_counter[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_speed_counter\(22),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[21]~69\,
	combout => \game_ctrl_i|water_speed_counter[22]~70_combout\,
	cout => \game_ctrl_i|water_speed_counter[22]~71\);

-- Location: FF_X23_Y20_N21
\game_ctrl_i|water_speed_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[22]~70_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(22));

-- Location: LCCOMB_X23_Y19_N10
\game_ctrl_i|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|LessThan0~5_combout\ = (!\game_ctrl_i|water_speed_counter\(22) & !\game_ctrl_i|water_speed_counter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \game_ctrl_i|water_speed_counter\(22),
	datad => \game_ctrl_i|water_speed_counter\(21),
	combout => \game_ctrl_i|LessThan0~5_combout\);

-- Location: LCCOMB_X23_Y20_N26
\game_ctrl_i|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|LessThan0~1_combout\ = (!\game_ctrl_i|water_speed_counter\(13) & (!\game_ctrl_i|water_speed_counter\(14) & ((!\game_ctrl_i|water_speed_counter\(12)) # (!\game_ctrl_i|water_speed_counter\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(11),
	datab => \game_ctrl_i|water_speed_counter\(13),
	datac => \game_ctrl_i|water_speed_counter\(14),
	datad => \game_ctrl_i|water_speed_counter\(12),
	combout => \game_ctrl_i|LessThan0~1_combout\);

-- Location: LCCOMB_X23_Y21_N4
\game_ctrl_i|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|LessThan0~0_combout\ = (((!\game_ctrl_i|water_speed_counter\(7) & !\game_ctrl_i|water_speed_counter\(8))) # (!\game_ctrl_i|water_speed_counter\(10))) # (!\game_ctrl_i|water_speed_counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(9),
	datab => \game_ctrl_i|water_speed_counter\(10),
	datac => \game_ctrl_i|water_speed_counter\(7),
	datad => \game_ctrl_i|water_speed_counter\(8),
	combout => \game_ctrl_i|LessThan0~0_combout\);

-- Location: LCCOMB_X23_Y20_N28
\game_ctrl_i|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|LessThan0~2_combout\ = ((\game_ctrl_i|LessThan0~1_combout\ & ((\game_ctrl_i|LessThan0~0_combout\) # (!\game_ctrl_i|water_speed_counter\(12))))) # (!\game_ctrl_i|water_speed_counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(15),
	datab => \game_ctrl_i|water_speed_counter\(12),
	datac => \game_ctrl_i|LessThan0~1_combout\,
	datad => \game_ctrl_i|LessThan0~0_combout\,
	combout => \game_ctrl_i|LessThan0~2_combout\);

-- Location: LCCOMB_X23_Y20_N30
\game_ctrl_i|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|LessThan0~3_combout\ = (!\game_ctrl_i|water_speed_counter\(18) & (!\game_ctrl_i|water_speed_counter\(16) & !\game_ctrl_i|water_speed_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(18),
	datac => \game_ctrl_i|water_speed_counter\(16),
	datad => \game_ctrl_i|water_speed_counter\(17),
	combout => \game_ctrl_i|LessThan0~3_combout\);

-- Location: LCCOMB_X23_Y19_N24
\game_ctrl_i|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|LessThan0~4_combout\ = (((\game_ctrl_i|LessThan0~2_combout\ & \game_ctrl_i|LessThan0~3_combout\)) # (!\game_ctrl_i|water_speed_counter\(20))) # (!\game_ctrl_i|water_speed_counter\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(19),
	datab => \game_ctrl_i|LessThan0~2_combout\,
	datac => \game_ctrl_i|LessThan0~3_combout\,
	datad => \game_ctrl_i|water_speed_counter\(20),
	combout => \game_ctrl_i|LessThan0~4_combout\);

-- Location: LCCOMB_X23_Y20_N22
\game_ctrl_i|water_speed_counter[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[23]~72_combout\ = (\game_ctrl_i|water_speed_counter\(23) & (!\game_ctrl_i|water_speed_counter[22]~71\)) # (!\game_ctrl_i|water_speed_counter\(23) & ((\game_ctrl_i|water_speed_counter[22]~71\) # (GND)))
-- \game_ctrl_i|water_speed_counter[23]~73\ = CARRY((!\game_ctrl_i|water_speed_counter[22]~71\) # (!\game_ctrl_i|water_speed_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_speed_counter\(23),
	datad => VCC,
	cin => \game_ctrl_i|water_speed_counter[22]~71\,
	combout => \game_ctrl_i|water_speed_counter[23]~72_combout\,
	cout => \game_ctrl_i|water_speed_counter[23]~73\);

-- Location: FF_X23_Y20_N23
\game_ctrl_i|water_speed_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[23]~72_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(23));

-- Location: LCCOMB_X23_Y20_N24
\game_ctrl_i|water_speed_counter[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_speed_counter[24]~74_combout\ = \game_ctrl_i|water_speed_counter[23]~73\ $ (!\game_ctrl_i|water_speed_counter\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \game_ctrl_i|water_speed_counter\(24),
	cin => \game_ctrl_i|water_speed_counter[23]~73\,
	combout => \game_ctrl_i|water_speed_counter[24]~74_combout\);

-- Location: FF_X23_Y20_N25
\game_ctrl_i|water_speed_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_speed_counter[24]~74_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sclr => \game_ctrl_i|water_speed_counter[15]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_speed_counter\(24));

-- Location: LCCOMB_X23_Y19_N12
\game_ctrl_i|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|LessThan0~6_combout\ = (!\game_ctrl_i|water_speed_counter\(24) & (((\game_ctrl_i|LessThan0~5_combout\ & \game_ctrl_i|LessThan0~4_combout\)) # (!\game_ctrl_i|water_speed_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|LessThan0~5_combout\,
	datab => \game_ctrl_i|LessThan0~4_combout\,
	datac => \game_ctrl_i|water_speed_counter\(24),
	datad => \game_ctrl_i|water_speed_counter\(23),
	combout => \game_ctrl_i|LessThan0~6_combout\);

-- Location: LCCOMB_X23_Y21_N0
\game_ctrl_i|next_part_of_water~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|next_part_of_water~0_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & !\game_ctrl_i|LessThan0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \game_ctrl_i|LessThan0~6_combout\,
	combout => \game_ctrl_i|next_part_of_water~0_combout\);

-- Location: FF_X23_Y21_N1
\game_ctrl_i|next_part_of_water\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|next_part_of_water~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|next_part_of_water~q\);

-- Location: LCCOMB_X23_Y21_N2
\game_ctrl_i|water_in_progress[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[6]~23_combout\ = (\game_ctrl_i|next_part_of_water~q\) # (!\game_ctrl_i|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \game_ctrl_i|next_part_of_water~q\,
	combout => \game_ctrl_i|water_in_progress[6]~23_combout\);

-- Location: FF_X19_Y7_N5
\game_ctrl_i|water_in_progress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[0]~8_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(0));

-- Location: LCCOMB_X19_Y7_N6
\game_ctrl_i|water_in_progress[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[1]~10_combout\ = (\game_ctrl_i|water_in_progress\(1) & (!\game_ctrl_i|water_in_progress[0]~9\)) # (!\game_ctrl_i|water_in_progress\(1) & ((\game_ctrl_i|water_in_progress[0]~9\) # (GND)))
-- \game_ctrl_i|water_in_progress[1]~11\ = CARRY((!\game_ctrl_i|water_in_progress[0]~9\) # (!\game_ctrl_i|water_in_progress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(1),
	datad => VCC,
	cin => \game_ctrl_i|water_in_progress[0]~9\,
	combout => \game_ctrl_i|water_in_progress[1]~10_combout\,
	cout => \game_ctrl_i|water_in_progress[1]~11\);

-- Location: FF_X19_Y7_N7
\game_ctrl_i|water_in_progress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[1]~10_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(1));

-- Location: LCCOMB_X19_Y7_N8
\game_ctrl_i|water_in_progress[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[2]~12_combout\ = (\game_ctrl_i|water_in_progress\(2) & (\game_ctrl_i|water_in_progress[1]~11\ $ (GND))) # (!\game_ctrl_i|water_in_progress\(2) & (!\game_ctrl_i|water_in_progress[1]~11\ & VCC))
-- \game_ctrl_i|water_in_progress[2]~13\ = CARRY((\game_ctrl_i|water_in_progress\(2) & !\game_ctrl_i|water_in_progress[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_in_progress\(2),
	datad => VCC,
	cin => \game_ctrl_i|water_in_progress[1]~11\,
	combout => \game_ctrl_i|water_in_progress[2]~12_combout\,
	cout => \game_ctrl_i|water_in_progress[2]~13\);

-- Location: FF_X19_Y7_N9
\game_ctrl_i|water_in_progress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[2]~12_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(2));

-- Location: LCCOMB_X19_Y7_N10
\game_ctrl_i|water_in_progress[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[3]~14_combout\ = (\game_ctrl_i|water_in_progress\(3) & (!\game_ctrl_i|water_in_progress[2]~13\)) # (!\game_ctrl_i|water_in_progress\(3) & ((\game_ctrl_i|water_in_progress[2]~13\) # (GND)))
-- \game_ctrl_i|water_in_progress[3]~15\ = CARRY((!\game_ctrl_i|water_in_progress[2]~13\) # (!\game_ctrl_i|water_in_progress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(3),
	datad => VCC,
	cin => \game_ctrl_i|water_in_progress[2]~13\,
	combout => \game_ctrl_i|water_in_progress[3]~14_combout\,
	cout => \game_ctrl_i|water_in_progress[3]~15\);

-- Location: FF_X19_Y7_N11
\game_ctrl_i|water_in_progress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[3]~14_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(3));

-- Location: LCCOMB_X19_Y7_N12
\game_ctrl_i|water_in_progress[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[4]~16_combout\ = (\game_ctrl_i|water_in_progress\(4) & (\game_ctrl_i|water_in_progress[3]~15\ $ (GND))) # (!\game_ctrl_i|water_in_progress\(4) & (!\game_ctrl_i|water_in_progress[3]~15\ & VCC))
-- \game_ctrl_i|water_in_progress[4]~17\ = CARRY((\game_ctrl_i|water_in_progress\(4) & !\game_ctrl_i|water_in_progress[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(4),
	datad => VCC,
	cin => \game_ctrl_i|water_in_progress[3]~15\,
	combout => \game_ctrl_i|water_in_progress[4]~16_combout\,
	cout => \game_ctrl_i|water_in_progress[4]~17\);

-- Location: FF_X19_Y7_N13
\game_ctrl_i|water_in_progress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[4]~16_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(4));

-- Location: LCCOMB_X19_Y7_N14
\game_ctrl_i|water_in_progress[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[5]~18_combout\ = (\game_ctrl_i|water_in_progress\(5) & (!\game_ctrl_i|water_in_progress[4]~17\)) # (!\game_ctrl_i|water_in_progress\(5) & ((\game_ctrl_i|water_in_progress[4]~17\) # (GND)))
-- \game_ctrl_i|water_in_progress[5]~19\ = CARRY((!\game_ctrl_i|water_in_progress[4]~17\) # (!\game_ctrl_i|water_in_progress\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_in_progress\(5),
	datad => VCC,
	cin => \game_ctrl_i|water_in_progress[4]~17\,
	combout => \game_ctrl_i|water_in_progress[5]~18_combout\,
	cout => \game_ctrl_i|water_in_progress[5]~19\);

-- Location: FF_X19_Y7_N15
\game_ctrl_i|water_in_progress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[5]~18_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(5));

-- Location: LCCOMB_X19_Y7_N16
\game_ctrl_i|water_in_progress[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[6]~20_combout\ = (\game_ctrl_i|water_in_progress\(6) & (\game_ctrl_i|water_in_progress[5]~19\ $ (GND))) # (!\game_ctrl_i|water_in_progress\(6) & (!\game_ctrl_i|water_in_progress[5]~19\ & VCC))
-- \game_ctrl_i|water_in_progress[6]~21\ = CARRY((\game_ctrl_i|water_in_progress\(6) & !\game_ctrl_i|water_in_progress[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_in_progress\(6),
	datad => VCC,
	cin => \game_ctrl_i|water_in_progress[5]~19\,
	combout => \game_ctrl_i|water_in_progress[6]~20_combout\,
	cout => \game_ctrl_i|water_in_progress[6]~21\);

-- Location: FF_X19_Y7_N17
\game_ctrl_i|water_in_progress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[6]~20_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(6));

-- Location: LCCOMB_X19_Y7_N18
\game_ctrl_i|water_in_progress[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|water_in_progress[7]~24_combout\ = \game_ctrl_i|water_in_progress[6]~21\ $ (\game_ctrl_i|water_in_progress\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \game_ctrl_i|water_in_progress\(7),
	cin => \game_ctrl_i|water_in_progress[6]~21\,
	combout => \game_ctrl_i|water_in_progress[7]~24_combout\);

-- Location: FF_X19_Y7_N19
\game_ctrl_i|water_in_progress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|water_in_progress[7]~24_combout\,
	asdata => \game_ctrl_i|WideOr14~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \game_ctrl_i|water_in_progress[6]~22_combout\,
	ena => \game_ctrl_i|water_in_progress[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|water_in_progress\(7));

-- Location: LCCOMB_X19_Y7_N24
\Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (((!\game_ctrl_i|water_in_progress\(7)) # (!\game_ctrl_i|water_in_progress\(5))) # (!\game_ctrl_i|water_in_progress\(6))) # (!\game_ctrl_i|water_in_progress\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(4),
	datab => \game_ctrl_i|water_in_progress\(6),
	datac => \game_ctrl_i|water_in_progress\(5),
	datad => \game_ctrl_i|water_in_progress\(7),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X23_Y10_N26
rst_wtr_ctrl : cycloneive_lcell_comb
-- Equation(s):
-- \rst_wtr_ctrl~combout\ = (!\game_ctrl_i|WideOr14~0_combout\) # (!\reset_sync_i|reset_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \rst_wtr_ctrl~combout\);

-- Location: LCCOMB_X19_Y7_N20
\wtr_ctrl_i|present_state~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~34_combout\ = (!\rst_wtr_ctrl~combout\ & ((\wtr_ctrl_i|present_state.m0~q\) # ((!\Equal0~0_combout\ & !\Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => \rst_wtr_ctrl~combout\,
	datac => \wtr_ctrl_i|present_state.m0~q\,
	datad => \Equal0~1_combout\,
	combout => \wtr_ctrl_i|present_state~34_combout\);

-- Location: FF_X19_Y7_N21
\wtr_ctrl_i|present_state.m0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m0~q\);

-- Location: LCCOMB_X19_Y7_N28
\wtr_ctrl_i|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector17~2_combout\ = (!\Equal0~1_combout\ & (!\Equal0~0_combout\ & !\wtr_ctrl_i|present_state.m0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~1_combout\,
	datac => \Equal0~0_combout\,
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector17~2_combout\);

-- Location: LCCOMB_X17_Y16_N0
\wtr_ctrl_i|s_cell_in~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~2_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \wtr_ctrl_i|s_cell_in~2_combout\);

-- Location: LCCOMB_X18_Y14_N14
\wtr_ctrl_i|s_cell_in[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in[15]~1_combout\ = (((\wtr_ctrl_i|knlg~q\ & \wtr_ctrl_i|present_state.m1~q\)) # (!\reset_sync_i|reset_reg~q\)) # (!\game_ctrl_i|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|knlg~q\,
	datab => \wtr_ctrl_i|present_state.m1~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \reset_sync_i|reset_reg~q\,
	combout => \wtr_ctrl_i|s_cell_in[15]~1_combout\);

-- Location: FF_X17_Y16_N1
\wtr_ctrl_i|s_cell_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~2_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(0));

-- Location: LCCOMB_X29_Y16_N30
\ps2_i|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal2~0_combout\ = (!\ps2_i|kb_code_1|KEY_CODE\(1) & (\ps2_i|kb_code_1|KEY_CODE\(2) & (\ps2_i|Equal0~1_combout\ & !\ps2_i|kb_code_1|KEY_CODE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE\(1),
	datab => \ps2_i|kb_code_1|KEY_CODE\(2),
	datac => \ps2_i|Equal0~1_combout\,
	datad => \ps2_i|kb_code_1|KEY_CODE\(0),
	combout => \ps2_i|Equal2~0_combout\);

-- Location: FF_X29_Y16_N31
\ps2_i|sig_key_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|Equal2~0_combout\,
	sclr => \reset_sync_i|ALT_INV_reset_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|sig_key_a~q\);

-- Location: LCCOMB_X29_Y16_N28
\ps2_i|rised3|a~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised3|a~feeder_combout\ = \ps2_i|sig_key_a~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ps2_i|sig_key_a~q\,
	combout => \ps2_i|rised3|a~feeder_combout\);

-- Location: FF_X29_Y16_N29
\ps2_i|rised3|a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised3|a~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised3|a~q\);

-- Location: LCCOMB_X29_Y16_N16
\ps2_i|rised3|b\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised3|b~combout\ = (!\ps2_i|rised3|a~q\ & \ps2_i|sig_key_a~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|rised3|a~q\,
	datac => \ps2_i|sig_key_a~q\,
	combout => \ps2_i|rised3|b~combout\);

-- Location: FF_X29_Y16_N17
\ps2_i|rised3|VYSTUP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised3|b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised3|VYSTUP~q\);

-- Location: LCCOMB_X29_Y16_N8
\ps2_i|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal3~2_combout\ = (\ps2_i|kb_code_1|KEY_CODE\(1) & (\ps2_i|Equal3~1_combout\ & !\ps2_i|kb_code_1|KEY_CODE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE\(1),
	datac => \ps2_i|Equal3~1_combout\,
	datad => \ps2_i|kb_code_1|KEY_CODE\(3),
	combout => \ps2_i|Equal3~2_combout\);

-- Location: FF_X29_Y16_N9
\ps2_i|sig_key_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|Equal3~2_combout\,
	sclr => \reset_sync_i|ALT_INV_reset_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|sig_key_d~q\);

-- Location: LCCOMB_X18_Y8_N28
\ps2_i|rised4|a~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised4|a~feeder_combout\ = \ps2_i|sig_key_d~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_i|sig_key_d~q\,
	combout => \ps2_i|rised4|a~feeder_combout\);

-- Location: FF_X18_Y8_N29
\ps2_i|rised4|a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised4|a~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised4|a~q\);

-- Location: LCCOMB_X18_Y8_N26
\ps2_i|rised4|b\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised4|b~combout\ = (\ps2_i|sig_key_d~q\ & !\ps2_i|rised4|a~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_i|sig_key_d~q\,
	datad => \ps2_i|rised4|a~q\,
	combout => \ps2_i|rised4|b~combout\);

-- Location: FF_X18_Y8_N27
\ps2_i|rised4|VYSTUP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised4|b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised4|VYSTUP~q\);

-- Location: LCCOMB_X16_Y11_N20
\kurzor_ctrl_i|kurzor_x[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x[2]~12_combout\ = ((\kurzor_ctrl_i|kurzor_x\(2) $ (\kurzor_ctrl_i|process_0~3_combout\ $ (!\kurzor_ctrl_i|kurzor_x[1]~10\)))) # (GND)
-- \kurzor_ctrl_i|kurzor_x[2]~13\ = CARRY((\kurzor_ctrl_i|kurzor_x\(2) & ((\kurzor_ctrl_i|process_0~3_combout\) # (!\kurzor_ctrl_i|kurzor_x[1]~10\))) # (!\kurzor_ctrl_i|kurzor_x\(2) & (\kurzor_ctrl_i|process_0~3_combout\ & !\kurzor_ctrl_i|kurzor_x[1]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_x\(2),
	datab => \kurzor_ctrl_i|process_0~3_combout\,
	datad => VCC,
	cin => \kurzor_ctrl_i|kurzor_x[1]~10\,
	combout => \kurzor_ctrl_i|kurzor_x[2]~12_combout\,
	cout => \kurzor_ctrl_i|kurzor_x[2]~13\);

-- Location: LCCOMB_X16_Y11_N22
\kurzor_ctrl_i|kurzor_x[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x[3]~14_combout\ = \kurzor_ctrl_i|kurzor_x\(3) $ (\kurzor_ctrl_i|process_0~3_combout\ $ (\kurzor_ctrl_i|kurzor_x[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_x\(3),
	datab => \kurzor_ctrl_i|process_0~3_combout\,
	cin => \kurzor_ctrl_i|kurzor_x[2]~13\,
	combout => \kurzor_ctrl_i|kurzor_x[3]~14_combout\);

-- Location: LCCOMB_X18_Y8_N30
\kurzor_ctrl_i|kurzor_x[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x[3]~11_combout\ = (\kurzor_ctrl_i|kurzor_x~5_combout\) # (!\game_ctrl_i|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|kurzor_x~5_combout\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	combout => \kurzor_ctrl_i|kurzor_x[3]~11_combout\);

-- Location: FF_X16_Y11_N23
\kurzor_ctrl_i|kurzor_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_x[3]~14_combout\,
	sclr => \game_ctrl_i|ALT_INV_WideOr14~0_combout\,
	ena => \kurzor_ctrl_i|kurzor_x[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_x\(3));

-- Location: LCCOMB_X16_Y11_N30
\kurzor_ctrl_i|kurzor_x~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x~4_combout\ = (((!\kurzor_ctrl_i|kurzor_x\(0) & !\kurzor_ctrl_i|kurzor_x\(1))) # (!\kurzor_ctrl_i|kurzor_x\(3))) # (!\kurzor_ctrl_i|kurzor_x\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_x\(2),
	datab => \kurzor_ctrl_i|kurzor_x\(0),
	datac => \kurzor_ctrl_i|kurzor_x\(3),
	datad => \kurzor_ctrl_i|kurzor_x\(1),
	combout => \kurzor_ctrl_i|kurzor_x~4_combout\);

-- Location: LCCOMB_X18_Y8_N8
\kurzor_ctrl_i|kurzor_y[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_y[0]~3_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\kurzor_ctrl_i|kurzor_y\(0) $ (!\kurzor_ctrl_i|kurzor_x~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \kurzor_ctrl_i|kurzor_y\(0),
	datad => \kurzor_ctrl_i|kurzor_x~3_combout\,
	combout => \kurzor_ctrl_i|kurzor_y[0]~3_combout\);

-- Location: FF_X18_Y8_N9
\kurzor_ctrl_i|kurzor_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_y[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_y\(0));

-- Location: LCCOMB_X18_Y8_N12
\kurzor_ctrl_i|kurzor_y[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_y[1]~5_cout\ = CARRY(\kurzor_ctrl_i|kurzor_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_y\(0),
	datad => VCC,
	cout => \kurzor_ctrl_i|kurzor_y[1]~5_cout\);

-- Location: LCCOMB_X18_Y8_N14
\kurzor_ctrl_i|kurzor_y[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_y[1]~6_combout\ = (\kurzor_ctrl_i|process_0~1_combout\ & ((\kurzor_ctrl_i|kurzor_y\(1) & (\kurzor_ctrl_i|kurzor_y[1]~5_cout\ & VCC)) # (!\kurzor_ctrl_i|kurzor_y\(1) & (!\kurzor_ctrl_i|kurzor_y[1]~5_cout\)))) # 
-- (!\kurzor_ctrl_i|process_0~1_combout\ & ((\kurzor_ctrl_i|kurzor_y\(1) & (!\kurzor_ctrl_i|kurzor_y[1]~5_cout\)) # (!\kurzor_ctrl_i|kurzor_y\(1) & ((\kurzor_ctrl_i|kurzor_y[1]~5_cout\) # (GND)))))
-- \kurzor_ctrl_i|kurzor_y[1]~7\ = CARRY((\kurzor_ctrl_i|process_0~1_combout\ & (!\kurzor_ctrl_i|kurzor_y\(1) & !\kurzor_ctrl_i|kurzor_y[1]~5_cout\)) # (!\kurzor_ctrl_i|process_0~1_combout\ & ((!\kurzor_ctrl_i|kurzor_y[1]~5_cout\) # 
-- (!\kurzor_ctrl_i|kurzor_y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|process_0~1_combout\,
	datab => \kurzor_ctrl_i|kurzor_y\(1),
	datad => VCC,
	cin => \kurzor_ctrl_i|kurzor_y[1]~5_cout\,
	combout => \kurzor_ctrl_i|kurzor_y[1]~6_combout\,
	cout => \kurzor_ctrl_i|kurzor_y[1]~7\);

-- Location: LCCOMB_X18_Y8_N24
\kurzor_ctrl_i|kurzor_y[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_y[1]~8_combout\ = (!\kurzor_ctrl_i|kurzor_x~3_combout\) # (!\game_ctrl_i|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \kurzor_ctrl_i|kurzor_x~3_combout\,
	combout => \kurzor_ctrl_i|kurzor_y[1]~8_combout\);

-- Location: FF_X18_Y8_N15
\kurzor_ctrl_i|kurzor_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_y[1]~6_combout\,
	sclr => \game_ctrl_i|ALT_INV_WideOr14~0_combout\,
	ena => \kurzor_ctrl_i|kurzor_y[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_y\(1));

-- Location: LCCOMB_X18_Y8_N16
\kurzor_ctrl_i|kurzor_y[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_y[2]~9_combout\ = ((\kurzor_ctrl_i|process_0~1_combout\ $ (\kurzor_ctrl_i|kurzor_y\(2) $ (!\kurzor_ctrl_i|kurzor_y[1]~7\)))) # (GND)
-- \kurzor_ctrl_i|kurzor_y[2]~10\ = CARRY((\kurzor_ctrl_i|process_0~1_combout\ & ((\kurzor_ctrl_i|kurzor_y\(2)) # (!\kurzor_ctrl_i|kurzor_y[1]~7\))) # (!\kurzor_ctrl_i|process_0~1_combout\ & (\kurzor_ctrl_i|kurzor_y\(2) & !\kurzor_ctrl_i|kurzor_y[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|process_0~1_combout\,
	datab => \kurzor_ctrl_i|kurzor_y\(2),
	datad => VCC,
	cin => \kurzor_ctrl_i|kurzor_y[1]~7\,
	combout => \kurzor_ctrl_i|kurzor_y[2]~9_combout\,
	cout => \kurzor_ctrl_i|kurzor_y[2]~10\);

-- Location: FF_X18_Y8_N17
\kurzor_ctrl_i|kurzor_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_y[2]~9_combout\,
	sclr => \game_ctrl_i|ALT_INV_WideOr14~0_combout\,
	ena => \kurzor_ctrl_i|kurzor_y[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_y\(2));

-- Location: LCCOMB_X18_Y8_N18
\kurzor_ctrl_i|kurzor_y[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_y[3]~11_combout\ = \kurzor_ctrl_i|process_0~1_combout\ $ (\kurzor_ctrl_i|kurzor_y[2]~10\ $ (\kurzor_ctrl_i|kurzor_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|process_0~1_combout\,
	datad => \kurzor_ctrl_i|kurzor_y\(3),
	cin => \kurzor_ctrl_i|kurzor_y[2]~10\,
	combout => \kurzor_ctrl_i|kurzor_y[3]~11_combout\);

-- Location: FF_X18_Y8_N19
\kurzor_ctrl_i|kurzor_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_y[3]~11_combout\,
	sclr => \game_ctrl_i|ALT_INV_WideOr14~0_combout\,
	ena => \kurzor_ctrl_i|kurzor_y[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_y\(3));

-- Location: LCCOMB_X18_Y8_N20
\kurzor_ctrl_i|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|process_0~0_combout\ = (\kurzor_ctrl_i|kurzor_y\(0)) # ((\kurzor_ctrl_i|kurzor_y\(3)) # ((\kurzor_ctrl_i|kurzor_y\(1)) # (\kurzor_ctrl_i|kurzor_y\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_y\(0),
	datab => \kurzor_ctrl_i|kurzor_y\(3),
	datac => \kurzor_ctrl_i|kurzor_y\(1),
	datad => \kurzor_ctrl_i|kurzor_y\(2),
	combout => \kurzor_ctrl_i|process_0~0_combout\);

-- Location: LCCOMB_X29_Y16_N4
\ps2_i|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|Equal0~2_combout\ = (!\ps2_i|kb_code_1|KEY_CODE\(1) & (\ps2_i|kb_code_1|KEY_CODE\(2) & (\ps2_i|Equal0~1_combout\ & \ps2_i|kb_code_1|KEY_CODE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|kb_code_1|KEY_CODE\(1),
	datab => \ps2_i|kb_code_1|KEY_CODE\(2),
	datac => \ps2_i|Equal0~1_combout\,
	datad => \ps2_i|kb_code_1|KEY_CODE\(0),
	combout => \ps2_i|Equal0~2_combout\);

-- Location: FF_X29_Y16_N5
\ps2_i|sig_key_w\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|Equal0~2_combout\,
	sclr => \reset_sync_i|ALT_INV_reset_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|sig_key_w~q\);

-- Location: LCCOMB_X18_Y8_N2
\ps2_i|rised1|a~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised1|a~feeder_combout\ = \ps2_i|sig_key_w~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ps2_i|sig_key_w~q\,
	combout => \ps2_i|rised1|a~feeder_combout\);

-- Location: FF_X18_Y8_N3
\ps2_i|rised1|a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised1|a~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised1|a~q\);

-- Location: LCCOMB_X18_Y8_N10
\ps2_i|rised1|b\ : cycloneive_lcell_comb
-- Equation(s):
-- \ps2_i|rised1|b~combout\ = (\ps2_i|sig_key_w~q\ & !\ps2_i|rised1|a~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ps2_i|sig_key_w~q\,
	datad => \ps2_i|rised1|a~q\,
	combout => \ps2_i|rised1|b~combout\);

-- Location: FF_X18_Y8_N11
\ps2_i|rised1|VYSTUP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ps2_i|rised1|b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ps2_i|rised1|VYSTUP~q\);

-- Location: LCCOMB_X18_Y8_N6
\kurzor_ctrl_i|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|process_0~1_combout\ = (\kurzor_ctrl_i|process_0~0_combout\ & \ps2_i|rised1|VYSTUP~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|process_0~0_combout\,
	datad => \ps2_i|rised1|VYSTUP~q\,
	combout => \kurzor_ctrl_i|process_0~1_combout\);

-- Location: LCCOMB_X18_Y8_N0
\kurzor_ctrl_i|kurzor_x~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x~3_combout\ = (!\kurzor_ctrl_i|process_0~1_combout\ & (((\kurzor_ctrl_i|kurzor_y\(3) & \kurzor_ctrl_i|kurzor_y\(2))) # (!\ps2_i|rised2|VYSTUP~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|process_0~1_combout\,
	datab => \kurzor_ctrl_i|kurzor_y\(3),
	datac => \ps2_i|rised2|VYSTUP~q\,
	datad => \kurzor_ctrl_i|kurzor_y\(2),
	combout => \kurzor_ctrl_i|kurzor_x~3_combout\);

-- Location: LCCOMB_X18_Y8_N4
\kurzor_ctrl_i|kurzor_x~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x~5_combout\ = (\kurzor_ctrl_i|kurzor_x~3_combout\ & ((\kurzor_ctrl_i|process_0~3_combout\) # ((\ps2_i|rised4|VYSTUP~q\ & \kurzor_ctrl_i|kurzor_x~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|rised4|VYSTUP~q\,
	datab => \kurzor_ctrl_i|process_0~3_combout\,
	datac => \kurzor_ctrl_i|kurzor_x~4_combout\,
	datad => \kurzor_ctrl_i|kurzor_x~3_combout\,
	combout => \kurzor_ctrl_i|kurzor_x~5_combout\);

-- Location: LCCOMB_X16_Y11_N0
\kurzor_ctrl_i|kurzor_x~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x~6_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\kurzor_ctrl_i|kurzor_x\(0) $ (\kurzor_ctrl_i|kurzor_x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \kurzor_ctrl_i|kurzor_x\(0),
	datad => \kurzor_ctrl_i|kurzor_x~5_combout\,
	combout => \kurzor_ctrl_i|kurzor_x~6_combout\);

-- Location: FF_X16_Y11_N1
\kurzor_ctrl_i|kurzor_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_x~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_x\(0));

-- Location: LCCOMB_X16_Y11_N16
\kurzor_ctrl_i|kurzor_x[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x[1]~8_cout\ = CARRY(\kurzor_ctrl_i|kurzor_x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|kurzor_x\(0),
	datad => VCC,
	cout => \kurzor_ctrl_i|kurzor_x[1]~8_cout\);

-- Location: LCCOMB_X16_Y11_N18
\kurzor_ctrl_i|kurzor_x[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|kurzor_x[1]~9_combout\ = (\kurzor_ctrl_i|kurzor_x\(1) & ((\kurzor_ctrl_i|process_0~3_combout\ & (\kurzor_ctrl_i|kurzor_x[1]~8_cout\ & VCC)) # (!\kurzor_ctrl_i|process_0~3_combout\ & (!\kurzor_ctrl_i|kurzor_x[1]~8_cout\)))) # 
-- (!\kurzor_ctrl_i|kurzor_x\(1) & ((\kurzor_ctrl_i|process_0~3_combout\ & (!\kurzor_ctrl_i|kurzor_x[1]~8_cout\)) # (!\kurzor_ctrl_i|process_0~3_combout\ & ((\kurzor_ctrl_i|kurzor_x[1]~8_cout\) # (GND)))))
-- \kurzor_ctrl_i|kurzor_x[1]~10\ = CARRY((\kurzor_ctrl_i|kurzor_x\(1) & (!\kurzor_ctrl_i|process_0~3_combout\ & !\kurzor_ctrl_i|kurzor_x[1]~8_cout\)) # (!\kurzor_ctrl_i|kurzor_x\(1) & ((!\kurzor_ctrl_i|kurzor_x[1]~8_cout\) # 
-- (!\kurzor_ctrl_i|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_x\(1),
	datab => \kurzor_ctrl_i|process_0~3_combout\,
	datad => VCC,
	cin => \kurzor_ctrl_i|kurzor_x[1]~8_cout\,
	combout => \kurzor_ctrl_i|kurzor_x[1]~9_combout\,
	cout => \kurzor_ctrl_i|kurzor_x[1]~10\);

-- Location: FF_X16_Y11_N21
\kurzor_ctrl_i|kurzor_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_x[2]~12_combout\,
	sclr => \game_ctrl_i|ALT_INV_WideOr14~0_combout\,
	ena => \kurzor_ctrl_i|kurzor_x[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_x\(2));

-- Location: LCCOMB_X16_Y11_N2
\kurzor_ctrl_i|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|process_0~2_combout\ = (\kurzor_ctrl_i|kurzor_x\(2)) # ((\kurzor_ctrl_i|kurzor_x\(0)) # ((\kurzor_ctrl_i|kurzor_x\(3)) # (\kurzor_ctrl_i|kurzor_x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_x\(2),
	datab => \kurzor_ctrl_i|kurzor_x\(0),
	datac => \kurzor_ctrl_i|kurzor_x\(3),
	datad => \kurzor_ctrl_i|kurzor_x\(1),
	combout => \kurzor_ctrl_i|process_0~2_combout\);

-- Location: LCCOMB_X16_Y11_N4
\kurzor_ctrl_i|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|process_0~3_combout\ = (\ps2_i|rised3|VYSTUP~q\ & \kurzor_ctrl_i|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ps2_i|rised3|VYSTUP~q\,
	datad => \kurzor_ctrl_i|process_0~2_combout\,
	combout => \kurzor_ctrl_i|process_0~3_combout\);

-- Location: FF_X16_Y11_N19
\kurzor_ctrl_i|kurzor_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|kurzor_x[1]~9_combout\,
	sclr => \game_ctrl_i|ALT_INV_WideOr14~0_combout\,
	ena => \kurzor_ctrl_i|kurzor_x[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|kurzor_x\(1));

-- Location: LCCOMB_X14_Y14_N2
\kurzor_ctrl_i|WideOr7\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|WideOr7~combout\ = (\kurzor_ctrl_i|present_st.read_cell_data~q\) # ((\kurzor_ctrl_i|present_st.data_check~q\) # ((\kurzor_ctrl_i|present_st.wait_on_key~q\) # (\kurzor_ctrl_i|present_st.pipe_insert~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|present_st.read_cell_data~q\,
	datab => \kurzor_ctrl_i|present_st.data_check~q\,
	datac => \kurzor_ctrl_i|present_st.wait_on_key~q\,
	datad => \kurzor_ctrl_i|present_st.pipe_insert~q\,
	combout => \kurzor_ctrl_i|WideOr7~combout\);

-- Location: LCCOMB_X16_Y11_N28
\mem_hub_i|ADDR[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[1]~2_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|kurzor_x\(1)))) # (!\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|gen_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(1),
	datab => \kurzor_ctrl_i|kurzor_x\(1),
	datac => \kurzor_ctrl_i|WideOr7~combout\,
	datad => \kurzor_ctrl_i|EN~0_combout\,
	combout => \mem_hub_i|ADDR[1]~2_combout\);

-- Location: LCCOMB_X7_Y17_N30
\wtr_ctrl_i|s_cell_out~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~43_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \mem_hub_i|DIN[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \mem_hub_i|DIN[4]~6_combout\,
	combout => \wtr_ctrl_i|s_cell_out~43_combout\);

-- Location: FF_X7_Y17_N31
\wtr_ctrl_i|s_cell_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(4));

-- Location: LCCOMB_X18_Y14_N16
\wtr_ctrl_i|present_state~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~33_combout\ = (\wtr_ctrl_i|knlg~q\ & (\wtr_ctrl_i|present_state.m1~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \reset_sync_i|reset_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|knlg~q\,
	datab => \wtr_ctrl_i|present_state.m1~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \reset_sync_i|reset_reg~q\,
	combout => \wtr_ctrl_i|present_state~33_combout\);

-- Location: FF_X18_Y14_N17
\wtr_ctrl_i|present_state.m17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m17~q\);

-- Location: LCCOMB_X7_Y17_N0
\mem_hub_i|DIN[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[4]~6_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(4)))) # (!\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_out\(4),
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_in\(4),
	combout => \mem_hub_i|DIN[4]~6_combout\);

-- Location: LCCOMB_X24_Y18_N18
\random_decoder_fifo_i|random_generator_i|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|counter~0_combout\ = (\random_decoder_fifo_i|random_generator_i|counter\(1) & (((!\random_decoder_fifo_i|random_generator_i|counter\(0))))) # (!\random_decoder_fifo_i|random_generator_i|counter\(1) & 
-- (\random_decoder_fifo_i|random_generator_i|counter\(0) & ((\random_decoder_fifo_i|random_generator_i|counter\(2)) # (!\random_decoder_fifo_i|random_generator_i|counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|counter\(3),
	datab => \random_decoder_fifo_i|random_generator_i|counter\(2),
	datac => \random_decoder_fifo_i|random_generator_i|counter\(1),
	datad => \random_decoder_fifo_i|random_generator_i|counter\(0),
	combout => \random_decoder_fifo_i|random_generator_i|counter~0_combout\);

-- Location: FF_X24_Y18_N19
\random_decoder_fifo_i|random_generator_i|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|counter~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|divider2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|counter\(1));

-- Location: LCCOMB_X24_Y18_N4
\random_decoder_fifo_i|random_generator_i|counter[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|counter[2]~1_combout\ = \random_decoder_fifo_i|random_generator_i|counter\(2) $ (((\random_decoder_fifo_i|random_generator_i|divider2~q\ & (\random_decoder_fifo_i|random_generator_i|counter\(0) & 
-- \random_decoder_fifo_i|random_generator_i|counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|divider2~q\,
	datab => \random_decoder_fifo_i|random_generator_i|counter\(0),
	datac => \random_decoder_fifo_i|random_generator_i|counter\(2),
	datad => \random_decoder_fifo_i|random_generator_i|counter\(1),
	combout => \random_decoder_fifo_i|random_generator_i|counter[2]~1_combout\);

-- Location: FF_X24_Y18_N5
\random_decoder_fifo_i|random_generator_i|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|counter[2]~1_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|counter\(2));

-- Location: LCCOMB_X24_Y18_N22
\random_decoder_fifo_i|random_generator_i|counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|counter~2_combout\ = (\random_decoder_fifo_i|random_generator_i|counter\(0) & ((\random_decoder_fifo_i|random_generator_i|counter\(2) & (\random_decoder_fifo_i|random_generator_i|counter\(3) $ 
-- (\random_decoder_fifo_i|random_generator_i|counter\(1)))) # (!\random_decoder_fifo_i|random_generator_i|counter\(2) & (\random_decoder_fifo_i|random_generator_i|counter\(3) & \random_decoder_fifo_i|random_generator_i|counter\(1))))) # 
-- (!\random_decoder_fifo_i|random_generator_i|counter\(0) & (((\random_decoder_fifo_i|random_generator_i|counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|counter\(0),
	datab => \random_decoder_fifo_i|random_generator_i|counter\(2),
	datac => \random_decoder_fifo_i|random_generator_i|counter\(3),
	datad => \random_decoder_fifo_i|random_generator_i|counter\(1),
	combout => \random_decoder_fifo_i|random_generator_i|counter~2_combout\);

-- Location: FF_X24_Y18_N23
\random_decoder_fifo_i|random_generator_i|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|counter~2_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|divider2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|counter\(3));

-- Location: LCCOMB_X23_Y18_N24
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[3]~feeder_combout\ = \random_decoder_fifo_i|random_generator_i|counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \random_decoder_fifo_i|random_generator_i|counter\(3),
	combout => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[3]~feeder_combout\);

-- Location: FF_X23_Y18_N25
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[3]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|generate_random~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3));

-- Location: LCCOMB_X23_Y18_N22
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[2]~feeder_combout\ = \random_decoder_fifo_i|random_generator_i|counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \random_decoder_fifo_i|random_generator_i|counter\(2),
	combout => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[2]~feeder_combout\);

-- Location: FF_X23_Y18_N23
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[2]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|generate_random~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2));

-- Location: LCCOMB_X23_Y18_N12
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[1]~feeder_combout\ = \random_decoder_fifo_i|random_generator_i|counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \random_decoder_fifo_i|random_generator_i|counter\(1),
	combout => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[1]~feeder_combout\);

-- Location: FF_X23_Y18_N13
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[1]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|generate_random~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1));

-- Location: LCCOMB_X23_Y18_N10
\random_decoder_fifo_i|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|Mux1~0_combout\ = (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0) & ((\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1)) # 
-- (!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3))))) # (!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & (((!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3) & \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0),
	datab => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3),
	datac => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2),
	datad => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1),
	combout => \random_decoder_fifo_i|Mux1~0_combout\);

-- Location: FF_X24_Y16_N3
\random_decoder_fifo_i|random_generator_i|ENABLE_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\);

-- Location: FF_X23_Y18_N11
\random_decoder_fifo_i|komp0_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|Mux1~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp0_sig\(4));

-- Location: LCCOMB_X23_Y16_N12
\random_decoder_fifo_i|komp1_sig[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|komp1_sig[4]~feeder_combout\ = \random_decoder_fifo_i|komp0_sig\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \random_decoder_fifo_i|komp0_sig\(4),
	combout => \random_decoder_fifo_i|komp1_sig[4]~feeder_combout\);

-- Location: FF_X23_Y16_N13
\random_decoder_fifo_i|komp1_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|komp1_sig[4]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp1_sig\(4));

-- Location: FF_X23_Y16_N9
\random_decoder_fifo_i|komp2_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp1_sig\(4),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp2_sig\(4));

-- Location: FF_X23_Y16_N27
\random_decoder_fifo_i|komp3_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp2_sig\(4),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp3_sig\(4));

-- Location: FF_X23_Y16_N1
\random_decoder_fifo_i|komp4_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp3_sig\(4),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp4_sig\(4));

-- Location: LCCOMB_X14_Y14_N4
\mem_hub_i|DIN[0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[0]~47_combout\ = (\mem_hub_i|ACK_B~0_combout\) # ((!\kurzor_ctrl_i|present_st.wait_on_key~q\ & (!\kurzor_ctrl_i|present_st.data_check~q\ & \kurzor_ctrl_i|present_st.pipe_insert~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|present_st.wait_on_key~q\,
	datab => \kurzor_ctrl_i|present_st.data_check~q\,
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \kurzor_ctrl_i|present_st.pipe_insert~q\,
	combout => \mem_hub_i|DIN[0]~47_combout\);

-- Location: LCCOMB_X7_Y17_N18
\mem_hub_i|DIN[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[4]~7_combout\ = (\mem_hub_i|DIN[0]~47_combout\ & ((\kurzor_ctrl_i|EN~0_combout\ & ((\random_decoder_fifo_i|komp4_sig\(4)))) # (!\kurzor_ctrl_i|EN~0_combout\ & (\mem_hub_i|DIN[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|EN~0_combout\,
	datab => \mem_hub_i|DIN[4]~6_combout\,
	datac => \random_decoder_fifo_i|komp4_sig\(4),
	datad => \mem_hub_i|DIN[0]~47_combout\,
	combout => \mem_hub_i|DIN[4]~7_combout\);

-- Location: LCCOMB_X19_Y14_N18
\wtr_ctrl_i|adr_xn_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_1~1_combout\ = (\wtr_ctrl_i|adr_x\(2) & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(2),
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|adr_xn_1~1_combout\);

-- Location: LCCOMB_X22_Y14_N8
\wtr_ctrl_i|adr_x[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_x[2]~8_combout\ = ((\wtr_ctrl_i|present_state.m10~q\ $ (\wtr_ctrl_i|adr_x\(2) $ (\wtr_ctrl_i|adr_x[1]~7\)))) # (GND)
-- \wtr_ctrl_i|adr_x[2]~9\ = CARRY((\wtr_ctrl_i|present_state.m10~q\ & (\wtr_ctrl_i|adr_x\(2) & !\wtr_ctrl_i|adr_x[1]~7\)) # (!\wtr_ctrl_i|present_state.m10~q\ & ((\wtr_ctrl_i|adr_x\(2)) # (!\wtr_ctrl_i|adr_x[1]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m10~q\,
	datab => \wtr_ctrl_i|adr_x\(2),
	datad => VCC,
	cin => \wtr_ctrl_i|adr_x[1]~7\,
	combout => \wtr_ctrl_i|adr_x[2]~8_combout\,
	cout => \wtr_ctrl_i|adr_x[2]~9\);

-- Location: LCCOMB_X22_Y14_N10
\wtr_ctrl_i|adr_x[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_x[3]~10_combout\ = \wtr_ctrl_i|adr_x\(3) $ (\wtr_ctrl_i|adr_x[2]~9\ $ (!\wtr_ctrl_i|present_state.m10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(3),
	datad => \wtr_ctrl_i|present_state.m10~q\,
	cin => \wtr_ctrl_i|adr_x[2]~9\,
	combout => \wtr_ctrl_i|adr_x[3]~10_combout\);

-- Location: LCCOMB_X16_Y16_N26
\wtr_ctrl_i|adr_x[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_x[2]~3_combout\ = ((!\wtr_ctrl_i|present_state.m0~q\) # (!\reset_sync_i|reset_reg~q\)) # (!\game_ctrl_i|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|adr_x[2]~3_combout\);

-- Location: LCCOMB_X22_Y14_N26
\wtr_ctrl_i|adr_x[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_x[2]~12_combout\ = (\wtr_ctrl_i|present_state.m10~q\) # ((\wtr_ctrl_i|adr_x[2]~3_combout\) # (\wtr_ctrl_i|present_state.m11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m10~q\,
	datac => \wtr_ctrl_i|adr_x[2]~3_combout\,
	datad => \wtr_ctrl_i|present_state.m11~q\,
	combout => \wtr_ctrl_i|adr_x[2]~12_combout\);

-- Location: FF_X22_Y14_N11
\wtr_ctrl_i|adr_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_x[3]~10_combout\,
	sclr => \wtr_ctrl_i|adr_x[2]~3_combout\,
	ena => \wtr_ctrl_i|adr_x[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_x\(3));

-- Location: LCCOMB_X19_Y14_N28
\wtr_ctrl_i|adr_xn_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_1~2_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datac => \wtr_ctrl_i|adr_x\(1),
	combout => \wtr_ctrl_i|adr_xn_1~2_combout\);

-- Location: FF_X19_Y14_N29
\wtr_ctrl_i|adr_xn_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_1~2_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_1\(1));

-- Location: LCCOMB_X19_Y14_N30
\wtr_ctrl_i|adr_xn_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_1~3_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datac => \wtr_ctrl_i|adr_x\(0),
	combout => \wtr_ctrl_i|adr_xn_1~3_combout\);

-- Location: FF_X19_Y14_N31
\wtr_ctrl_i|adr_xn_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_1~3_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_1\(0));

-- Location: LCCOMB_X22_Y14_N18
\wtr_ctrl_i|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan1~0_combout\ = (\wtr_ctrl_i|adr_xn_1\(1) & (((!\wtr_ctrl_i|adr_x\(0) & \wtr_ctrl_i|adr_xn_1\(0))) # (!\wtr_ctrl_i|adr_x\(1)))) # (!\wtr_ctrl_i|adr_xn_1\(1) & (!\wtr_ctrl_i|adr_x\(0) & (\wtr_ctrl_i|adr_xn_1\(0) & 
-- !\wtr_ctrl_i|adr_x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_1\(1),
	datab => \wtr_ctrl_i|adr_x\(0),
	datac => \wtr_ctrl_i|adr_xn_1\(0),
	datad => \wtr_ctrl_i|adr_x\(1),
	combout => \wtr_ctrl_i|LessThan1~0_combout\);

-- Location: LCCOMB_X22_Y14_N28
\wtr_ctrl_i|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan1~1_combout\ = (\wtr_ctrl_i|adr_xn_1\(2) & ((\wtr_ctrl_i|LessThan1~0_combout\) # (!\wtr_ctrl_i|adr_x\(2)))) # (!\wtr_ctrl_i|adr_xn_1\(2) & (!\wtr_ctrl_i|adr_x\(2) & \wtr_ctrl_i|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_1\(2),
	datac => \wtr_ctrl_i|adr_x\(2),
	datad => \wtr_ctrl_i|LessThan1~0_combout\,
	combout => \wtr_ctrl_i|LessThan1~1_combout\);

-- Location: LCCOMB_X19_Y14_N8
\wtr_ctrl_i|adr_xn_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_1~0_combout\ = (\wtr_ctrl_i|adr_x\(3) & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(3),
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|adr_xn_1~0_combout\);

-- Location: FF_X19_Y14_N9
\wtr_ctrl_i|adr_xn_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_1~0_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_1\(3));

-- Location: LCCOMB_X22_Y14_N14
\wtr_ctrl_i|Selector19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~15_combout\ = (\wtr_ctrl_i|Selector22~0_combout\ & ((\wtr_ctrl_i|adr_x\(3) & ((!\wtr_ctrl_i|adr_xn_1\(3)) # (!\wtr_ctrl_i|LessThan1~1_combout\))) # (!\wtr_ctrl_i|adr_x\(3) & (!\wtr_ctrl_i|LessThan1~1_combout\ & 
-- !\wtr_ctrl_i|adr_xn_1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(3),
	datab => \wtr_ctrl_i|LessThan1~1_combout\,
	datac => \wtr_ctrl_i|adr_xn_1\(3),
	datad => \wtr_ctrl_i|Selector22~0_combout\,
	combout => \wtr_ctrl_i|Selector19~15_combout\);

-- Location: LCCOMB_X17_Y16_N16
\wtr_ctrl_i|adr_yn_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_1~2_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|adr_y\(3),
	combout => \wtr_ctrl_i|adr_yn_1~2_combout\);

-- Location: FF_X17_Y16_N17
\wtr_ctrl_i|adr_yn_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_1~2_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_1\(3));

-- Location: LCCOMB_X19_Y15_N4
\wtr_ctrl_i|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector8~0_combout\ = (\wtr_ctrl_i|present_state.m12~q\ & (((!\wtr_ctrl_i|adr_y\(0))))) # (!\wtr_ctrl_i|present_state.m12~q\ & ((\wtr_ctrl_i|present_state.m13~q\ & (!\wtr_ctrl_i|adr_y\(0))) # (!\wtr_ctrl_i|present_state.m13~q\ & 
-- (\wtr_ctrl_i|adr_y\(0) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m12~q\,
	datab => \wtr_ctrl_i|present_state.m13~q\,
	datac => \wtr_ctrl_i|adr_y\(0),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector8~0_combout\);

-- Location: FF_X19_Y15_N5
\wtr_ctrl_i|adr_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector8~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_y\(0));

-- Location: LCCOMB_X21_Y13_N0
\wtr_ctrl_i|adr_y[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_y[1]~4_cout\ = CARRY(\wtr_ctrl_i|adr_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|adr_y\(0),
	datad => VCC,
	cout => \wtr_ctrl_i|adr_y[1]~4_cout\);

-- Location: LCCOMB_X21_Y13_N2
\wtr_ctrl_i|adr_y[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_y[1]~5_combout\ = (\wtr_ctrl_i|present_state.m12~q\ & ((\wtr_ctrl_i|adr_y\(1) & (\wtr_ctrl_i|adr_y[1]~4_cout\ & VCC)) # (!\wtr_ctrl_i|adr_y\(1) & (!\wtr_ctrl_i|adr_y[1]~4_cout\)))) # (!\wtr_ctrl_i|present_state.m12~q\ & 
-- ((\wtr_ctrl_i|adr_y\(1) & (!\wtr_ctrl_i|adr_y[1]~4_cout\)) # (!\wtr_ctrl_i|adr_y\(1) & ((\wtr_ctrl_i|adr_y[1]~4_cout\) # (GND)))))
-- \wtr_ctrl_i|adr_y[1]~6\ = CARRY((\wtr_ctrl_i|present_state.m12~q\ & (!\wtr_ctrl_i|adr_y\(1) & !\wtr_ctrl_i|adr_y[1]~4_cout\)) # (!\wtr_ctrl_i|present_state.m12~q\ & ((!\wtr_ctrl_i|adr_y[1]~4_cout\) # (!\wtr_ctrl_i|adr_y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m12~q\,
	datab => \wtr_ctrl_i|adr_y\(1),
	datad => VCC,
	cin => \wtr_ctrl_i|adr_y[1]~4_cout\,
	combout => \wtr_ctrl_i|adr_y[1]~5_combout\,
	cout => \wtr_ctrl_i|adr_y[1]~6\);

-- Location: LCCOMB_X21_Y13_N10
\wtr_ctrl_i|adr_y[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_y[1]~11_combout\ = (\wtr_ctrl_i|present_state.m12~q\) # ((\wtr_ctrl_i|present_state.m13~q\) # (\wtr_ctrl_i|adr_x[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m12~q\,
	datab => \wtr_ctrl_i|present_state.m13~q\,
	datac => \wtr_ctrl_i|adr_x[2]~3_combout\,
	combout => \wtr_ctrl_i|adr_y[1]~11_combout\);

-- Location: FF_X21_Y13_N3
\wtr_ctrl_i|adr_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_y[1]~5_combout\,
	sclr => \wtr_ctrl_i|adr_x[2]~3_combout\,
	ena => \wtr_ctrl_i|adr_y[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_y\(1));

-- Location: LCCOMB_X21_Y13_N4
\wtr_ctrl_i|adr_y[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_y[2]~7_combout\ = ((\wtr_ctrl_i|present_state.m12~q\ $ (\wtr_ctrl_i|adr_y\(2) $ (!\wtr_ctrl_i|adr_y[1]~6\)))) # (GND)
-- \wtr_ctrl_i|adr_y[2]~8\ = CARRY((\wtr_ctrl_i|present_state.m12~q\ & ((\wtr_ctrl_i|adr_y\(2)) # (!\wtr_ctrl_i|adr_y[1]~6\))) # (!\wtr_ctrl_i|present_state.m12~q\ & (\wtr_ctrl_i|adr_y\(2) & !\wtr_ctrl_i|adr_y[1]~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m12~q\,
	datab => \wtr_ctrl_i|adr_y\(2),
	datad => VCC,
	cin => \wtr_ctrl_i|adr_y[1]~6\,
	combout => \wtr_ctrl_i|adr_y[2]~7_combout\,
	cout => \wtr_ctrl_i|adr_y[2]~8\);

-- Location: FF_X21_Y13_N5
\wtr_ctrl_i|adr_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_y[2]~7_combout\,
	sclr => \wtr_ctrl_i|adr_x[2]~3_combout\,
	ena => \wtr_ctrl_i|adr_y[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_y\(2));

-- Location: LCCOMB_X17_Y16_N26
\wtr_ctrl_i|adr_yn_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_1~3_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_y\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|adr_y\(2),
	combout => \wtr_ctrl_i|adr_yn_1~3_combout\);

-- Location: FF_X17_Y16_N27
\wtr_ctrl_i|adr_yn_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_1~3_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_1\(2));

-- Location: LCCOMB_X21_Y13_N16
\wtr_ctrl_i|adr_yn_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_1~0_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|adr_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|adr_y\(1),
	combout => \wtr_ctrl_i|adr_yn_1~0_combout\);

-- Location: FF_X21_Y13_N17
\wtr_ctrl_i|adr_yn_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_1~0_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_1\(1));

-- Location: LCCOMB_X17_Y16_N6
\wtr_ctrl_i|adr_yn_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_1~1_combout\ = (\wtr_ctrl_i|adr_y\(0) & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_y\(0),
	datac => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|adr_yn_1~1_combout\);

-- Location: FF_X17_Y16_N7
\wtr_ctrl_i|adr_yn_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_1~1_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_1\(0));

-- Location: LCCOMB_X21_Y13_N12
\wtr_ctrl_i|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan3~0_combout\ = (\wtr_ctrl_i|adr_yn_1\(1) & (((!\wtr_ctrl_i|adr_y\(0) & \wtr_ctrl_i|adr_yn_1\(0))) # (!\wtr_ctrl_i|adr_y\(1)))) # (!\wtr_ctrl_i|adr_yn_1\(1) & (!\wtr_ctrl_i|adr_y\(0) & (\wtr_ctrl_i|adr_yn_1\(0) & 
-- !\wtr_ctrl_i|adr_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(1),
	datab => \wtr_ctrl_i|adr_y\(0),
	datac => \wtr_ctrl_i|adr_yn_1\(0),
	datad => \wtr_ctrl_i|adr_y\(1),
	combout => \wtr_ctrl_i|LessThan3~0_combout\);

-- Location: LCCOMB_X21_Y13_N22
\wtr_ctrl_i|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan3~1_combout\ = (\wtr_ctrl_i|adr_yn_1\(2) & ((\wtr_ctrl_i|LessThan3~0_combout\) # (!\wtr_ctrl_i|adr_y\(2)))) # (!\wtr_ctrl_i|adr_yn_1\(2) & (!\wtr_ctrl_i|adr_y\(2) & \wtr_ctrl_i|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|adr_yn_1\(2),
	datac => \wtr_ctrl_i|adr_y\(2),
	datad => \wtr_ctrl_i|LessThan3~0_combout\,
	combout => \wtr_ctrl_i|LessThan3~1_combout\);

-- Location: LCCOMB_X21_Y13_N20
\wtr_ctrl_i|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan3~2_combout\ = (\wtr_ctrl_i|adr_yn_1\(3) & ((\wtr_ctrl_i|LessThan3~1_combout\) # (!\wtr_ctrl_i|adr_y\(3)))) # (!\wtr_ctrl_i|adr_yn_1\(3) & (\wtr_ctrl_i|LessThan3~1_combout\ & !\wtr_ctrl_i|adr_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|adr_yn_1\(3),
	datac => \wtr_ctrl_i|LessThan3~1_combout\,
	datad => \wtr_ctrl_i|adr_y\(3),
	combout => \wtr_ctrl_i|LessThan3~2_combout\);

-- Location: LCCOMB_X16_Y11_N8
\mem_hub_i|ADDR[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[3]~6_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|kurzor_x\(3)))) # (!\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|gen_addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(3),
	datab => \kurzor_ctrl_i|WideOr7~combout\,
	datac => \kurzor_ctrl_i|kurzor_x\(3),
	datad => \kurzor_ctrl_i|EN~0_combout\,
	combout => \mem_hub_i|ADDR[3]~6_combout\);

-- Location: LCCOMB_X16_Y16_N18
\wtr_ctrl_i|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector13~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|adr_x\(3))) # (!\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|now_addr\(3) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(3),
	datab => \wtr_ctrl_i|present_state.m7~q\,
	datac => \wtr_ctrl_i|now_addr\(3),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector13~0_combout\);

-- Location: FF_X16_Y16_N19
\wtr_ctrl_i|now_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector13~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(3));

-- Location: LCCOMB_X16_Y16_N14
\mem_hub_i|ADDR[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[3]~7_combout\ = (\mem_hub_i|ADDR[3]~6_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \mem_hub_i|ADDR[3]~6_combout\,
	datad => \wtr_ctrl_i|now_addr\(3),
	combout => \mem_hub_i|ADDR[3]~7_combout\);

-- Location: LCCOMB_X16_Y11_N10
\mem_hub_i|ADDR[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[4]~8_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|kurzor_y\(0))) # (!\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|gen_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_y\(0),
	datab => \kurzor_ctrl_i|EN~0_combout\,
	datac => \kurzor_ctrl_i|WideOr7~combout\,
	datad => \kurzor_ctrl_i|gen_addr\(4),
	combout => \mem_hub_i|ADDR[4]~8_combout\);

-- Location: LCCOMB_X19_Y15_N24
\wtr_ctrl_i|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector12~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|adr_y\(0))) # (!\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|now_addr\(4) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m7~q\,
	datab => \wtr_ctrl_i|adr_y\(0),
	datac => \wtr_ctrl_i|now_addr\(4),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector12~0_combout\);

-- Location: FF_X19_Y15_N25
\wtr_ctrl_i|now_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector12~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(4));

-- Location: LCCOMB_X19_Y15_N8
\mem_hub_i|ADDR[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[4]~9_combout\ = (\mem_hub_i|ADDR[4]~8_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \mem_hub_i|ADDR[4]~8_combout\,
	datad => \wtr_ctrl_i|now_addr\(4),
	combout => \mem_hub_i|ADDR[4]~9_combout\);

-- Location: LCCOMB_X16_Y11_N12
\mem_hub_i|ADDR[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[5]~10_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|kurzor_y\(1))) # (!\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|gen_addr\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_y\(1),
	datab => \kurzor_ctrl_i|gen_addr\(5),
	datac => \kurzor_ctrl_i|WideOr7~combout\,
	datad => \kurzor_ctrl_i|EN~0_combout\,
	combout => \mem_hub_i|ADDR[5]~10_combout\);

-- Location: LCCOMB_X16_Y16_N28
\wtr_ctrl_i|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector11~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|adr_y\(1))) # (!\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|now_addr\(5) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_y\(1),
	datab => \wtr_ctrl_i|present_state.m7~q\,
	datac => \wtr_ctrl_i|now_addr\(5),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector11~0_combout\);

-- Location: FF_X16_Y16_N29
\wtr_ctrl_i|now_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector11~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(5));

-- Location: LCCOMB_X16_Y16_N16
\mem_hub_i|ADDR[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[5]~11_combout\ = (\mem_hub_i|ADDR[5]~10_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|ADDR[5]~10_combout\,
	datab => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|now_addr\(5),
	combout => \mem_hub_i|ADDR[5]~11_combout\);

-- Location: LCCOMB_X16_Y11_N14
\mem_hub_i|ADDR[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[6]~12_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|kurzor_y\(2))) # (!\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|gen_addr\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_y\(2),
	datab => \kurzor_ctrl_i|gen_addr\(6),
	datac => \kurzor_ctrl_i|WideOr7~combout\,
	datad => \kurzor_ctrl_i|EN~0_combout\,
	combout => \mem_hub_i|ADDR[6]~12_combout\);

-- Location: LCCOMB_X16_Y16_N6
\wtr_ctrl_i|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector10~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|adr_y\(2))))) # (!\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|present_state.m0~q\ & (\wtr_ctrl_i|now_addr\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m0~q\,
	datab => \wtr_ctrl_i|present_state.m7~q\,
	datac => \wtr_ctrl_i|now_addr\(6),
	datad => \wtr_ctrl_i|adr_y\(2),
	combout => \wtr_ctrl_i|Selector10~0_combout\);

-- Location: FF_X16_Y16_N7
\wtr_ctrl_i|now_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector10~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(6));

-- Location: LCCOMB_X16_Y16_N10
\mem_hub_i|ADDR[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[6]~13_combout\ = (\mem_hub_i|ADDR[6]~12_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \mem_hub_i|ADDR[6]~12_combout\,
	datad => \wtr_ctrl_i|now_addr\(6),
	combout => \mem_hub_i|ADDR[6]~13_combout\);

-- Location: LCCOMB_X16_Y11_N24
\mem_hub_i|ADDR[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[7]~14_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|kurzor_y\(3)))) # (!\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|gen_addr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(7),
	datab => \kurzor_ctrl_i|EN~0_combout\,
	datac => \kurzor_ctrl_i|WideOr7~combout\,
	datad => \kurzor_ctrl_i|kurzor_y\(3),
	combout => \mem_hub_i|ADDR[7]~14_combout\);

-- Location: LCCOMB_X16_Y16_N24
\wtr_ctrl_i|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector9~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|adr_y\(3))))) # (!\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|present_state.m0~q\ & (\wtr_ctrl_i|now_addr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m0~q\,
	datab => \wtr_ctrl_i|present_state.m7~q\,
	datac => \wtr_ctrl_i|now_addr\(7),
	datad => \wtr_ctrl_i|adr_y\(3),
	combout => \wtr_ctrl_i|Selector9~0_combout\);

-- Location: FF_X16_Y16_N25
\wtr_ctrl_i|now_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector9~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(7));

-- Location: LCCOMB_X16_Y16_N4
\mem_hub_i|ADDR[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[7]~15_combout\ = (\mem_hub_i|ADDR[7]~14_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|ADDR[7]~14_combout\,
	datab => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|now_addr\(7),
	combout => \mem_hub_i|ADDR[7]~15_combout\);

-- Location: LCCOMB_X21_Y16_N6
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X26_Y13_N4
\cell_ctrl_i|WideOr4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr4~9_combout\ = (\vga_sync_i|position_x\(8) & (((!\vga_sync_i|position_x\(9))))) # (!\vga_sync_i|position_x\(8) & ((\vga_sync_i|position_x\(7) & ((!\vga_sync_i|position_x\(9)))) # (!\vga_sync_i|position_x\(7) & 
-- (!\vga_sync_i|position_x\(6) & \vga_sync_i|position_x\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(6),
	datab => \vga_sync_i|position_x\(8),
	datac => \vga_sync_i|position_x\(7),
	datad => \vga_sync_i|position_x\(9),
	combout => \cell_ctrl_i|WideOr4~9_combout\);

-- Location: LCCOMB_X25_Y14_N10
\cell_ctrl_i|WideOr4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr4~5_combout\ = (!\vga_sync_i|position_x\(0) & (!\vga_sync_i|position_x\(5) & (!\vga_sync_i|position_x\(1) & \cell_ctrl_i|WideOr4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(0),
	datab => \vga_sync_i|position_x\(5),
	datac => \vga_sync_i|position_x\(1),
	datad => \cell_ctrl_i|WideOr4~9_combout\,
	combout => \cell_ctrl_i|WideOr4~5_combout\);

-- Location: LCCOMB_X25_Y14_N30
\cell_ctrl_i|WideOr4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr4~18_combout\ = (\cell_ctrl_i|WideOr4~5_combout\ & (!\vga_sync_i|position_x\(4) & (!\vga_sync_i|position_x\(3) & !\vga_sync_i|position_x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|WideOr4~5_combout\,
	datab => \vga_sync_i|position_x\(4),
	datac => \vga_sync_i|position_x\(3),
	datad => \vga_sync_i|position_x\(2),
	combout => \cell_ctrl_i|WideOr4~18_combout\);

-- Location: FF_X25_Y14_N31
\cell_ctrl_i|addr_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr4~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x\(0));

-- Location: LCCOMB_X28_Y13_N10
\cell_ctrl_i|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal16~0_combout\ = (\vga_sync_i|position_x\(9) & (!\vga_sync_i|position_x\(0) & (\cell_ctrl_i|Equal0~0_combout\ & \cell_ctrl_i|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(9),
	datab => \vga_sync_i|position_x\(0),
	datac => \cell_ctrl_i|Equal0~0_combout\,
	datad => \cell_ctrl_i|Equal0~1_combout\,
	combout => \cell_ctrl_i|Equal16~0_combout\);

-- Location: LCCOMB_X28_Y13_N6
\cell_ctrl_i|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr0~0_combout\ = (\vga_sync_i|position_x\(6) & ((\cell_ctrl_i|Equal16~0_combout\) # (!\vga_sync_i|position_x\(5)))) # (!\vga_sync_i|position_x\(6) & (\vga_sync_i|position_x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(6),
	datac => \vga_sync_i|position_x\(5),
	datad => \cell_ctrl_i|Equal16~0_combout\,
	combout => \cell_ctrl_i|WideOr0~0_combout\);

-- Location: LCCOMB_X26_Y13_N16
\cell_ctrl_i|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal0~2_combout\ = (!\vga_sync_i|position_x\(5) & !\vga_sync_i|position_x\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(5),
	datac => \vga_sync_i|position_x\(6),
	combout => \cell_ctrl_i|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y13_N18
\cell_ctrl_i|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal0~3_combout\ = (\cell_ctrl_i|Equal0~0_combout\ & (!\vga_sync_i|position_x\(9) & !\vga_sync_i|position_x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_ctrl_i|Equal0~0_combout\,
	datac => \vga_sync_i|position_x\(9),
	datad => \vga_sync_i|position_x\(0),
	combout => \cell_ctrl_i|Equal0~3_combout\);

-- Location: LCCOMB_X28_Y13_N26
\cell_ctrl_i|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr0~1_combout\ = (\cell_ctrl_i|Equal0~1_combout\ & (\cell_ctrl_i|Equal0~3_combout\ & ((\cell_ctrl_i|WideOr0~0_combout\) # (\cell_ctrl_i|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|WideOr0~0_combout\,
	datab => \cell_ctrl_i|Equal0~1_combout\,
	datac => \cell_ctrl_i|Equal0~2_combout\,
	datad => \cell_ctrl_i|Equal0~3_combout\,
	combout => \cell_ctrl_i|WideOr0~1_combout\);

-- Location: LCCOMB_X28_Y13_N8
\cell_ctrl_i|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr0~2_combout\ = (\cell_ctrl_i|WideNor0~0_combout\ & (!\cell_ctrl_i|WideOr0~1_combout\ & ((!\cell_ctrl_i|Equal16~0_combout\) # (!\cell_ctrl_i|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|WideOr0~0_combout\,
	datab => \cell_ctrl_i|WideNor0~0_combout\,
	datac => \cell_ctrl_i|WideOr0~1_combout\,
	datad => \cell_ctrl_i|Equal16~0_combout\,
	combout => \cell_ctrl_i|WideOr0~2_combout\);

-- Location: FF_X28_Y13_N9
\cell_ctrl_i|pix_set_x\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|pix_set_x~q\);

-- Location: FF_X25_Y14_N27
\cell_ctrl_i|addr_x2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|addr_x\(0),
	sload => VCC,
	ena => \cell_ctrl_i|pix_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x2\(0));

-- Location: LCCOMB_X26_Y13_N22
\cell_ctrl_i|WideOr3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr3~11_combout\ = (\vga_sync_i|position_x\(8) & (\vga_sync_i|position_x\(6) $ ((\vga_sync_i|position_x\(5))))) # (!\vga_sync_i|position_x\(8) & (\vga_sync_i|position_x\(7) & (\vga_sync_i|position_x\(6) $ (\vga_sync_i|position_x\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(6),
	datab => \vga_sync_i|position_x\(8),
	datac => \vga_sync_i|position_x\(5),
	datad => \vga_sync_i|position_x\(7),
	combout => \cell_ctrl_i|WideOr3~11_combout\);

-- Location: LCCOMB_X25_Y14_N20
\cell_ctrl_i|WideOr3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr3~7_combout\ = (!\vga_sync_i|position_x\(0) & (!\vga_sync_i|position_x\(1) & (!\vga_sync_i|position_x\(9) & \cell_ctrl_i|WideOr3~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(0),
	datab => \vga_sync_i|position_x\(1),
	datac => \vga_sync_i|position_x\(9),
	datad => \cell_ctrl_i|WideOr3~11_combout\,
	combout => \cell_ctrl_i|WideOr3~7_combout\);

-- Location: LCCOMB_X25_Y14_N16
\cell_ctrl_i|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr3~combout\ = (!\vga_sync_i|position_x\(3) & (\cell_ctrl_i|WideOr3~7_combout\ & (!\vga_sync_i|position_x\(4) & !\vga_sync_i|position_x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(3),
	datab => \cell_ctrl_i|WideOr3~7_combout\,
	datac => \vga_sync_i|position_x\(4),
	datad => \vga_sync_i|position_x\(2),
	combout => \cell_ctrl_i|WideOr3~combout\);

-- Location: FF_X25_Y14_N17
\cell_ctrl_i|addr_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr3~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x\(1));

-- Location: LCCOMB_X16_Y12_N0
\cell_ctrl_i|addr_x2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|addr_x2[1]~feeder_combout\ = \cell_ctrl_i|addr_x\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|addr_x\(1),
	combout => \cell_ctrl_i|addr_x2[1]~feeder_combout\);

-- Location: FF_X16_Y12_N1
\cell_ctrl_i|addr_x2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|addr_x2[1]~feeder_combout\,
	ena => \cell_ctrl_i|pix_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x2\(1));

-- Location: LCCOMB_X26_Y13_N8
\cell_ctrl_i|WideOr2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr2~16_combout\ = (\vga_sync_i|position_x\(6) & (!\vga_sync_i|position_x\(9) & (\vga_sync_i|position_x\(5) $ (!\vga_sync_i|position_x\(7))))) # (!\vga_sync_i|position_x\(6) & (!\vga_sync_i|position_x\(7) & ((!\vga_sync_i|position_x\(5)) # 
-- (!\vga_sync_i|position_x\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(6),
	datab => \vga_sync_i|position_x\(9),
	datac => \vga_sync_i|position_x\(5),
	datad => \vga_sync_i|position_x\(7),
	combout => \cell_ctrl_i|WideOr2~16_combout\);

-- Location: LCCOMB_X26_Y13_N18
\cell_ctrl_i|WideOr2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr2~17_combout\ = (\cell_ctrl_i|WideOr2~16_combout\ & (\vga_sync_i|position_x\(9) $ (((\vga_sync_i|position_x\(7)) # (\vga_sync_i|position_x\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(7),
	datab => \vga_sync_i|position_x\(8),
	datac => \cell_ctrl_i|WideOr2~16_combout\,
	datad => \vga_sync_i|position_x\(9),
	combout => \cell_ctrl_i|WideOr2~17_combout\);

-- Location: LCCOMB_X26_Y14_N24
\cell_ctrl_i|WideOr2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr2~3_combout\ = (!\vga_sync_i|position_x\(1) & (!\vga_sync_i|position_x\(0) & \cell_ctrl_i|WideOr2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(1),
	datac => \vga_sync_i|position_x\(0),
	datad => \cell_ctrl_i|WideOr2~17_combout\,
	combout => \cell_ctrl_i|WideOr2~3_combout\);

-- Location: LCCOMB_X25_Y14_N2
\cell_ctrl_i|WideOr2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr2~15_combout\ = (!\vga_sync_i|position_x\(3) & (!\vga_sync_i|position_x\(2) & (!\vga_sync_i|position_x\(4) & \cell_ctrl_i|WideOr2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(3),
	datab => \vga_sync_i|position_x\(2),
	datac => \vga_sync_i|position_x\(4),
	datad => \cell_ctrl_i|WideOr2~3_combout\,
	combout => \cell_ctrl_i|WideOr2~15_combout\);

-- Location: FF_X25_Y14_N3
\cell_ctrl_i|addr_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x\(2));

-- Location: LCCOMB_X25_Y14_N4
\cell_ctrl_i|addr_x2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|addr_x2[2]~feeder_combout\ = \cell_ctrl_i|addr_x\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|addr_x\(2),
	combout => \cell_ctrl_i|addr_x2[2]~feeder_combout\);

-- Location: FF_X25_Y14_N5
\cell_ctrl_i|addr_x2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|addr_x2[2]~feeder_combout\,
	ena => \cell_ctrl_i|pix_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x2\(2));

-- Location: LCCOMB_X28_Y13_N4
\cell_ctrl_i|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal4~0_combout\ = (\vga_sync_i|position_x\(7) & (\cell_ctrl_i|Equal0~0_combout\ & (!\vga_sync_i|position_x\(9) & !\vga_sync_i|position_x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(7),
	datab => \cell_ctrl_i|Equal0~0_combout\,
	datac => \vga_sync_i|position_x\(9),
	datad => \vga_sync_i|position_x\(0),
	combout => \cell_ctrl_i|Equal4~0_combout\);

-- Location: LCCOMB_X26_Y13_N20
\cell_ctrl_i|WideOr1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr1~4_combout\ = (\vga_sync_i|position_x\(6) & (\vga_sync_i|position_x\(8) & ((!\vga_sync_i|position_x\(7))))) # (!\vga_sync_i|position_x\(6) & (((\vga_sync_i|position_x\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(6),
	datab => \vga_sync_i|position_x\(8),
	datac => \vga_sync_i|position_x\(5),
	datad => \vga_sync_i|position_x\(7),
	combout => \cell_ctrl_i|WideOr1~4_combout\);

-- Location: LCCOMB_X28_Y13_N0
\cell_ctrl_i|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal1~0_combout\ = (!\vga_sync_i|position_x\(9) & (\cell_ctrl_i|Equal0~0_combout\ & (\vga_sync_i|position_x\(5) & !\vga_sync_i|position_x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(9),
	datab => \cell_ctrl_i|Equal0~0_combout\,
	datac => \vga_sync_i|position_x\(5),
	datad => \vga_sync_i|position_x\(0),
	combout => \cell_ctrl_i|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y13_N24
\cell_ctrl_i|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr1~2_combout\ = (\vga_sync_i|position_x\(6) & (((\cell_ctrl_i|WideOr1~4_combout\ & \cell_ctrl_i|Equal1~0_combout\)))) # (!\vga_sync_i|position_x\(6) & (\cell_ctrl_i|Equal16~0_combout\ & (!\cell_ctrl_i|WideOr1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|Equal16~0_combout\,
	datab => \vga_sync_i|position_x\(6),
	datac => \cell_ctrl_i|WideOr1~4_combout\,
	datad => \cell_ctrl_i|Equal1~0_combout\,
	combout => \cell_ctrl_i|WideOr1~2_combout\);

-- Location: LCCOMB_X28_Y13_N14
\cell_ctrl_i|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr1~3_combout\ = (\cell_ctrl_i|WideOr1~2_combout\) # ((\cell_ctrl_i|Equal4~0_combout\ & \vga_sync_i|position_x\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_ctrl_i|Equal4~0_combout\,
	datac => \vga_sync_i|position_x\(8),
	datad => \cell_ctrl_i|WideOr1~2_combout\,
	combout => \cell_ctrl_i|WideOr1~3_combout\);

-- Location: FF_X28_Y13_N15
\cell_ctrl_i|addr_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x\(3));

-- Location: FF_X16_Y12_N11
\cell_ctrl_i|addr_x2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|addr_x\(3),
	sload => VCC,
	ena => \cell_ctrl_i|pix_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_x2\(3));

-- Location: LCCOMB_X22_Y15_N30
\vga_sync_i|vsync_reg_p~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|vsync_reg_p~0_combout\ = (!\vga_sync_i|position_y\(9) & (!\vga_sync_i|position_y\(2) & !\vga_sync_i|position_y\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_y\(9),
	datac => \vga_sync_i|position_y\(2),
	datad => \vga_sync_i|position_y\(4),
	combout => \vga_sync_i|vsync_reg_p~0_combout\);

-- Location: LCCOMB_X22_Y15_N24
\cell_ctrl_i|Equal20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal20~1_combout\ = (\vga_sync_i|vsync_reg_p~0_combout\ & (!\vga_sync_i|position_y\(3) & (!\vga_sync_i|position_y\(0) & !\vga_sync_i|position_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|vsync_reg_p~0_combout\,
	datab => \vga_sync_i|position_y\(3),
	datac => \vga_sync_i|position_y\(0),
	datad => \vga_sync_i|position_y\(1),
	combout => \cell_ctrl_i|Equal20~1_combout\);

-- Location: LCCOMB_X22_Y15_N10
\cell_ctrl_i|Equal20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal20~2_combout\ = (!\vga_sync_i|position_y\(5) & \cell_ctrl_i|Equal20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|position_y\(5),
	datad => \cell_ctrl_i|Equal20~1_combout\,
	combout => \cell_ctrl_i|Equal20~2_combout\);

-- Location: LCCOMB_X21_Y15_N14
\cell_ctrl_i|WideOr14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr14~combout\ = (\cell_ctrl_i|Equal20~2_combout\ & ((\vga_sync_i|position_y\(6) & ((!\vga_sync_i|position_y\(8)) # (!\vga_sync_i|position_y\(7)))) # (!\vga_sync_i|position_y\(6) & ((\vga_sync_i|position_y\(7)) # 
-- (\vga_sync_i|position_y\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \cell_ctrl_i|Equal20~2_combout\,
	datad => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|WideOr14~combout\);

-- Location: FF_X21_Y15_N15
\cell_ctrl_i|addr_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr14~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y\(0));

-- Location: LCCOMB_X21_Y15_N20
\cell_ctrl_i|Equal34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal34~0_combout\ = (\vga_sync_i|position_y\(6) & (\vga_sync_i|position_y\(7) & \vga_sync_i|position_y\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|Equal34~0_combout\);

-- Location: LCCOMB_X21_Y15_N22
\cell_ctrl_i|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal20~0_combout\ = (!\vga_sync_i|position_y\(6) & (!\vga_sync_i|position_y\(7) & !\vga_sync_i|position_y\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|Equal20~0_combout\);

-- Location: LCCOMB_X21_Y15_N0
\cell_ctrl_i|WideOr10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr10~combout\ = (!\cell_ctrl_i|Equal34~0_combout\ & (\cell_ctrl_i|Equal20~1_combout\ & ((\vga_sync_i|position_y\(5)) # (!\cell_ctrl_i|Equal20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(5),
	datab => \cell_ctrl_i|Equal34~0_combout\,
	datac => \cell_ctrl_i|Equal20~0_combout\,
	datad => \cell_ctrl_i|Equal20~1_combout\,
	combout => \cell_ctrl_i|WideOr10~combout\);

-- Location: FF_X21_Y15_N1
\cell_ctrl_i|pix_set_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|pix_set_y~q\);

-- Location: LCCOMB_X14_Y12_N12
\cell_ctrl_i|PIXEL_SET_Y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|PIXEL_SET_Y~0_combout\ = (\cell_ctrl_i|pix_set_x~q\ & \cell_ctrl_i|pix_set_y~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cell_ctrl_i|pix_set_x~q\,
	datad => \cell_ctrl_i|pix_set_y~q\,
	combout => \cell_ctrl_i|PIXEL_SET_Y~0_combout\);

-- Location: FF_X14_Y12_N3
\cell_ctrl_i|addr_y2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|addr_y\(0),
	sload => VCC,
	ena => \cell_ctrl_i|PIXEL_SET_Y~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y2\(0));

-- Location: LCCOMB_X22_Y15_N4
\cell_ctrl_i|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal25~0_combout\ = (\vga_sync_i|position_y\(5) & \cell_ctrl_i|Equal20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vga_sync_i|position_y\(5),
	datad => \cell_ctrl_i|Equal20~1_combout\,
	combout => \cell_ctrl_i|Equal25~0_combout\);

-- Location: LCCOMB_X21_Y15_N16
\cell_ctrl_i|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr13~0_combout\ = (((\vga_sync_i|position_y\(8) & \vga_sync_i|position_y\(7))) # (!\cell_ctrl_i|Equal25~0_combout\)) # (!\vga_sync_i|position_y\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(8),
	datab => \vga_sync_i|position_y\(7),
	datac => \vga_sync_i|position_y\(6),
	datad => \cell_ctrl_i|Equal25~0_combout\,
	combout => \cell_ctrl_i|WideOr13~0_combout\);

-- Location: LCCOMB_X21_Y15_N4
\cell_ctrl_i|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr13~1_combout\ = (\vga_sync_i|position_y\(6)) # (((!\vga_sync_i|position_y\(7) & !\vga_sync_i|position_y\(8))) # (!\cell_ctrl_i|Equal20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \cell_ctrl_i|Equal20~2_combout\,
	datad => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|WideOr13~1_combout\);

-- Location: LCCOMB_X21_Y15_N24
\cell_ctrl_i|WideOr13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr13~combout\ = (!\cell_ctrl_i|WideOr13~1_combout\) # (!\cell_ctrl_i|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_ctrl_i|WideOr13~0_combout\,
	datac => \cell_ctrl_i|WideOr13~1_combout\,
	combout => \cell_ctrl_i|WideOr13~combout\);

-- Location: FF_X21_Y15_N25
\cell_ctrl_i|addr_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr13~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y\(1));

-- Location: LCCOMB_X14_Y12_N4
\cell_ctrl_i|addr_y2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|addr_y2[1]~feeder_combout\ = \cell_ctrl_i|addr_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|addr_y\(1),
	combout => \cell_ctrl_i|addr_y2[1]~feeder_combout\);

-- Location: FF_X14_Y12_N5
\cell_ctrl_i|addr_y2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|addr_y2[1]~feeder_combout\,
	ena => \cell_ctrl_i|PIXEL_SET_Y~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y2\(1));

-- Location: LCCOMB_X21_Y15_N6
\cell_ctrl_i|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr12~0_combout\ = (\vga_sync_i|position_y\(7) & ((\cell_ctrl_i|Equal25~0_combout\) # ((\vga_sync_i|position_y\(6) & \cell_ctrl_i|Equal20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \cell_ctrl_i|Equal20~2_combout\,
	datad => \cell_ctrl_i|Equal25~0_combout\,
	combout => \cell_ctrl_i|WideOr12~0_combout\);

-- Location: LCCOMB_X21_Y15_N12
\cell_ctrl_i|Equal32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal32~0_combout\ = (!\vga_sync_i|position_y\(6) & (\vga_sync_i|position_y\(7) & \vga_sync_i|position_y\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|Equal32~0_combout\);

-- Location: LCCOMB_X21_Y15_N8
\cell_ctrl_i|WideOr12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr12~1_combout\ = (\cell_ctrl_i|Equal25~0_combout\ & (!\cell_ctrl_i|Equal32~0_combout\ & ((\vga_sync_i|position_y\(8)) # (!\cell_ctrl_i|WideOr12~0_combout\)))) # (!\cell_ctrl_i|Equal25~0_combout\ & (((\vga_sync_i|position_y\(8))) # 
-- (!\cell_ctrl_i|WideOr12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|Equal25~0_combout\,
	datab => \cell_ctrl_i|WideOr12~0_combout\,
	datac => \vga_sync_i|position_y\(8),
	datad => \cell_ctrl_i|Equal32~0_combout\,
	combout => \cell_ctrl_i|WideOr12~1_combout\);

-- Location: LCCOMB_X21_Y15_N18
\cell_ctrl_i|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal28~0_combout\ = (!\vga_sync_i|position_y\(6) & (!\vga_sync_i|position_y\(7) & (\cell_ctrl_i|Equal20~2_combout\ & \vga_sync_i|position_y\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \cell_ctrl_i|Equal20~2_combout\,
	datad => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|Equal28~0_combout\);

-- Location: LCCOMB_X21_Y15_N2
\cell_ctrl_i|WideOr12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr12~combout\ = (\cell_ctrl_i|Equal28~0_combout\) # (!\cell_ctrl_i|WideOr12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cell_ctrl_i|WideOr12~1_combout\,
	datad => \cell_ctrl_i|Equal28~0_combout\,
	combout => \cell_ctrl_i|WideOr12~combout\);

-- Location: FF_X21_Y15_N3
\cell_ctrl_i|addr_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr12~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y\(2));

-- Location: LCCOMB_X14_Y12_N14
\cell_ctrl_i|addr_y2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|addr_y2[2]~feeder_combout\ = \cell_ctrl_i|addr_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|addr_y\(2),
	combout => \cell_ctrl_i|addr_y2[2]~feeder_combout\);

-- Location: FF_X14_Y12_N15
\cell_ctrl_i|addr_y2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|addr_y2[2]~feeder_combout\,
	ena => \cell_ctrl_i|PIXEL_SET_Y~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y2\(2));

-- Location: LCCOMB_X21_Y15_N30
\cell_ctrl_i|WideOr11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr11~6_combout\ = ((\vga_sync_i|position_y\(6) & (\vga_sync_i|position_y\(7))) # (!\vga_sync_i|position_y\(6) & (!\vga_sync_i|position_y\(7) & !\vga_sync_i|position_y\(5)))) # (!\vga_sync_i|position_y\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \vga_sync_i|position_y\(5),
	datad => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|WideOr11~6_combout\);

-- Location: LCCOMB_X22_Y15_N22
\cell_ctrl_i|WideOr11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr11~3_combout\ = (\vga_sync_i|position_y\(1)) # ((\vga_sync_i|position_y\(3)) # ((\vga_sync_i|position_y\(0)) # (\cell_ctrl_i|WideOr11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(1),
	datab => \vga_sync_i|position_y\(3),
	datac => \vga_sync_i|position_y\(0),
	datad => \cell_ctrl_i|WideOr11~6_combout\,
	combout => \cell_ctrl_i|WideOr11~3_combout\);

-- Location: LCCOMB_X22_Y15_N2
\cell_ctrl_i|WideOr11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr11~19_combout\ = (!\cell_ctrl_i|WideOr11~3_combout\ & (!\vga_sync_i|position_y\(9) & (!\vga_sync_i|position_y\(2) & !\vga_sync_i|position_y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|WideOr11~3_combout\,
	datab => \vga_sync_i|position_y\(9),
	datac => \vga_sync_i|position_y\(2),
	datad => \vga_sync_i|position_y\(4),
	combout => \cell_ctrl_i|WideOr11~19_combout\);

-- Location: FF_X22_Y15_N3
\cell_ctrl_i|addr_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr11~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y\(3));

-- Location: LCCOMB_X14_Y12_N0
\cell_ctrl_i|addr_y2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|addr_y2[3]~feeder_combout\ = \cell_ctrl_i|addr_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|addr_y\(3),
	combout => \cell_ctrl_i|addr_y2[3]~feeder_combout\);

-- Location: FF_X14_Y12_N1
\cell_ctrl_i|addr_y2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|addr_y2[3]~feeder_combout\,
	ena => \cell_ctrl_i|PIXEL_SET_Y~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|addr_y2\(3));

-- Location: LCCOMB_X7_Y17_N12
\wtr_ctrl_i|s_cell_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~44_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\mem_hub_i|DIN[1]~27_combout\ & \reset_sync_i|reset_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \mem_hub_i|DIN[1]~27_combout\,
	datad => \reset_sync_i|reset_reg~q\,
	combout => \wtr_ctrl_i|s_cell_out~44_combout\);

-- Location: FF_X7_Y17_N13
\wtr_ctrl_i|s_cell_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(1));

-- Location: LCCOMB_X7_Y17_N14
\mem_hub_i|DIN[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[1]~27_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(1)))) # (!\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_out\(1),
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_in\(1),
	combout => \mem_hub_i|DIN[1]~27_combout\);

-- Location: LCCOMB_X23_Y18_N6
\random_decoder_fifo_i|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|Mux4~0_combout\ = (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3) & ((\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0) & 
-- \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1))) # (!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & ((!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1)))))) # (!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3) & 
-- (((\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0),
	datab => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3),
	datac => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2),
	datad => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1),
	combout => \random_decoder_fifo_i|Mux4~0_combout\);

-- Location: FF_X23_Y18_N7
\random_decoder_fifo_i|komp0_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|Mux4~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp0_sig\(1));

-- Location: FF_X24_Y16_N25
\random_decoder_fifo_i|komp1_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp0_sig\(1),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp1_sig\(1));

-- Location: FF_X24_Y16_N31
\random_decoder_fifo_i|komp2_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp1_sig\(1),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp2_sig\(1));

-- Location: FF_X24_Y16_N23
\random_decoder_fifo_i|komp3_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp2_sig\(1),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp3_sig\(1));

-- Location: FF_X24_Y16_N15
\random_decoder_fifo_i|komp4_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp3_sig\(1),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp4_sig\(1));

-- Location: LCCOMB_X7_Y17_N16
\mem_hub_i|DIN[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[1]~28_combout\ = (\mem_hub_i|DIN[0]~47_combout\ & ((\kurzor_ctrl_i|EN~0_combout\ & ((\random_decoder_fifo_i|komp4_sig\(1)))) # (!\kurzor_ctrl_i|EN~0_combout\ & (\mem_hub_i|DIN[1]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|EN~0_combout\,
	datab => \mem_hub_i|DIN[1]~27_combout\,
	datac => \random_decoder_fifo_i|komp4_sig\(1),
	datad => \mem_hub_i|DIN[0]~47_combout\,
	combout => \mem_hub_i|DIN[1]~28_combout\);

-- Location: LCCOMB_X12_Y10_N10
\kurzor_ctrl_i|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux4~0_combout\ = (\kurzor_ctrl_i|gen_addr\(6) & (\kurzor_ctrl_i|gen_addr\(7) & ((\kurzor_ctrl_i|gen_addr\(4)) # (\kurzor_ctrl_i|gen_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datab => \kurzor_ctrl_i|gen_addr\(6),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(7),
	combout => \kurzor_ctrl_i|Mux4~0_combout\);

-- Location: LCCOMB_X13_Y11_N18
\kurzor_ctrl_i|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux19~0_combout\ = (\kurzor_ctrl_i|gen_addr\(7) & ((\kurzor_ctrl_i|gen_addr\(5) & (\kurzor_ctrl_i|gen_addr\(6))) # (!\kurzor_ctrl_i|gen_addr\(5) & ((\kurzor_ctrl_i|gen_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(6),
	datab => \kurzor_ctrl_i|gen_addr\(7),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(4),
	combout => \kurzor_ctrl_i|Mux19~0_combout\);

-- Location: LCCOMB_X13_Y11_N0
\kurzor_ctrl_i|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux22~0_combout\ = (\kurzor_ctrl_i|gen_addr\(6) & (\kurzor_ctrl_i|gen_addr\(7) & ((\kurzor_ctrl_i|gen_addr\(5)) # (\kurzor_ctrl_i|gen_addr\(4))))) # (!\kurzor_ctrl_i|gen_addr\(6) & (!\kurzor_ctrl_i|gen_addr\(7) & 
-- (\kurzor_ctrl_i|gen_addr\(5) & \kurzor_ctrl_i|gen_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(6),
	datab => \kurzor_ctrl_i|gen_addr\(7),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(4),
	combout => \kurzor_ctrl_i|Mux22~0_combout\);

-- Location: LCCOMB_X12_Y10_N24
\kurzor_ctrl_i|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~0_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & (((!\kurzor_ctrl_i|gen_addr\(0) & \kurzor_ctrl_i|Mux22~0_combout\)))) # (!\kurzor_ctrl_i|gen_addr\(3) & (\kurzor_ctrl_i|Mux19~0_combout\ & (\kurzor_ctrl_i|gen_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux19~0_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datac => \kurzor_ctrl_i|gen_addr\(0),
	datad => \kurzor_ctrl_i|Mux22~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~0_combout\);

-- Location: LCCOMB_X12_Y10_N12
\kurzor_ctrl_i|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~1_combout\ = (\kurzor_ctrl_i|Mux18~0_combout\) # ((\kurzor_ctrl_i|Mux4~0_combout\ & (\kurzor_ctrl_i|gen_addr\(3) $ (!\kurzor_ctrl_i|gen_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux4~0_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datac => \kurzor_ctrl_i|gen_addr\(0),
	datad => \kurzor_ctrl_i|Mux18~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~1_combout\);

-- Location: LCCOMB_X12_Y10_N0
\kurzor_ctrl_i|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~4_combout\ = (\kurzor_ctrl_i|Mux4~0_combout\) # (\kurzor_ctrl_i|gen_addr\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux4~0_combout\,
	datac => \kurzor_ctrl_i|gen_addr\(3),
	combout => \kurzor_ctrl_i|Mux18~4_combout\);

-- Location: LCCOMB_X12_Y10_N26
\kurzor_ctrl_i|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux24~0_combout\ = (\kurzor_ctrl_i|gen_addr\(6)) # ((\kurzor_ctrl_i|gen_addr\(7)) # ((\kurzor_ctrl_i|gen_addr\(4) & \kurzor_ctrl_i|gen_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datab => \kurzor_ctrl_i|gen_addr\(6),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(7),
	combout => \kurzor_ctrl_i|Mux24~0_combout\);

-- Location: LCCOMB_X12_Y10_N20
\kurzor_ctrl_i|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~3_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & ((\kurzor_ctrl_i|gen_addr\(0) & ((\kurzor_ctrl_i|Mux22~0_combout\))) # (!\kurzor_ctrl_i|gen_addr\(0) & (\kurzor_ctrl_i|Mux24~0_combout\)))) # (!\kurzor_ctrl_i|gen_addr\(3) & 
-- (((\kurzor_ctrl_i|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux24~0_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datac => \kurzor_ctrl_i|gen_addr\(0),
	datad => \kurzor_ctrl_i|Mux22~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~3_combout\);

-- Location: LCCOMB_X12_Y10_N6
\kurzor_ctrl_i|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux27~0_combout\ = (\kurzor_ctrl_i|gen_addr\(7) & ((\kurzor_ctrl_i|gen_addr\(6) & (!\kurzor_ctrl_i|gen_addr\(4) & !\kurzor_ctrl_i|gen_addr\(5))) # (!\kurzor_ctrl_i|gen_addr\(6) & ((\kurzor_ctrl_i|gen_addr\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datab => \kurzor_ctrl_i|gen_addr\(6),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(7),
	combout => \kurzor_ctrl_i|Mux27~0_combout\);

-- Location: LCCOMB_X12_Y10_N8
\kurzor_ctrl_i|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~2_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & (((\kurzor_ctrl_i|Mux19~0_combout\)))) # (!\kurzor_ctrl_i|gen_addr\(3) & ((\kurzor_ctrl_i|gen_addr\(0) & (!\kurzor_ctrl_i|Mux27~0_combout\)) # (!\kurzor_ctrl_i|gen_addr\(0) & 
-- ((\kurzor_ctrl_i|Mux19~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux27~0_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datac => \kurzor_ctrl_i|gen_addr\(0),
	datad => \kurzor_ctrl_i|Mux19~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~2_combout\);

-- Location: LCCOMB_X12_Y10_N30
\kurzor_ctrl_i|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux33~0_combout\ = (\kurzor_ctrl_i|gen_addr\(2) & (((\kurzor_ctrl_i|Mux18~2_combout\) # (\kurzor_ctrl_i|gen_addr\(1))))) # (!\kurzor_ctrl_i|gen_addr\(2) & (\kurzor_ctrl_i|Mux18~3_combout\ & ((!\kurzor_ctrl_i|gen_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux18~3_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(2),
	datac => \kurzor_ctrl_i|Mux18~2_combout\,
	datad => \kurzor_ctrl_i|gen_addr\(1),
	combout => \kurzor_ctrl_i|Mux33~0_combout\);

-- Location: LCCOMB_X12_Y10_N2
\kurzor_ctrl_i|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux33~1_combout\ = (\kurzor_ctrl_i|Mux33~0_combout\ & (((\kurzor_ctrl_i|Mux18~4_combout\) # (!\kurzor_ctrl_i|gen_addr\(1))))) # (!\kurzor_ctrl_i|Mux33~0_combout\ & (\kurzor_ctrl_i|Mux18~1_combout\ & ((\kurzor_ctrl_i|gen_addr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux18~1_combout\,
	datab => \kurzor_ctrl_i|Mux18~4_combout\,
	datac => \kurzor_ctrl_i|Mux33~0_combout\,
	datad => \kurzor_ctrl_i|gen_addr\(1),
	combout => \kurzor_ctrl_i|Mux33~1_combout\);

-- Location: LCCOMB_X14_Y14_N30
\kurzor_ctrl_i|present_st~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~13_combout\ = (\kurzor_ctrl_i|present_st.wait_on_key~q\ & ((!\game_ctrl_i|WideOr14~0_combout\) # (!\ps2_i|rised5|VYSTUP~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|rised5|VYSTUP~q\,
	datab => \kurzor_ctrl_i|present_st.wait_on_key~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \kurzor_ctrl_i|present_st~13_combout\);

-- Location: LCCOMB_X14_Y14_N10
\kurzor_ctrl_i|present_st~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~14_combout\ = (\kurzor_ctrl_i|present_st~13_combout\) # ((\kurzor_ctrl_i|present_st.data_check~q\ & !\kurzor_ctrl_i|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|present_st.data_check~q\,
	datac => \kurzor_ctrl_i|present_st~13_combout\,
	datad => \kurzor_ctrl_i|Equal4~0_combout\,
	combout => \kurzor_ctrl_i|present_st~14_combout\);

-- Location: LCCOMB_X26_Y15_N6
\game_ctrl_i|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector7~0_combout\ = (\game_ctrl_i|present_st.level4_sc~q\ & ((\ps2_i|rised2|VYSTUP~q\) # ((\game_ctrl_i|present_st.level4~q\ & \game_ctrl_i|Selector1~0_combout\)))) # (!\game_ctrl_i|present_st.level4_sc~q\ & 
-- (((\game_ctrl_i|present_st.level4~q\ & \game_ctrl_i|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.level4_sc~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level4~q\,
	datad => \game_ctrl_i|Selector1~0_combout\,
	combout => \game_ctrl_i|Selector7~0_combout\);

-- Location: FF_X26_Y15_N7
\game_ctrl_i|present_st.level4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector7~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level4~q\);

-- Location: LCCOMB_X26_Y15_N12
\game_ctrl_i|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector8~0_combout\ = (\wtr_ctrl_i|present_state.m9~q\ & ((\game_ctrl_i|present_st.level4~q\) # ((!\ps2_i|rised2|VYSTUP~q\ & \game_ctrl_i|present_st.win_sc~q\)))) # (!\wtr_ctrl_i|present_state.m9~q\ & (!\ps2_i|rised2|VYSTUP~q\ & 
-- (\game_ctrl_i|present_st.win_sc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m9~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.win_sc~q\,
	datad => \game_ctrl_i|present_st.level4~q\,
	combout => \game_ctrl_i|Selector8~0_combout\);

-- Location: FF_X26_Y15_N13
\game_ctrl_i|present_st.win_sc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector8~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.win_sc~q\);

-- Location: LCCOMB_X26_Y15_N0
\game_ctrl_i|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector9~0_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & ((\wtr_ctrl_i|present_state.m3~q\) # ((!\ps2_i|rised2|VYSTUP~q\ & \game_ctrl_i|present_st.lose_sc~q\)))) # (!\game_ctrl_i|WideOr14~0_combout\ & (!\ps2_i|rised2|VYSTUP~q\ & 
-- (\game_ctrl_i|present_st.lose_sc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.lose_sc~q\,
	datad => \wtr_ctrl_i|present_state.m3~q\,
	combout => \game_ctrl_i|Selector9~0_combout\);

-- Location: FF_X26_Y15_N1
\game_ctrl_i|present_st.lose_sc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector9~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.lose_sc~q\);

-- Location: LCCOMB_X26_Y15_N28
\game_ctrl_i|present_st.level1_sc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|present_st.level1_sc~0_combout\ = (\ps2_i|rised2|VYSTUP~q\ & (!\game_ctrl_i|present_st.win_sc~q\ & ((!\game_ctrl_i|present_st.lose_sc~q\)))) # (!\ps2_i|rised2|VYSTUP~q\ & (((\game_ctrl_i|present_st.level1_sc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.win_sc~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level1_sc~q\,
	datad => \game_ctrl_i|present_st.lose_sc~q\,
	combout => \game_ctrl_i|present_st.level1_sc~0_combout\);

-- Location: FF_X26_Y15_N29
\game_ctrl_i|present_st.level1_sc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|present_st.level1_sc~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level1_sc~q\);

-- Location: LCCOMB_X26_Y15_N14
\game_ctrl_i|WideOr13\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|WideOr13~combout\ = (\game_ctrl_i|present_st.level2_sc~q\) # (((\game_ctrl_i|present_st.level4_sc~q\) # (\game_ctrl_i|present_st.win_sc~q\)) # (!\game_ctrl_i|present_st.level1_sc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.level2_sc~q\,
	datab => \game_ctrl_i|present_st.level1_sc~q\,
	datac => \game_ctrl_i|present_st.level4_sc~q\,
	datad => \game_ctrl_i|present_st.win_sc~q\,
	combout => \game_ctrl_i|WideOr13~combout\);

-- Location: LCCOMB_X13_Y10_N16
\kurzor_ctrl_i|present_st~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~22_combout\ = (\kurzor_ctrl_i|present_st~14_combout\ & (!\game_ctrl_i|WideOr13~combout\ & \game_ctrl_i|WideOr11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|present_st~14_combout\,
	datac => \game_ctrl_i|WideOr13~combout\,
	datad => \game_ctrl_i|WideOr11~0_combout\,
	combout => \kurzor_ctrl_i|present_st~22_combout\);

-- Location: LCCOMB_X13_Y10_N28
\kurzor_ctrl_i|present_st~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~23_combout\ = (!\kurzor_ctrl_i|Equal0~0_combout\ & ((\kurzor_ctrl_i|present_st~22_combout\) # ((\kurzor_ctrl_i|Equal5~1_combout\ & \kurzor_ctrl_i|present_st.lvl3_gen~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Equal0~0_combout\,
	datab => \kurzor_ctrl_i|Equal5~1_combout\,
	datac => \kurzor_ctrl_i|present_st.lvl3_gen~q\,
	datad => \kurzor_ctrl_i|present_st~22_combout\,
	combout => \kurzor_ctrl_i|present_st~23_combout\);

-- Location: FF_X13_Y10_N29
\kurzor_ctrl_i|present_st.lvl3_gen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~23_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.lvl3_gen~q\);

-- Location: LCCOMB_X26_Y15_N18
\game_ctrl_i|WideOr12\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|WideOr12~combout\ = (\game_ctrl_i|present_st.lose_sc~q\) # ((\game_ctrl_i|present_st.level4_sc~q\) # (\game_ctrl_i|present_st.win_sc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|present_st.lose_sc~q\,
	datac => \game_ctrl_i|present_st.level4_sc~q\,
	datad => \game_ctrl_i|present_st.win_sc~q\,
	combout => \game_ctrl_i|WideOr12~combout\);

-- Location: LCCOMB_X13_Y10_N6
\kurzor_ctrl_i|present_st~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~20_combout\ = (\game_ctrl_i|WideOr12~combout\ & (\game_ctrl_i|WideOr13~combout\ & (\kurzor_ctrl_i|present_st~14_combout\ & \game_ctrl_i|WideOr11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr12~combout\,
	datab => \game_ctrl_i|WideOr13~combout\,
	datac => \kurzor_ctrl_i|present_st~14_combout\,
	datad => \game_ctrl_i|WideOr11~0_combout\,
	combout => \kurzor_ctrl_i|present_st~20_combout\);

-- Location: LCCOMB_X13_Y10_N26
\kurzor_ctrl_i|present_st~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~21_combout\ = (!\kurzor_ctrl_i|Equal0~0_combout\ & ((\kurzor_ctrl_i|present_st~20_combout\) # ((\kurzor_ctrl_i|Equal5~1_combout\ & \kurzor_ctrl_i|present_st.lvl4_gen~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|present_st~20_combout\,
	datab => \kurzor_ctrl_i|Equal5~1_combout\,
	datac => \kurzor_ctrl_i|present_st.lvl4_gen~q\,
	datad => \kurzor_ctrl_i|Equal0~0_combout\,
	combout => \kurzor_ctrl_i|present_st~21_combout\);

-- Location: FF_X13_Y10_N27
\kurzor_ctrl_i|present_st.lvl4_gen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~21_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.lvl4_gen~q\);

-- Location: LCCOMB_X13_Y11_N8
\kurzor_ctrl_i|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~9_combout\ = (\kurzor_ctrl_i|gen_addr\(0) & (\kurzor_ctrl_i|gen_addr\(4) $ (((\kurzor_ctrl_i|gen_addr\(5)))))) # (!\kurzor_ctrl_i|gen_addr\(0) & (\kurzor_ctrl_i|gen_addr\(3) & ((\kurzor_ctrl_i|gen_addr\(4)) # 
-- (\kurzor_ctrl_i|gen_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(0),
	datab => \kurzor_ctrl_i|gen_addr\(4),
	datac => \kurzor_ctrl_i|gen_addr\(3),
	datad => \kurzor_ctrl_i|gen_addr\(5),
	combout => \kurzor_ctrl_i|Mux18~9_combout\);

-- Location: LCCOMB_X14_Y11_N18
\kurzor_ctrl_i|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~8_combout\ = (\kurzor_ctrl_i|gen_addr\(4) & ((\kurzor_ctrl_i|gen_addr\(3) $ (\kurzor_ctrl_i|gen_addr\(5))))) # (!\kurzor_ctrl_i|gen_addr\(4) & (\kurzor_ctrl_i|gen_addr\(5) & (\kurzor_ctrl_i|gen_addr\(0) $ 
-- (!\kurzor_ctrl_i|gen_addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datab => \kurzor_ctrl_i|gen_addr\(0),
	datac => \kurzor_ctrl_i|gen_addr\(3),
	datad => \kurzor_ctrl_i|gen_addr\(5),
	combout => \kurzor_ctrl_i|Mux18~8_combout\);

-- Location: LCCOMB_X13_Y11_N26
\kurzor_ctrl_i|Mux18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~10_combout\ = (\kurzor_ctrl_i|Mux18~9_combout\ & ((\kurzor_ctrl_i|gen_addr\(6)) # ((!\kurzor_ctrl_i|gen_addr\(4) & \kurzor_ctrl_i|Mux18~8_combout\)))) # (!\kurzor_ctrl_i|Mux18~9_combout\ & ((\kurzor_ctrl_i|gen_addr\(4)) # 
-- ((\kurzor_ctrl_i|gen_addr\(6) & \kurzor_ctrl_i|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(6),
	datab => \kurzor_ctrl_i|gen_addr\(4),
	datac => \kurzor_ctrl_i|Mux18~9_combout\,
	datad => \kurzor_ctrl_i|Mux18~8_combout\,
	combout => \kurzor_ctrl_i|Mux18~10_combout\);

-- Location: LCCOMB_X13_Y11_N20
\kurzor_ctrl_i|Mux18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~11_combout\ = (\kurzor_ctrl_i|gen_addr\(6) & ((\kurzor_ctrl_i|Mux18~8_combout\ & (\kurzor_ctrl_i|gen_addr\(4))) # (!\kurzor_ctrl_i|Mux18~8_combout\ & ((\kurzor_ctrl_i|Mux18~9_combout\))))) # (!\kurzor_ctrl_i|gen_addr\(6) & 
-- (((\kurzor_ctrl_i|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(6),
	datab => \kurzor_ctrl_i|gen_addr\(4),
	datac => \kurzor_ctrl_i|Mux18~9_combout\,
	datad => \kurzor_ctrl_i|Mux18~8_combout\,
	combout => \kurzor_ctrl_i|Mux18~11_combout\);

-- Location: LCCOMB_X13_Y11_N14
\kurzor_ctrl_i|Mux18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~12_combout\ = \kurzor_ctrl_i|Mux18~10_combout\ $ (((!\kurzor_ctrl_i|gen_addr\(7) & \kurzor_ctrl_i|Mux18~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|gen_addr\(7),
	datac => \kurzor_ctrl_i|Mux18~10_combout\,
	datad => \kurzor_ctrl_i|Mux18~11_combout\,
	combout => \kurzor_ctrl_i|Mux18~12_combout\);

-- Location: LCCOMB_X13_Y11_N16
\kurzor_ctrl_i|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux37~0_combout\ = (\kurzor_ctrl_i|gen_addr\(5) & (\kurzor_ctrl_i|gen_addr\(6) & (\kurzor_ctrl_i|gen_addr\(7)))) # (!\kurzor_ctrl_i|gen_addr\(5) & (\kurzor_ctrl_i|gen_addr\(4) & (\kurzor_ctrl_i|gen_addr\(6) $ 
-- (!\kurzor_ctrl_i|gen_addr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(6),
	datab => \kurzor_ctrl_i|gen_addr\(7),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(4),
	combout => \kurzor_ctrl_i|Mux37~0_combout\);

-- Location: LCCOMB_X13_Y11_N10
\kurzor_ctrl_i|Mux18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~13_combout\ = (\kurzor_ctrl_i|gen_addr\(0) & \kurzor_ctrl_i|Mux37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(0),
	datad => \kurzor_ctrl_i|Mux37~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~13_combout\);

-- Location: LCCOMB_X13_Y11_N28
\kurzor_ctrl_i|Mux18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~14_combout\ = (!\kurzor_ctrl_i|gen_addr\(0) & ((\kurzor_ctrl_i|gen_addr\(7)) # ((\kurzor_ctrl_i|gen_addr\(6)) # (\kurzor_ctrl_i|gen_addr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(0),
	datab => \kurzor_ctrl_i|gen_addr\(7),
	datac => \kurzor_ctrl_i|gen_addr\(6),
	datad => \kurzor_ctrl_i|gen_addr\(4),
	combout => \kurzor_ctrl_i|Mux18~14_combout\);

-- Location: LCCOMB_X13_Y11_N30
\kurzor_ctrl_i|Mux18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~15_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & ((\kurzor_ctrl_i|Mux18~13_combout\) # ((\kurzor_ctrl_i|Mux18~14_combout\)))) # (!\kurzor_ctrl_i|gen_addr\(3) & (((\kurzor_ctrl_i|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux18~13_combout\,
	datab => \kurzor_ctrl_i|Mux18~14_combout\,
	datac => \kurzor_ctrl_i|gen_addr\(3),
	datad => \kurzor_ctrl_i|Mux19~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~15_combout\);

-- Location: LCCOMB_X13_Y11_N24
\kurzor_ctrl_i|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux48~0_combout\ = (\kurzor_ctrl_i|gen_addr\(1) & ((\kurzor_ctrl_i|Mux18~12_combout\) # ((\kurzor_ctrl_i|gen_addr\(2))))) # (!\kurzor_ctrl_i|gen_addr\(1) & (((\kurzor_ctrl_i|Mux18~15_combout\ & !\kurzor_ctrl_i|gen_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(1),
	datab => \kurzor_ctrl_i|Mux18~12_combout\,
	datac => \kurzor_ctrl_i|Mux18~15_combout\,
	datad => \kurzor_ctrl_i|gen_addr\(2),
	combout => \kurzor_ctrl_i|Mux48~0_combout\);

-- Location: LCCOMB_X13_Y11_N12
\kurzor_ctrl_i|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~5_combout\ = (\kurzor_ctrl_i|gen_addr\(6) & (\kurzor_ctrl_i|gen_addr\(0) $ (((\kurzor_ctrl_i|gen_addr\(5)) # (\kurzor_ctrl_i|gen_addr\(4)))))) # (!\kurzor_ctrl_i|gen_addr\(6) & (\kurzor_ctrl_i|gen_addr\(5) & 
-- (\kurzor_ctrl_i|gen_addr\(0) $ (\kurzor_ctrl_i|gen_addr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(0),
	datab => \kurzor_ctrl_i|gen_addr\(6),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(4),
	combout => \kurzor_ctrl_i|Mux18~5_combout\);

-- Location: LCCOMB_X14_Y11_N24
\kurzor_ctrl_i|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~6_combout\ = (!\kurzor_ctrl_i|gen_addr\(3) & (\kurzor_ctrl_i|gen_addr\(0) $ (((\kurzor_ctrl_i|gen_addr\(7) & \kurzor_ctrl_i|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(7),
	datab => \kurzor_ctrl_i|gen_addr\(0),
	datac => \kurzor_ctrl_i|gen_addr\(3),
	datad => \kurzor_ctrl_i|Mux18~5_combout\,
	combout => \kurzor_ctrl_i|Mux18~6_combout\);

-- Location: LCCOMB_X13_Y11_N6
\kurzor_ctrl_i|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~7_combout\ = (\kurzor_ctrl_i|Mux18~6_combout\) # ((\kurzor_ctrl_i|Mux22~0_combout\ & \kurzor_ctrl_i|gen_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|Mux22~0_combout\,
	datac => \kurzor_ctrl_i|gen_addr\(3),
	datad => \kurzor_ctrl_i|Mux18~6_combout\,
	combout => \kurzor_ctrl_i|Mux18~7_combout\);

-- Location: LCCOMB_X13_Y11_N2
\kurzor_ctrl_i|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux48~1_combout\ = (\kurzor_ctrl_i|gen_addr\(2) & ((\kurzor_ctrl_i|Mux48~0_combout\ & (\kurzor_ctrl_i|Mux18~4_combout\)) # (!\kurzor_ctrl_i|Mux48~0_combout\ & ((\kurzor_ctrl_i|Mux18~7_combout\))))) # (!\kurzor_ctrl_i|gen_addr\(2) & 
-- (\kurzor_ctrl_i|Mux48~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(2),
	datab => \kurzor_ctrl_i|Mux48~0_combout\,
	datac => \kurzor_ctrl_i|Mux18~4_combout\,
	datad => \kurzor_ctrl_i|Mux18~7_combout\,
	combout => \kurzor_ctrl_i|Mux48~1_combout\);

-- Location: LCCOMB_X13_Y10_N22
\mem_hub_i|DIN[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[3]~32_combout\ = (\kurzor_ctrl_i|Mux33~1_combout\ & ((\kurzor_ctrl_i|present_st.lvl3_gen~q\) # ((\kurzor_ctrl_i|present_st.lvl4_gen~q\ & \kurzor_ctrl_i|Mux48~1_combout\)))) # (!\kurzor_ctrl_i|Mux33~1_combout\ & 
-- (((\kurzor_ctrl_i|present_st.lvl4_gen~q\ & \kurzor_ctrl_i|Mux48~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux33~1_combout\,
	datab => \kurzor_ctrl_i|present_st.lvl3_gen~q\,
	datac => \kurzor_ctrl_i|present_st.lvl4_gen~q\,
	datad => \kurzor_ctrl_i|Mux48~1_combout\,
	combout => \mem_hub_i|DIN[3]~32_combout\);

-- Location: LCCOMB_X18_Y16_N12
\wtr_ctrl_i|s_cell_out~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~46_combout\ = (!\rst_wtr_ctrl~combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(3)))) # (!\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \rst_wtr_ctrl~combout\,
	datac => \wtr_ctrl_i|s_cell_out\(3),
	datad => \wtr_ctrl_i|s_cell_in\(3),
	combout => \wtr_ctrl_i|s_cell_out~46_combout\);

-- Location: FF_X18_Y16_N13
\wtr_ctrl_i|s_cell_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(3));

-- Location: LCCOMB_X18_Y16_N22
\mem_hub_i|DIN[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[3]~31_combout\ = (\mem_hub_i|ACK_B~0_combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(3))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|ACK_B~0_combout\,
	datab => \wtr_ctrl_i|s_cell_in\(3),
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_out\(3),
	combout => \mem_hub_i|DIN[3]~31_combout\);

-- Location: LCCOMB_X12_Y10_N28
\kurzor_ctrl_i|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux13~0_combout\ = (\kurzor_ctrl_i|gen_addr\(7) & (((!\kurzor_ctrl_i|gen_addr\(4) & !\kurzor_ctrl_i|gen_addr\(5))) # (!\kurzor_ctrl_i|gen_addr\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datab => \kurzor_ctrl_i|gen_addr\(6),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(7),
	combout => \kurzor_ctrl_i|Mux13~0_combout\);

-- Location: LCCOMB_X12_Y10_N22
\kurzor_ctrl_i|Mux18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~16_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & (\kurzor_ctrl_i|Mux4~0_combout\)) # (!\kurzor_ctrl_i|gen_addr\(3) & ((\kurzor_ctrl_i|gen_addr\(0) & (\kurzor_ctrl_i|Mux4~0_combout\)) # (!\kurzor_ctrl_i|gen_addr\(0) & 
-- ((!\kurzor_ctrl_i|Mux13~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux4~0_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datac => \kurzor_ctrl_i|gen_addr\(0),
	datad => \kurzor_ctrl_i|Mux13~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~16_combout\);

-- Location: LCCOMB_X12_Y10_N16
\kurzor_ctrl_i|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux8~0_combout\ = (\kurzor_ctrl_i|gen_addr\(7)) # ((\kurzor_ctrl_i|gen_addr\(6) & ((\kurzor_ctrl_i|gen_addr\(4)) # (\kurzor_ctrl_i|gen_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(4),
	datab => \kurzor_ctrl_i|gen_addr\(6),
	datac => \kurzor_ctrl_i|gen_addr\(5),
	datad => \kurzor_ctrl_i|gen_addr\(7),
	combout => \kurzor_ctrl_i|Mux8~0_combout\);

-- Location: LCCOMB_X12_Y10_N18
\kurzor_ctrl_i|Mux18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~17_combout\ = (\kurzor_ctrl_i|gen_addr\(3) & ((\kurzor_ctrl_i|gen_addr\(0) & ((\kurzor_ctrl_i|Mux8~0_combout\))) # (!\kurzor_ctrl_i|gen_addr\(0) & (\kurzor_ctrl_i|Mux4~0_combout\)))) # (!\kurzor_ctrl_i|gen_addr\(3) & 
-- (\kurzor_ctrl_i|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux4~0_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(3),
	datac => \kurzor_ctrl_i|gen_addr\(0),
	datad => \kurzor_ctrl_i|Mux8~0_combout\,
	combout => \kurzor_ctrl_i|Mux18~17_combout\);

-- Location: LCCOMB_X12_Y10_N4
\kurzor_ctrl_i|Mux18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~18_combout\ = (\kurzor_ctrl_i|gen_addr\(2) & (((\kurzor_ctrl_i|gen_addr\(1))))) # (!\kurzor_ctrl_i|gen_addr\(2) & ((\kurzor_ctrl_i|gen_addr\(1) & (\kurzor_ctrl_i|Mux4~0_combout\)) # (!\kurzor_ctrl_i|gen_addr\(1) & 
-- ((\kurzor_ctrl_i|Mux18~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux4~0_combout\,
	datab => \kurzor_ctrl_i|gen_addr\(2),
	datac => \kurzor_ctrl_i|Mux18~17_combout\,
	datad => \kurzor_ctrl_i|gen_addr\(1),
	combout => \kurzor_ctrl_i|Mux18~18_combout\);

-- Location: LCCOMB_X12_Y10_N14
\kurzor_ctrl_i|Mux18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux18~19_combout\ = (\kurzor_ctrl_i|Mux18~18_combout\ & (((\kurzor_ctrl_i|Mux18~4_combout\) # (!\kurzor_ctrl_i|gen_addr\(2))))) # (!\kurzor_ctrl_i|Mux18~18_combout\ & (\kurzor_ctrl_i|Mux18~16_combout\ & ((\kurzor_ctrl_i|gen_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux18~16_combout\,
	datab => \kurzor_ctrl_i|Mux18~4_combout\,
	datac => \kurzor_ctrl_i|Mux18~18_combout\,
	datad => \kurzor_ctrl_i|gen_addr\(2),
	combout => \kurzor_ctrl_i|Mux18~19_combout\);

-- Location: LCCOMB_X13_Y10_N10
\kurzor_ctrl_i|present_st~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~24_combout\ = (!\game_ctrl_i|WideOr12~combout\ & (\game_ctrl_i|WideOr13~combout\ & (\kurzor_ctrl_i|present_st~14_combout\ & \game_ctrl_i|WideOr11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr12~combout\,
	datab => \game_ctrl_i|WideOr13~combout\,
	datac => \kurzor_ctrl_i|present_st~14_combout\,
	datad => \game_ctrl_i|WideOr11~0_combout\,
	combout => \kurzor_ctrl_i|present_st~24_combout\);

-- Location: LCCOMB_X13_Y10_N24
\kurzor_ctrl_i|present_st~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~25_combout\ = (!\kurzor_ctrl_i|Equal0~0_combout\ & ((\kurzor_ctrl_i|present_st~24_combout\) # ((\kurzor_ctrl_i|Equal5~1_combout\ & \kurzor_ctrl_i|present_st.lvl2_gen~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|present_st~24_combout\,
	datab => \kurzor_ctrl_i|Equal5~1_combout\,
	datac => \kurzor_ctrl_i|present_st.lvl2_gen~q\,
	datad => \kurzor_ctrl_i|Equal0~0_combout\,
	combout => \kurzor_ctrl_i|present_st~25_combout\);

-- Location: FF_X13_Y10_N25
\kurzor_ctrl_i|present_st.lvl2_gen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~25_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.lvl2_gen~q\);

-- Location: LCCOMB_X23_Y18_N8
\random_decoder_fifo_i|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|Mux3~0_combout\ = (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0) & (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3) & (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & 
-- \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0),
	datab => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3),
	datac => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2),
	datad => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1),
	combout => \random_decoder_fifo_i|Mux3~0_combout\);

-- Location: FF_X23_Y18_N9
\random_decoder_fifo_i|komp0_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|Mux3~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp0_sig\(2));

-- Location: FF_X22_Y16_N27
\random_decoder_fifo_i|komp1_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp0_sig\(2),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp1_sig\(2));

-- Location: FF_X22_Y16_N1
\random_decoder_fifo_i|komp2_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp1_sig\(2),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp2_sig\(2));

-- Location: FF_X22_Y16_N7
\random_decoder_fifo_i|komp3_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp2_sig\(2),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp3_sig\(2));

-- Location: FF_X24_Y16_N21
\random_decoder_fifo_i|komp4_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp3_sig\(2),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp4_sig\(2));

-- Location: LCCOMB_X13_Y10_N2
\mem_hub_i|DIN[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[3]~33_combout\ = (\kurzor_ctrl_i|Mux18~19_combout\ & ((\kurzor_ctrl_i|present_st.lvl2_gen~q\) # ((\random_decoder_fifo_i|komp4_sig\(2) & \kurzor_ctrl_i|present_st.pipe_insert~q\)))) # (!\kurzor_ctrl_i|Mux18~19_combout\ & 
-- (((\random_decoder_fifo_i|komp4_sig\(2) & \kurzor_ctrl_i|present_st.pipe_insert~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux18~19_combout\,
	datab => \kurzor_ctrl_i|present_st.lvl2_gen~q\,
	datac => \random_decoder_fifo_i|komp4_sig\(2),
	datad => \kurzor_ctrl_i|present_st.pipe_insert~q\,
	combout => \mem_hub_i|DIN[3]~33_combout\);

-- Location: LCCOMB_X18_Y16_N16
\mem_hub_i|DIN[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[3]~34_combout\ = (\mem_hub_i|DIN[3]~31_combout\) # ((\kurzor_ctrl_i|EN~0_combout\ & ((\mem_hub_i|DIN[3]~32_combout\) # (\mem_hub_i|DIN[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|EN~0_combout\,
	datab => \mem_hub_i|DIN[3]~32_combout\,
	datac => \mem_hub_i|DIN[3]~31_combout\,
	datad => \mem_hub_i|DIN[3]~33_combout\,
	combout => \mem_hub_i|DIN[3]~34_combout\);

-- Location: LCCOMB_X23_Y18_N16
\random_decoder_fifo_i|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|Mux0~0_combout\ = (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1) & ((\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0)) # 
-- (!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0),
	datab => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3),
	datac => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2),
	datad => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1),
	combout => \random_decoder_fifo_i|Mux0~0_combout\);

-- Location: FF_X23_Y18_N17
\random_decoder_fifo_i|komp0_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|Mux0~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp0_sig\(5));

-- Location: LCCOMB_X23_Y16_N16
\random_decoder_fifo_i|komp1_sig[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|komp1_sig[5]~feeder_combout\ = \random_decoder_fifo_i|komp0_sig\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \random_decoder_fifo_i|komp0_sig\(5),
	combout => \random_decoder_fifo_i|komp1_sig[5]~feeder_combout\);

-- Location: FF_X23_Y16_N17
\random_decoder_fifo_i|komp1_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|komp1_sig[5]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp1_sig\(5));

-- Location: FF_X23_Y16_N3
\random_decoder_fifo_i|komp2_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp1_sig\(5),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp2_sig\(5));

-- Location: FF_X23_Y16_N19
\random_decoder_fifo_i|komp3_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp2_sig\(5),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp3_sig\(5));

-- Location: FF_X23_Y16_N23
\random_decoder_fifo_i|komp4_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp3_sig\(5),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp4_sig\(5));

-- Location: LCCOMB_X24_Y16_N0
\kurzor_ctrl_i|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux3~0_combout\ = (\random_decoder_fifo_i|komp4_sig\(4) & (!\random_decoder_fifo_i|komp4_sig\(5) & (\random_decoder_fifo_i|komp4_sig\(0) $ (\random_decoder_fifo_i|komp4_sig\(1))))) # (!\random_decoder_fifo_i|komp4_sig\(4) & 
-- (\random_decoder_fifo_i|komp4_sig\(1) & (\random_decoder_fifo_i|komp4_sig\(0) $ (\random_decoder_fifo_i|komp4_sig\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|komp4_sig\(4),
	datab => \random_decoder_fifo_i|komp4_sig\(0),
	datac => \random_decoder_fifo_i|komp4_sig\(1),
	datad => \random_decoder_fifo_i|komp4_sig\(5),
	combout => \kurzor_ctrl_i|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y16_N28
\kurzor_ctrl_i|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux2~0_combout\ = (\random_decoder_fifo_i|komp4_sig\(0) & (!\random_decoder_fifo_i|komp4_sig\(4) & ((!\random_decoder_fifo_i|komp4_sig\(5))))) # (!\random_decoder_fifo_i|komp4_sig\(0) & (((\random_decoder_fifo_i|komp4_sig\(1) & 
-- \random_decoder_fifo_i|komp4_sig\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|komp4_sig\(4),
	datab => \random_decoder_fifo_i|komp4_sig\(1),
	datac => \random_decoder_fifo_i|komp4_sig\(0),
	datad => \random_decoder_fifo_i|komp4_sig\(5),
	combout => \kurzor_ctrl_i|Mux2~0_combout\);

-- Location: LCCOMB_X14_Y14_N20
\mem_hub_i|DIN[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[6]~38_combout\ = (!\kurzor_ctrl_i|present_st.wait_on_key~q\ & (!\kurzor_ctrl_i|present_st.data_check~q\ & !\random_decoder_fifo_i|komp4_sig\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|present_st.wait_on_key~q\,
	datac => \kurzor_ctrl_i|present_st.data_check~q\,
	datad => \random_decoder_fifo_i|komp4_sig\(2),
	combout => \mem_hub_i|DIN[6]~38_combout\);

-- Location: LCCOMB_X24_Y16_N14
\kurzor_ctrl_i|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux1~0_combout\ = (\random_decoder_fifo_i|komp4_sig\(0) & (!\random_decoder_fifo_i|komp4_sig\(5) & (\random_decoder_fifo_i|komp4_sig\(4) $ (\random_decoder_fifo_i|komp4_sig\(1))))) # (!\random_decoder_fifo_i|komp4_sig\(0) & 
-- (\random_decoder_fifo_i|komp4_sig\(1) & (\random_decoder_fifo_i|komp4_sig\(4) $ (!\random_decoder_fifo_i|komp4_sig\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|komp4_sig\(4),
	datab => \random_decoder_fifo_i|komp4_sig\(5),
	datac => \random_decoder_fifo_i|komp4_sig\(1),
	datad => \random_decoder_fifo_i|komp4_sig\(0),
	combout => \kurzor_ctrl_i|Mux1~0_combout\);

-- Location: LCCOMB_X21_Y17_N10
\wtr_ctrl_i|s_cell_out~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~51_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \mem_hub_i|DIN[9]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \mem_hub_i|DIN[9]~44_combout\,
	combout => \wtr_ctrl_i|s_cell_out~51_combout\);

-- Location: FF_X21_Y17_N11
\wtr_ctrl_i|s_cell_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(9));

-- Location: LCCOMB_X21_Y17_N20
\mem_hub_i|DIN[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[9]~44_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(9))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_in\(9),
	datad => \wtr_ctrl_i|s_cell_out\(9),
	combout => \mem_hub_i|DIN[9]~44_combout\);

-- Location: LCCOMB_X24_Y16_N20
\kurzor_ctrl_i|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Mux0~0_combout\ = (!\random_decoder_fifo_i|komp4_sig\(2) & ((\random_decoder_fifo_i|komp4_sig\(0) & (!\random_decoder_fifo_i|komp4_sig\(4))) # (!\random_decoder_fifo_i|komp4_sig\(0) & ((\random_decoder_fifo_i|komp4_sig\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|komp4_sig\(4),
	datab => \random_decoder_fifo_i|komp4_sig\(1),
	datac => \random_decoder_fifo_i|komp4_sig\(2),
	datad => \random_decoder_fifo_i|komp4_sig\(0),
	combout => \kurzor_ctrl_i|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\mem_hub_i|DIN[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[9]~45_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & (((!\random_decoder_fifo_i|komp4_sig\(5) & \kurzor_ctrl_i|Mux0~0_combout\)))) # (!\kurzor_ctrl_i|EN~0_combout\ & (\mem_hub_i|DIN[9]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|DIN[9]~44_combout\,
	datab => \random_decoder_fifo_i|komp4_sig\(5),
	datac => \kurzor_ctrl_i|EN~0_combout\,
	datad => \kurzor_ctrl_i|Mux0~0_combout\,
	combout => \mem_hub_i|DIN[9]~45_combout\);

-- Location: LCCOMB_X14_Y14_N12
\mem_hub_i|DIN[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[9]~46_combout\ = (\mem_hub_i|DIN[9]~45_combout\ & ((\mem_hub_i|ACK_B~0_combout\) # ((\kurzor_ctrl_i|EN~0_combout\ & \kurzor_ctrl_i|present_st.pipe_insert~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|DIN[9]~45_combout\,
	datab => \kurzor_ctrl_i|EN~0_combout\,
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \kurzor_ctrl_i|present_st.pipe_insert~q\,
	combout => \mem_hub_i|DIN[9]~46_combout\);

-- Location: LCCOMB_X7_Y17_N8
\wtr_ctrl_i|s_cell_out~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~42_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \mem_hub_i|DIN[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \mem_hub_i|DIN[5]~4_combout\,
	combout => \wtr_ctrl_i|s_cell_out~42_combout\);

-- Location: FF_X7_Y17_N9
\wtr_ctrl_i|s_cell_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(5));

-- Location: LCCOMB_X7_Y17_N10
\mem_hub_i|DIN[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[5]~4_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(5))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|s_cell_in\(5),
	datac => \wtr_ctrl_i|s_cell_out\(5),
	datad => \wtr_ctrl_i|present_state.m17~q\,
	combout => \mem_hub_i|DIN[5]~4_combout\);

-- Location: LCCOMB_X7_Y17_N20
\mem_hub_i|DIN[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[5]~5_combout\ = (\mem_hub_i|DIN[0]~47_combout\ & ((\kurzor_ctrl_i|EN~0_combout\ & ((\random_decoder_fifo_i|komp4_sig\(5)))) # (!\kurzor_ctrl_i|EN~0_combout\ & (\mem_hub_i|DIN[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|EN~0_combout\,
	datab => \mem_hub_i|DIN[5]~4_combout\,
	datac => \random_decoder_fifo_i|komp4_sig\(5),
	datad => \mem_hub_i|DIN[0]~47_combout\,
	combout => \mem_hub_i|DIN[5]~5_combout\);

-- Location: LCCOMB_X16_Y10_N6
\wtr_ctrl_i|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector46~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|process_1~1_combout\)) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|present_state.m19~q\,
	combout => \wtr_ctrl_i|Selector46~0_combout\);

-- Location: LCCOMB_X16_Y18_N4
\wtr_ctrl_i|s_cell_out~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~67_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector43~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector43~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~67_combout\);

-- Location: FF_X16_Y18_N5
\wtr_ctrl_i|s_cell_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(13));

-- Location: LCCOMB_X17_Y14_N8
\wtr_ctrl_i|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~0_combout\ = (\wtr_ctrl_i|Selector26~0_combout\ & (\wtr_ctrl_i|tmp1\(0) $ (VCC))) # (!\wtr_ctrl_i|Selector26~0_combout\ & (\wtr_ctrl_i|tmp1\(0) & VCC))
-- \wtr_ctrl_i|Add4~1\ = CARRY((\wtr_ctrl_i|Selector26~0_combout\ & \wtr_ctrl_i|tmp1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector26~0_combout\,
	datab => \wtr_ctrl_i|tmp1\(0),
	datad => VCC,
	combout => \wtr_ctrl_i|Add4~0_combout\,
	cout => \wtr_ctrl_i|Add4~1\);

-- Location: LCCOMB_X17_Y14_N10
\wtr_ctrl_i|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~2_combout\ = (\wtr_ctrl_i|tmp1\(1) & (!\wtr_ctrl_i|Add4~1\)) # (!\wtr_ctrl_i|tmp1\(1) & ((\wtr_ctrl_i|Add4~1\) # (GND)))
-- \wtr_ctrl_i|Add4~3\ = CARRY((!\wtr_ctrl_i|Add4~1\) # (!\wtr_ctrl_i|tmp1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|tmp1\(1),
	datad => VCC,
	cin => \wtr_ctrl_i|Add4~1\,
	combout => \wtr_ctrl_i|Add4~2_combout\,
	cout => \wtr_ctrl_i|Add4~3\);

-- Location: LCCOMB_X17_Y14_N12
\wtr_ctrl_i|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~4_combout\ = (\wtr_ctrl_i|tmp1\(2) & (\wtr_ctrl_i|Add4~3\ $ (GND))) # (!\wtr_ctrl_i|tmp1\(2) & (!\wtr_ctrl_i|Add4~3\ & VCC))
-- \wtr_ctrl_i|Add4~5\ = CARRY((\wtr_ctrl_i|tmp1\(2) & !\wtr_ctrl_i|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|tmp1\(2),
	datad => VCC,
	cin => \wtr_ctrl_i|Add4~3\,
	combout => \wtr_ctrl_i|Add4~4_combout\,
	cout => \wtr_ctrl_i|Add4~5\);

-- Location: LCCOMB_X17_Y14_N4
\wtr_ctrl_i|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~12_combout\ = (\wtr_ctrl_i|present_state.m18~q\ & (((\wtr_ctrl_i|Add4~4_combout\)))) # (!\wtr_ctrl_i|present_state.m18~q\ & (!\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|tmp1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m7~q\,
	datab => \wtr_ctrl_i|present_state.m18~q\,
	datac => \wtr_ctrl_i|tmp1\(2),
	datad => \wtr_ctrl_i|Add4~4_combout\,
	combout => \wtr_ctrl_i|Add4~12_combout\);

-- Location: FF_X17_Y14_N5
\wtr_ctrl_i|tmp1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Add4~12_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|tmp1\(2));

-- Location: LCCOMB_X17_Y14_N14
\wtr_ctrl_i|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~6_combout\ = (\wtr_ctrl_i|tmp1\(3) & (!\wtr_ctrl_i|Add4~5\)) # (!\wtr_ctrl_i|tmp1\(3) & ((\wtr_ctrl_i|Add4~5\) # (GND)))
-- \wtr_ctrl_i|Add4~7\ = CARRY((!\wtr_ctrl_i|Add4~5\) # (!\wtr_ctrl_i|tmp1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|tmp1\(3),
	datad => VCC,
	cin => \wtr_ctrl_i|Add4~5\,
	combout => \wtr_ctrl_i|Add4~6_combout\,
	cout => \wtr_ctrl_i|Add4~7\);

-- Location: LCCOMB_X17_Y14_N2
\wtr_ctrl_i|Add4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~11_combout\ = (\wtr_ctrl_i|present_state.m18~q\ & (((\wtr_ctrl_i|Add4~6_combout\)))) # (!\wtr_ctrl_i|present_state.m18~q\ & (!\wtr_ctrl_i|present_state.m7~q\ & ((\wtr_ctrl_i|tmp1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m7~q\,
	datab => \wtr_ctrl_i|Add4~6_combout\,
	datac => \wtr_ctrl_i|tmp1\(3),
	datad => \wtr_ctrl_i|present_state.m18~q\,
	combout => \wtr_ctrl_i|Add4~11_combout\);

-- Location: FF_X17_Y14_N3
\wtr_ctrl_i|tmp1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Add4~11_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|tmp1\(3));

-- Location: LCCOMB_X22_Y17_N26
\wtr_ctrl_i|s_cell_out~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~52_combout\ = (\wtr_ctrl_i|Selector41~1_combout\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector41~1_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_out~52_combout\);

-- Location: FF_X22_Y17_N27
\wtr_ctrl_i|s_cell_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(15));

-- Location: LCCOMB_X22_Y17_N0
\wtr_ctrl_i|s_cell_out~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~59_combout\ = (\wtr_ctrl_i|Selector40~1_combout\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|Selector40~1_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_out~59_combout\);

-- Location: FF_X22_Y17_N1
\wtr_ctrl_i|s_cell_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(16));

-- Location: LCCOMB_X21_Y14_N24
\wtr_ctrl_i|s_cell_out~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~64_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector36~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector36~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~64_combout\);

-- Location: FF_X21_Y14_N25
\wtr_ctrl_i|s_cell_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(20));

-- Location: LCCOMB_X17_Y14_N16
\wtr_ctrl_i|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~8_combout\ = \wtr_ctrl_i|Add4~7\ $ (!\wtr_ctrl_i|tmp1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \wtr_ctrl_i|tmp1\(4),
	cin => \wtr_ctrl_i|Add4~7\,
	combout => \wtr_ctrl_i|Add4~8_combout\);

-- Location: LCCOMB_X17_Y14_N24
\wtr_ctrl_i|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~10_combout\ = (\wtr_ctrl_i|present_state.m18~q\ & (((\wtr_ctrl_i|Add4~8_combout\)))) # (!\wtr_ctrl_i|present_state.m18~q\ & (!\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|tmp1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m7~q\,
	datab => \wtr_ctrl_i|present_state.m18~q\,
	datac => \wtr_ctrl_i|tmp1\(4),
	datad => \wtr_ctrl_i|Add4~8_combout\,
	combout => \wtr_ctrl_i|Add4~10_combout\);

-- Location: FF_X17_Y14_N25
\wtr_ctrl_i|tmp1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Add4~10_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|tmp1\(4));

-- Location: LCCOMB_X16_Y10_N30
\wtr_ctrl_i|s_cell_out~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~57_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|Selector34~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|Selector34~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~57_combout\);

-- Location: FF_X16_Y10_N31
\wtr_ctrl_i|s_cell_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(22));

-- Location: LCCOMB_X22_Y14_N22
\wtr_ctrl_i|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan1~2_combout\ = (\wtr_ctrl_i|LessThan1~1_combout\ & ((\wtr_ctrl_i|adr_xn_1\(3)) # (!\wtr_ctrl_i|adr_x\(3)))) # (!\wtr_ctrl_i|LessThan1~1_combout\ & (\wtr_ctrl_i|adr_xn_1\(3) & !\wtr_ctrl_i|adr_x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|LessThan1~1_combout\,
	datac => \wtr_ctrl_i|adr_xn_1\(3),
	datad => \wtr_ctrl_i|adr_x\(3),
	combout => \wtr_ctrl_i|LessThan1~2_combout\);

-- Location: LCCOMB_X22_Y14_N16
\wtr_ctrl_i|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal0~0_combout\ = (\wtr_ctrl_i|adr_y\(0)) # ((\wtr_ctrl_i|adr_x\(0)) # ((\wtr_ctrl_i|adr_x\(2)) # (\wtr_ctrl_i|adr_x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_y\(0),
	datab => \wtr_ctrl_i|adr_x\(0),
	datac => \wtr_ctrl_i|adr_x\(2),
	datad => \wtr_ctrl_i|adr_x\(1),
	combout => \wtr_ctrl_i|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y13_N24
\wtr_ctrl_i|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal0~1_combout\ = (\wtr_ctrl_i|adr_y\(3)) # ((\wtr_ctrl_i|adr_x\(3)) # ((\wtr_ctrl_i|adr_y\(2)) # (\wtr_ctrl_i|adr_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_y\(3),
	datab => \wtr_ctrl_i|adr_x\(3),
	datac => \wtr_ctrl_i|adr_y\(2),
	datad => \wtr_ctrl_i|adr_y\(1),
	combout => \wtr_ctrl_i|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y13_N26
\wtr_ctrl_i|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal0~2_combout\ = (\wtr_ctrl_i|Equal0~0_combout\) # (\wtr_ctrl_i|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \wtr_ctrl_i|Equal0~0_combout\,
	datad => \wtr_ctrl_i|Equal0~1_combout\,
	combout => \wtr_ctrl_i|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y12_N14
\wtr_ctrl_i|Selector49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector49~4_combout\ = (!\wtr_ctrl_i|LessThan2~2_combout\ & ((\wtr_ctrl_i|LessThan3~2_combout\) # ((\wtr_ctrl_i|Equal0~2_combout\ & \wtr_ctrl_i|cesta_vody\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal0~2_combout\,
	datab => \wtr_ctrl_i|cesta_vody\(1),
	datac => \wtr_ctrl_i|LessThan3~2_combout\,
	datad => \wtr_ctrl_i|LessThan2~2_combout\,
	combout => \wtr_ctrl_i|Selector49~4_combout\);

-- Location: LCCOMB_X19_Y10_N24
\wtr_ctrl_i|present_state~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~37_combout\ = (\reset_sync_i|reset_reg~q\ & (!\wtr_ctrl_i|Equal0~2_combout\ & (\wtr_ctrl_i|present_state.m17~q\ & \game_ctrl_i|WideOr14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \wtr_ctrl_i|Equal0~2_combout\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|present_state~37_combout\);

-- Location: FF_X19_Y10_N25
\wtr_ctrl_i|present_state.m8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m8~q\);

-- Location: LCCOMB_X19_Y15_N18
\wtr_ctrl_i|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector52~0_combout\ = (\wtr_ctrl_i|present_state.m13~q\) # ((\wtr_ctrl_i|present_state.m11~q\) # ((\wtr_ctrl_i|WideOr10~combout\ & \wtr_ctrl_i|bit_check\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|WideOr10~combout\,
	datab => \wtr_ctrl_i|present_state.m13~q\,
	datac => \wtr_ctrl_i|bit_check\(0),
	datad => \wtr_ctrl_i|present_state.m11~q\,
	combout => \wtr_ctrl_i|Selector52~0_combout\);

-- Location: FF_X19_Y15_N19
\wtr_ctrl_i|bit_check[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector52~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|bit_check\(0));

-- Location: LCCOMB_X19_Y15_N0
\wtr_ctrl_i|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector51~0_combout\ = (\wtr_ctrl_i|present_state.m12~q\) # ((\wtr_ctrl_i|present_state.m13~q\) # ((\wtr_ctrl_i|WideOr10~combout\ & \wtr_ctrl_i|bit_check\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|WideOr10~combout\,
	datab => \wtr_ctrl_i|present_state.m12~q\,
	datac => \wtr_ctrl_i|bit_check\(1),
	datad => \wtr_ctrl_i|present_state.m13~q\,
	combout => \wtr_ctrl_i|Selector51~0_combout\);

-- Location: FF_X19_Y15_N1
\wtr_ctrl_i|bit_check[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector51~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|bit_check\(1));

-- Location: LCCOMB_X18_Y14_N8
\wtr_ctrl_i|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Mux0~0_combout\ = (\wtr_ctrl_i|bit_check\(0) & (((\wtr_ctrl_i|s_cell_in\(7)) # (\wtr_ctrl_i|bit_check\(1))))) # (!\wtr_ctrl_i|bit_check\(0) & (\wtr_ctrl_i|s_cell_in\(9) & ((!\wtr_ctrl_i|bit_check\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(9),
	datab => \wtr_ctrl_i|s_cell_in\(7),
	datac => \wtr_ctrl_i|bit_check\(0),
	datad => \wtr_ctrl_i|bit_check\(1),
	combout => \wtr_ctrl_i|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y14_N10
\wtr_ctrl_i|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Mux0~1_combout\ = (\wtr_ctrl_i|Mux0~0_combout\ & ((\wtr_ctrl_i|s_cell_in\(6)) # ((!\wtr_ctrl_i|bit_check\(1))))) # (!\wtr_ctrl_i|Mux0~0_combout\ & (((\wtr_ctrl_i|s_cell_in\(8) & \wtr_ctrl_i|bit_check\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(6),
	datab => \wtr_ctrl_i|s_cell_in\(8),
	datac => \wtr_ctrl_i|Mux0~0_combout\,
	datad => \wtr_ctrl_i|bit_check\(1),
	combout => \wtr_ctrl_i|Mux0~1_combout\);

-- Location: LCCOMB_X18_Y16_N28
\wtr_ctrl_i|present_state~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~36_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (!\rst_wtr_ctrl~combout\ & ((\wtr_ctrl_i|Equal0~0_combout\) # (\wtr_ctrl_i|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|Equal0~0_combout\,
	datac => \rst_wtr_ctrl~combout\,
	datad => \wtr_ctrl_i|Equal0~1_combout\,
	combout => \wtr_ctrl_i|present_state~36_combout\);

-- Location: FF_X18_Y16_N29
\wtr_ctrl_i|present_state.m16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m16~q\);

-- Location: LCCOMB_X18_Y16_N24
\wtr_ctrl_i|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector18~0_combout\ = (\wtr_ctrl_i|s_cell_in\(9) & ((\wtr_ctrl_i|present_state.m8~q\) # ((\wtr_ctrl_i|Mux0~1_combout\ & \wtr_ctrl_i|present_state.m16~q\)))) # (!\wtr_ctrl_i|s_cell_in\(9) & (((\wtr_ctrl_i|Mux0~1_combout\ & 
-- \wtr_ctrl_i|present_state.m16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(9),
	datab => \wtr_ctrl_i|present_state.m8~q\,
	datac => \wtr_ctrl_i|Mux0~1_combout\,
	datad => \wtr_ctrl_i|present_state.m16~q\,
	combout => \wtr_ctrl_i|Selector18~0_combout\);

-- Location: FF_X18_Y16_N25
\wtr_ctrl_i|present_state.m2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector18~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m2~q\);

-- Location: LCCOMB_X18_Y16_N0
\wtr_ctrl_i|present_state~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~31_combout\ = (!\wtr_ctrl_i|s_cell_in\(2) & (!\wtr_ctrl_i|s_cell_in\(3) & (!\rst_wtr_ctrl~combout\ & \wtr_ctrl_i|present_state.m2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(2),
	datab => \wtr_ctrl_i|s_cell_in\(3),
	datac => \rst_wtr_ctrl~combout\,
	datad => \wtr_ctrl_i|present_state.m2~q\,
	combout => \wtr_ctrl_i|present_state~31_combout\);

-- Location: LCCOMB_X18_Y16_N18
\wtr_ctrl_i|present_state~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~35_combout\ = (\wtr_ctrl_i|s_cell_in\(1) & (\wtr_ctrl_i|present_state~31_combout\ & !\wtr_ctrl_i|s_cell_in\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(1),
	datab => \wtr_ctrl_i|present_state~31_combout\,
	datac => \wtr_ctrl_i|s_cell_in\(0),
	combout => \wtr_ctrl_i|present_state~35_combout\);

-- Location: FF_X18_Y16_N19
\wtr_ctrl_i|present_state.m4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m4~q\);

-- Location: LCCOMB_X18_Y16_N20
\wtr_ctrl_i|present_state~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~30_combout\ = (\wtr_ctrl_i|Equal4~0_combout\ & (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|present_state.m2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|present_state.m2~q\,
	combout => \wtr_ctrl_i|present_state~30_combout\);

-- Location: FF_X18_Y16_N21
\wtr_ctrl_i|present_state.m6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m6~q\);

-- Location: LCCOMB_X22_Y12_N8
\wtr_ctrl_i|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~0_combout\ = (!\wtr_ctrl_i|present_state.m6~q\ & (!\wtr_ctrl_i|present_state.m4~q\ & !\wtr_ctrl_i|present_state.m5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|present_state.m6~q\,
	datac => \wtr_ctrl_i|present_state.m4~q\,
	datad => \wtr_ctrl_i|present_state.m5~q\,
	combout => \wtr_ctrl_i|Selector50~0_combout\);

-- Location: LCCOMB_X22_Y12_N20
\wtr_ctrl_i|Selector49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector49~6_combout\ = (\wtr_ctrl_i|cesta_vody\(1) & ((\wtr_ctrl_i|Selector50~0_combout\) # ((\wtr_ctrl_i|present_state.m5~q\ & \wtr_ctrl_i|s_cell_in\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m5~q\,
	datab => \wtr_ctrl_i|s_cell_in\(5),
	datac => \wtr_ctrl_i|Selector50~0_combout\,
	datad => \wtr_ctrl_i|cesta_vody\(1),
	combout => \wtr_ctrl_i|Selector49~6_combout\);

-- Location: LCCOMB_X22_Y12_N18
\wtr_ctrl_i|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector21~1_combout\ = (\wtr_ctrl_i|present_state.m5~q\ & !\wtr_ctrl_i|s_cell_in\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m5~q\,
	datad => \wtr_ctrl_i|s_cell_in\(5),
	combout => \wtr_ctrl_i|Selector21~1_combout\);

-- Location: LCCOMB_X22_Y12_N22
\wtr_ctrl_i|Selector49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector49~2_combout\ = (\wtr_ctrl_i|Selector21~1_combout\ & ((\wtr_ctrl_i|s_cell_in\(4) & (!\wtr_ctrl_i|LessThan2~2_combout\)) # (!\wtr_ctrl_i|s_cell_in\(4) & ((\wtr_ctrl_i|LessThan1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(4),
	datab => \wtr_ctrl_i|Selector21~1_combout\,
	datac => \wtr_ctrl_i|LessThan2~2_combout\,
	datad => \wtr_ctrl_i|LessThan1~2_combout\,
	combout => \wtr_ctrl_i|Selector49~2_combout\);

-- Location: LCCOMB_X22_Y12_N2
\wtr_ctrl_i|Selector49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector49~3_combout\ = (\wtr_ctrl_i|Selector49~6_combout\) # ((\wtr_ctrl_i|Selector49~2_combout\) # ((\wtr_ctrl_i|present_state.m4~q\ & !\wtr_ctrl_i|s_cell_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m4~q\,
	datab => \wtr_ctrl_i|Selector49~6_combout\,
	datac => \wtr_ctrl_i|Selector49~2_combout\,
	datad => \wtr_ctrl_i|s_cell_in\(4),
	combout => \wtr_ctrl_i|Selector49~3_combout\);

-- Location: LCCOMB_X23_Y12_N4
\wtr_ctrl_i|Selector49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector49~5_combout\ = (\wtr_ctrl_i|Selector49~3_combout\) # ((\wtr_ctrl_i|Selector22~0_combout\ & ((\wtr_ctrl_i|LessThan1~2_combout\) # (\wtr_ctrl_i|Selector49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan1~2_combout\,
	datab => \wtr_ctrl_i|Selector49~4_combout\,
	datac => \wtr_ctrl_i|Selector22~0_combout\,
	datad => \wtr_ctrl_i|Selector49~3_combout\,
	combout => \wtr_ctrl_i|Selector49~5_combout\);

-- Location: FF_X23_Y12_N5
\wtr_ctrl_i|cesta_vody[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector49~5_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|cesta_vody\(1));

-- Location: LCCOMB_X21_Y17_N30
\wtr_ctrl_i|s_cell_out~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~56_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|Selector33~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|Selector33~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~56_combout\);

-- Location: FF_X21_Y17_N31
\wtr_ctrl_i|s_cell_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(23));

-- Location: LCCOMB_X16_Y10_N24
\wtr_ctrl_i|s_cell_out~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~60_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|Selector30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|Selector30~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~60_combout\);

-- Location: FF_X16_Y10_N25
\wtr_ctrl_i|s_cell_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(26));

-- Location: LCCOMB_X16_Y16_N22
\wtr_ctrl_i|s_cell_out~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~61_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|Selector29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|Selector29~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~61_combout\);

-- Location: FF_X16_Y16_N23
\wtr_ctrl_i|s_cell_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(27));

-- Location: LCCOMB_X22_Y12_N14
\wtr_ctrl_i|Selector48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector48~8_combout\ = (\wtr_ctrl_i|cesta_vody\(2) & ((\wtr_ctrl_i|Selector50~0_combout\) # ((\wtr_ctrl_i|present_state.m5~q\ & \wtr_ctrl_i|s_cell_in\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m5~q\,
	datab => \wtr_ctrl_i|s_cell_in\(5),
	datac => \wtr_ctrl_i|Selector50~0_combout\,
	datad => \wtr_ctrl_i|cesta_vody\(2),
	combout => \wtr_ctrl_i|Selector48~8_combout\);

-- Location: LCCOMB_X22_Y12_N6
\wtr_ctrl_i|Selector48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector48~2_combout\ = (\wtr_ctrl_i|present_state.m4~q\ & \wtr_ctrl_i|s_cell_in\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \wtr_ctrl_i|present_state.m4~q\,
	datad => \wtr_ctrl_i|s_cell_in\(5),
	combout => \wtr_ctrl_i|Selector48~2_combout\);

-- Location: LCCOMB_X22_Y12_N30
\wtr_ctrl_i|Selector48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector48~4_combout\ = (\wtr_ctrl_i|Selector48~8_combout\) # ((!\wtr_ctrl_i|s_cell_in\(4) & (!\wtr_ctrl_i|LessThan2~2_combout\ & \wtr_ctrl_i|Selector48~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(4),
	datab => \wtr_ctrl_i|Selector48~8_combout\,
	datac => \wtr_ctrl_i|LessThan2~2_combout\,
	datad => \wtr_ctrl_i|Selector48~2_combout\,
	combout => \wtr_ctrl_i|Selector48~4_combout\);

-- Location: LCCOMB_X21_Y13_N8
\wtr_ctrl_i|Selector19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~11_combout\ = (\wtr_ctrl_i|Equal0~2_combout\ & ((\wtr_ctrl_i|LessThan3~1_combout\ & (!\wtr_ctrl_i|adr_yn_1\(3) & \wtr_ctrl_i|adr_y\(3))) # (!\wtr_ctrl_i|LessThan3~1_combout\ & ((\wtr_ctrl_i|adr_y\(3)) # 
-- (!\wtr_ctrl_i|adr_yn_1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan3~1_combout\,
	datab => \wtr_ctrl_i|adr_yn_1\(3),
	datac => \wtr_ctrl_i|Equal0~2_combout\,
	datad => \wtr_ctrl_i|adr_y\(3),
	combout => \wtr_ctrl_i|Selector19~11_combout\);

-- Location: LCCOMB_X22_Y12_N4
\wtr_ctrl_i|Selector48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector48~3_combout\ = (\wtr_ctrl_i|Selector19~15_combout\ & ((\wtr_ctrl_i|LessThan2~2_combout\) # ((\wtr_ctrl_i|cesta_vody\(2) & \wtr_ctrl_i|Selector19~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|cesta_vody\(2),
	datab => \wtr_ctrl_i|Selector19~11_combout\,
	datac => \wtr_ctrl_i|LessThan2~2_combout\,
	datad => \wtr_ctrl_i|Selector19~15_combout\,
	combout => \wtr_ctrl_i|Selector48~3_combout\);

-- Location: LCCOMB_X23_Y12_N20
\wtr_ctrl_i|Selector48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector48~5_combout\ = (\wtr_ctrl_i|present_state.m5~q\ & (\wtr_ctrl_i|s_cell_in\(4) & \wtr_ctrl_i|LessThan2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|present_state.m5~q\,
	datac => \wtr_ctrl_i|s_cell_in\(4),
	datad => \wtr_ctrl_i|LessThan2~2_combout\,
	combout => \wtr_ctrl_i|Selector48~5_combout\);

-- Location: LCCOMB_X23_Y12_N6
\wtr_ctrl_i|Selector48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector48~6_combout\ = (\wtr_ctrl_i|Selector48~5_combout\) # ((\wtr_ctrl_i|present_state.m4~q\ & ((\wtr_ctrl_i|s_cell_in\(4)) # (!\wtr_ctrl_i|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan3~2_combout\,
	datab => \wtr_ctrl_i|present_state.m4~q\,
	datac => \wtr_ctrl_i|s_cell_in\(4),
	datad => \wtr_ctrl_i|Selector48~5_combout\,
	combout => \wtr_ctrl_i|Selector48~6_combout\);

-- Location: LCCOMB_X22_Y12_N0
\wtr_ctrl_i|Selector48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector48~7_combout\ = (\wtr_ctrl_i|Selector48~4_combout\) # ((\wtr_ctrl_i|Selector48~3_combout\) # ((!\wtr_ctrl_i|s_cell_in\(5) & \wtr_ctrl_i|Selector48~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector48~4_combout\,
	datab => \wtr_ctrl_i|s_cell_in\(5),
	datac => \wtr_ctrl_i|Selector48~3_combout\,
	datad => \wtr_ctrl_i|Selector48~6_combout\,
	combout => \wtr_ctrl_i|Selector48~7_combout\);

-- Location: FF_X22_Y12_N1
\wtr_ctrl_i|cesta_vody[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector48~7_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|cesta_vody\(2));

-- Location: LCCOMB_X19_Y10_N28
\wtr_ctrl_i|s_cell_out~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~58_combout\ = (!\rst_wtr_ctrl~combout\ & (\wtr_ctrl_i|Selector27~0_combout\ & ((!\wtr_ctrl_i|process_1~1_combout\) # (!\wtr_ctrl_i|present_state.m19~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \rst_wtr_ctrl~combout\,
	datac => \wtr_ctrl_i|Selector27~0_combout\,
	datad => \wtr_ctrl_i|process_1~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~58_combout\);

-- Location: FF_X19_Y10_N29
\wtr_ctrl_i|s_cell_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(29));

-- Location: M9K_X15_Y13_N0
\bram_i|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem_hub_i|WE~0_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portadatain => \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \bram_i|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y10_N10
\wtr_ctrl_i|s_cell_in~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~17_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a29\,
	combout => \wtr_ctrl_i|s_cell_in~17_combout\);

-- Location: FF_X19_Y10_N11
\wtr_ctrl_i|s_cell_in[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~17_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(29));

-- Location: LCCOMB_X19_Y10_N22
\wtr_ctrl_i|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector27~0_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (((\wtr_ctrl_i|s_cell_in\(29))))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|s_cell_in\(29)))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|s_cell_out\(29),
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \wtr_ctrl_i|s_cell_in\(29),
	combout => \wtr_ctrl_i|Selector27~0_combout\);

-- Location: LCCOMB_X19_Y10_N14
\mem_hub_i|DIN[29]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[29]~48_combout\ = (\mem_hub_i|ACK_B~0_combout\ & (\wtr_ctrl_i|Selector27~0_combout\ & ((!\wtr_ctrl_i|process_1~1_combout\) # (!\wtr_ctrl_i|present_state.m19~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \wtr_ctrl_i|Selector27~0_combout\,
	datad => \wtr_ctrl_i|process_1~1_combout\,
	combout => \mem_hub_i|DIN[29]~48_combout\);

-- Location: LCCOMB_X21_Y14_N0
\wtr_ctrl_i|s_cell_in~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~21_combout\ = (\reset_sync_i|reset_reg~q\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a28\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a28\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~21_combout\);

-- Location: FF_X21_Y14_N1
\wtr_ctrl_i|s_cell_in[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~21_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(28));

-- Location: LCCOMB_X16_Y16_N2
\wtr_ctrl_i|s_cell_out~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~62_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \wtr_ctrl_i|Selector28~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~62_combout\);

-- Location: FF_X16_Y16_N3
\wtr_ctrl_i|s_cell_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(28));

-- Location: LCCOMB_X21_Y14_N2
\wtr_ctrl_i|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector28~0_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(28))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(28))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|s_cell_in\(28),
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \wtr_ctrl_i|s_cell_out\(28),
	combout => \wtr_ctrl_i|Selector28~0_combout\);

-- Location: LCCOMB_X21_Y14_N4
\wtr_ctrl_i|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector28~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|cesta_vody\(2))) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|Selector28~0_combout\))))) # (!\wtr_ctrl_i|present_state.m19~q\ 
-- & (((\wtr_ctrl_i|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|cesta_vody\(2),
	datac => \wtr_ctrl_i|process_1~1_combout\,
	datad => \wtr_ctrl_i|Selector28~0_combout\,
	combout => \wtr_ctrl_i|Selector28~1_combout\);

-- Location: LCCOMB_X16_Y16_N12
\mem_hub_i|DIN[28]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[28]~17_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector28~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \wtr_ctrl_i|Selector28~1_combout\,
	combout => \mem_hub_i|DIN[28]~17_combout\);

-- Location: LCCOMB_X19_Y10_N0
\wtr_ctrl_i|s_cell_in~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~20_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a27\,
	combout => \wtr_ctrl_i|s_cell_in~20_combout\);

-- Location: FF_X19_Y10_N1
\wtr_ctrl_i|s_cell_in[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~20_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(27));

-- Location: LCCOMB_X21_Y17_N14
\wtr_ctrl_i|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector29~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (((\wtr_ctrl_i|s_cell_in\(27))))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(27)))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|s_cell_out\(27),
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_in\(27),
	combout => \wtr_ctrl_i|Selector29~0_combout\);

-- Location: LCCOMB_X21_Y17_N24
\wtr_ctrl_i|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector29~1_combout\ = (\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|cesta_vody\(1))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|Selector29~0_combout\))))) # (!\wtr_ctrl_i|process_1~1_combout\ 
-- & (((\wtr_ctrl_i|Selector29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|cesta_vody\(1),
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|Selector29~0_combout\,
	datad => \wtr_ctrl_i|present_state.m19~q\,
	combout => \wtr_ctrl_i|Selector29~1_combout\);

-- Location: LCCOMB_X16_Y16_N8
\mem_hub_i|DIN[27]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[27]~16_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector29~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector29~1_combout\,
	combout => \mem_hub_i|DIN[27]~16_combout\);

-- Location: LCCOMB_X16_Y10_N14
\wtr_ctrl_i|s_cell_in~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~19_combout\ = (\reset_sync_i|reset_reg~q\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a26\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sync_i|reset_reg~q\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a26\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~19_combout\);

-- Location: FF_X16_Y10_N15
\wtr_ctrl_i|s_cell_in[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~19_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(26));

-- Location: LCCOMB_X16_Y10_N10
\wtr_ctrl_i|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector30~0_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (((\wtr_ctrl_i|s_cell_in\(26))))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|s_cell_in\(26)))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_out\(26),
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_in\(26),
	datad => \wtr_ctrl_i|present_state.m19~q\,
	combout => \wtr_ctrl_i|Selector30~0_combout\);

-- Location: LCCOMB_X23_Y12_N18
\wtr_ctrl_i|Selector50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~7_combout\ = (!\wtr_ctrl_i|LessThan1~2_combout\ & (!\wtr_ctrl_i|LessThan2~2_combout\ & ((\wtr_ctrl_i|cesta_vody\(0)) # (!\wtr_ctrl_i|Selector19~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|cesta_vody\(0),
	datab => \wtr_ctrl_i|Selector19~11_combout\,
	datac => \wtr_ctrl_i|LessThan1~2_combout\,
	datad => \wtr_ctrl_i|LessThan2~2_combout\,
	combout => \wtr_ctrl_i|Selector50~7_combout\);

-- Location: LCCOMB_X22_Y14_N12
\wtr_ctrl_i|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan0~2_combout\ = (\wtr_ctrl_i|LessThan0~1_combout\ & ((\wtr_ctrl_i|adr_x\(3)) # (!\wtr_ctrl_i|adr_xn_1\(3)))) # (!\wtr_ctrl_i|LessThan0~1_combout\ & (!\wtr_ctrl_i|adr_xn_1\(3) & \wtr_ctrl_i|adr_x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan0~1_combout\,
	datac => \wtr_ctrl_i|adr_xn_1\(3),
	datad => \wtr_ctrl_i|adr_x\(3),
	combout => \wtr_ctrl_i|LessThan0~2_combout\);

-- Location: LCCOMB_X22_Y13_N2
\wtr_ctrl_i|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~2_combout\ = (\wtr_ctrl_i|present_state.m5~q\ & \wtr_ctrl_i|cesta_vody\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \wtr_ctrl_i|present_state.m5~q\,
	datad => \wtr_ctrl_i|cesta_vody\(0),
	combout => \wtr_ctrl_i|Selector50~2_combout\);

-- Location: LCCOMB_X23_Y12_N10
\wtr_ctrl_i|Selector50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~3_combout\ = (\wtr_ctrl_i|Selector50~2_combout\) # ((\wtr_ctrl_i|present_state.m4~q\ & ((\wtr_ctrl_i|LessThan3~2_combout\) # (!\wtr_ctrl_i|s_cell_in\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan3~2_combout\,
	datab => \wtr_ctrl_i|present_state.m4~q\,
	datac => \wtr_ctrl_i|s_cell_in\(4),
	datad => \wtr_ctrl_i|Selector50~2_combout\,
	combout => \wtr_ctrl_i|Selector50~3_combout\);

-- Location: LCCOMB_X23_Y12_N12
\wtr_ctrl_i|Selector50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~4_combout\ = (\wtr_ctrl_i|present_state.m5~q\ & ((\wtr_ctrl_i|s_cell_in\(4) & ((!\wtr_ctrl_i|LessThan2~2_combout\))) # (!\wtr_ctrl_i|s_cell_in\(4) & (!\wtr_ctrl_i|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan1~2_combout\,
	datab => \wtr_ctrl_i|present_state.m5~q\,
	datac => \wtr_ctrl_i|s_cell_in\(4),
	datad => \wtr_ctrl_i|LessThan2~2_combout\,
	combout => \wtr_ctrl_i|Selector50~4_combout\);

-- Location: LCCOMB_X23_Y12_N22
\wtr_ctrl_i|Selector50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~5_combout\ = (\wtr_ctrl_i|Selector50~4_combout\) # ((!\wtr_ctrl_i|LessThan2~2_combout\ & (\wtr_ctrl_i|present_state.m4~q\ & \wtr_ctrl_i|s_cell_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan2~2_combout\,
	datab => \wtr_ctrl_i|present_state.m4~q\,
	datac => \wtr_ctrl_i|s_cell_in\(4),
	datad => \wtr_ctrl_i|Selector50~4_combout\,
	combout => \wtr_ctrl_i|Selector50~5_combout\);

-- Location: LCCOMB_X23_Y12_N0
\wtr_ctrl_i|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~1_combout\ = (\wtr_ctrl_i|cesta_vody\(0) & (!\wtr_ctrl_i|present_state.m4~q\ & (!\wtr_ctrl_i|present_state.m5~q\ & !\wtr_ctrl_i|present_state.m6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|cesta_vody\(0),
	datab => \wtr_ctrl_i|present_state.m4~q\,
	datac => \wtr_ctrl_i|present_state.m5~q\,
	datad => \wtr_ctrl_i|present_state.m6~q\,
	combout => \wtr_ctrl_i|Selector50~1_combout\);

-- Location: LCCOMB_X23_Y12_N24
\wtr_ctrl_i|Selector50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~6_combout\ = (\wtr_ctrl_i|Selector50~1_combout\) # ((\wtr_ctrl_i|s_cell_in\(5) & (\wtr_ctrl_i|Selector50~3_combout\)) # (!\wtr_ctrl_i|s_cell_in\(5) & ((\wtr_ctrl_i|Selector50~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector50~3_combout\,
	datab => \wtr_ctrl_i|s_cell_in\(5),
	datac => \wtr_ctrl_i|Selector50~5_combout\,
	datad => \wtr_ctrl_i|Selector50~1_combout\,
	combout => \wtr_ctrl_i|Selector50~6_combout\);

-- Location: LCCOMB_X23_Y12_N30
\wtr_ctrl_i|Selector50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector50~8_combout\ = (\wtr_ctrl_i|Selector50~6_combout\) # ((\wtr_ctrl_i|present_state.m6~q\ & ((\wtr_ctrl_i|Selector50~7_combout\) # (\wtr_ctrl_i|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m6~q\,
	datab => \wtr_ctrl_i|Selector50~7_combout\,
	datac => \wtr_ctrl_i|LessThan0~2_combout\,
	datad => \wtr_ctrl_i|Selector50~6_combout\,
	combout => \wtr_ctrl_i|Selector50~8_combout\);

-- Location: FF_X23_Y12_N31
\wtr_ctrl_i|cesta_vody[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector50~8_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|cesta_vody\(0));

-- Location: LCCOMB_X16_Y10_N12
\wtr_ctrl_i|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector30~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|cesta_vody\(0)))) # (!\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|Selector30~0_combout\)))) # (!\wtr_ctrl_i|present_state.m19~q\ 
-- & (\wtr_ctrl_i|Selector30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector30~0_combout\,
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|process_1~1_combout\,
	datad => \wtr_ctrl_i|cesta_vody\(0),
	combout => \wtr_ctrl_i|Selector30~1_combout\);

-- Location: LCCOMB_X16_Y10_N22
\mem_hub_i|DIN[26]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[26]~15_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector30~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector30~1_combout\,
	combout => \mem_hub_i|DIN[26]~15_combout\);

-- Location: LCCOMB_X21_Y17_N26
\wtr_ctrl_i|s_cell_in~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~13_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a25\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a25\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~13_combout\);

-- Location: FF_X21_Y17_N27
\wtr_ctrl_i|s_cell_in[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~13_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(25));

-- Location: LCCOMB_X21_Y17_N28
\wtr_ctrl_i|s_cell_out~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~54_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|Selector31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|Selector31~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~54_combout\);

-- Location: FF_X21_Y17_N29
\wtr_ctrl_i|s_cell_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(25));

-- Location: LCCOMB_X21_Y17_N22
\wtr_ctrl_i|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector31~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(25))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(25))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(25),
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_out\(25),
	combout => \wtr_ctrl_i|Selector31~0_combout\);

-- Location: LCCOMB_X21_Y17_N16
\wtr_ctrl_i|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector31~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|cesta_vody\(3)) # ((\wtr_ctrl_i|process_1~1_combout\ & \wtr_ctrl_i|Selector31~0_combout\)))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|Selector31~0_combout\,
	datad => \wtr_ctrl_i|cesta_vody\(3),
	combout => \wtr_ctrl_i|Selector31~1_combout\);

-- Location: LCCOMB_X21_Y17_N2
\mem_hub_i|DIN[25]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[25]~10_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector31~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector31~1_combout\,
	combout => \mem_hub_i|DIN[25]~10_combout\);

-- Location: LCCOMB_X19_Y14_N14
\wtr_ctrl_i|s_cell_in~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~14_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a24\,
	combout => \wtr_ctrl_i|s_cell_in~14_combout\);

-- Location: FF_X19_Y14_N15
\wtr_ctrl_i|s_cell_in[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~14_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(24));

-- Location: LCCOMB_X21_Y14_N16
\wtr_ctrl_i|s_cell_out~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~55_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector32~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector32~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~55_combout\);

-- Location: FF_X21_Y14_N17
\wtr_ctrl_i|s_cell_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(24));

-- Location: LCCOMB_X21_Y14_N26
\wtr_ctrl_i|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector32~0_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(24))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(24))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|s_cell_in\(24),
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \wtr_ctrl_i|s_cell_out\(24),
	combout => \wtr_ctrl_i|Selector32~0_combout\);

-- Location: LCCOMB_X21_Y14_N20
\wtr_ctrl_i|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector32~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|Selector32~0_combout\)) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|cesta_vody\(2)))))) # (!\wtr_ctrl_i|present_state.m19~q\ 
-- & (((\wtr_ctrl_i|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|Selector32~0_combout\,
	datad => \wtr_ctrl_i|cesta_vody\(2),
	combout => \wtr_ctrl_i|Selector32~1_combout\);

-- Location: LCCOMB_X21_Y14_N30
\mem_hub_i|DIN[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[24]~11_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector32~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector32~1_combout\,
	combout => \mem_hub_i|DIN[24]~11_combout\);

-- Location: LCCOMB_X21_Y17_N12
\wtr_ctrl_i|s_cell_in~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~15_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a23\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a23\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~15_combout\);

-- Location: FF_X21_Y17_N13
\wtr_ctrl_i|s_cell_in[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~15_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(23));

-- Location: LCCOMB_X21_Y17_N0
\wtr_ctrl_i|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector33~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (((\wtr_ctrl_i|s_cell_in\(23))))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(23)))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_out\(23),
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_in\(23),
	combout => \wtr_ctrl_i|Selector33~0_combout\);

-- Location: LCCOMB_X21_Y17_N18
\wtr_ctrl_i|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector33~1_combout\ = (\wtr_ctrl_i|process_1~1_combout\ & (((\wtr_ctrl_i|Selector33~0_combout\)))) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|cesta_vody\(1))) # (!\wtr_ctrl_i|present_state.m19~q\ 
-- & ((\wtr_ctrl_i|Selector33~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|cesta_vody\(1),
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \wtr_ctrl_i|Selector33~0_combout\,
	combout => \wtr_ctrl_i|Selector33~1_combout\);

-- Location: LCCOMB_X21_Y17_N4
\mem_hub_i|DIN[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[23]~12_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector33~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector33~1_combout\,
	combout => \mem_hub_i|DIN[23]~12_combout\);

-- Location: LCCOMB_X16_Y10_N28
\wtr_ctrl_i|s_cell_in~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~16_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a22\,
	combout => \wtr_ctrl_i|s_cell_in~16_combout\);

-- Location: FF_X16_Y10_N29
\wtr_ctrl_i|s_cell_in[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~16_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(22));

-- Location: LCCOMB_X16_Y10_N8
\wtr_ctrl_i|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector34~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (((\wtr_ctrl_i|s_cell_in\(22))))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(22)))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_out\(22),
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_in\(22),
	combout => \wtr_ctrl_i|Selector34~0_combout\);

-- Location: LCCOMB_X16_Y10_N18
\wtr_ctrl_i|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector34~1_combout\ = (\wtr_ctrl_i|process_1~1_combout\ & (((\wtr_ctrl_i|Selector34~0_combout\)))) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|cesta_vody\(0)))) # 
-- (!\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|Selector34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|process_1~1_combout\,
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|Selector34~0_combout\,
	datad => \wtr_ctrl_i|cesta_vody\(0),
	combout => \wtr_ctrl_i|Selector34~1_combout\);

-- Location: LCCOMB_X16_Y10_N4
\mem_hub_i|DIN[22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[22]~13_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector34~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector34~1_combout\,
	combout => \mem_hub_i|DIN[22]~13_combout\);

-- Location: LCCOMB_X22_Y17_N16
\wtr_ctrl_i|s_cell_in~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~22_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a21\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a21\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~22_combout\);

-- Location: FF_X22_Y17_N17
\wtr_ctrl_i|s_cell_in[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~22_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(21));

-- Location: LCCOMB_X22_Y17_N18
\wtr_ctrl_i|s_cell_out~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~63_combout\ = (\wtr_ctrl_i|Selector35~1_combout\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector35~1_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_out~63_combout\);

-- Location: FF_X22_Y17_N19
\wtr_ctrl_i|s_cell_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(21));

-- Location: LCCOMB_X22_Y17_N4
\wtr_ctrl_i|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector35~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(21))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(21))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|s_cell_in\(21),
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_out\(21),
	combout => \wtr_ctrl_i|Selector35~0_combout\);

-- Location: LCCOMB_X22_Y17_N22
\wtr_ctrl_i|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector35~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|tmp1\(4))) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|Selector35~0_combout\))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|tmp1\(4),
	datac => \wtr_ctrl_i|Selector35~0_combout\,
	datad => \wtr_ctrl_i|process_1~1_combout\,
	combout => \wtr_ctrl_i|Selector35~1_combout\);

-- Location: LCCOMB_X22_Y17_N8
\mem_hub_i|DIN[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[21]~18_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector35~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|ACK_B~0_combout\,
	datac => \wtr_ctrl_i|Selector35~1_combout\,
	combout => \mem_hub_i|DIN[21]~18_combout\);

-- Location: LCCOMB_X21_Y14_N6
\wtr_ctrl_i|s_cell_in~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~23_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a20\ & (\game_ctrl_i|WideOr14~0_combout\ & \reset_sync_i|reset_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a20\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \reset_sync_i|reset_reg~q\,
	combout => \wtr_ctrl_i|s_cell_in~23_combout\);

-- Location: FF_X21_Y14_N7
\wtr_ctrl_i|s_cell_in[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~23_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(20));

-- Location: LCCOMB_X21_Y14_N10
\wtr_ctrl_i|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector36~0_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (((\wtr_ctrl_i|s_cell_in\(20))))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|s_cell_in\(20)))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|s_cell_out\(20),
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \wtr_ctrl_i|s_cell_in\(20),
	combout => \wtr_ctrl_i|Selector36~0_combout\);

-- Location: LCCOMB_X21_Y14_N28
\wtr_ctrl_i|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector36~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|tmp1\(3))) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|Selector36~0_combout\))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|tmp1\(3),
	datad => \wtr_ctrl_i|Selector36~0_combout\,
	combout => \wtr_ctrl_i|Selector36~1_combout\);

-- Location: LCCOMB_X17_Y12_N10
\mem_hub_i|DIN[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[20]~19_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector36~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector36~1_combout\,
	combout => \mem_hub_i|DIN[20]~19_combout\);

-- Location: LCCOMB_X22_Y17_N10
\wtr_ctrl_i|s_cell_in~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~25_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a19\,
	combout => \wtr_ctrl_i|s_cell_in~25_combout\);

-- Location: FF_X22_Y17_N11
\wtr_ctrl_i|s_cell_in[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~25_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(19));

-- Location: LCCOMB_X22_Y17_N28
\wtr_ctrl_i|s_cell_out~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~66_combout\ = (\wtr_ctrl_i|Selector37~1_combout\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector37~1_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_out~66_combout\);

-- Location: FF_X22_Y17_N29
\wtr_ctrl_i|s_cell_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(19));

-- Location: LCCOMB_X22_Y17_N14
\wtr_ctrl_i|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector37~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(19))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(19))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(19),
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_out\(19),
	combout => \wtr_ctrl_i|Selector37~0_combout\);

-- Location: LCCOMB_X16_Y18_N8
\wtr_ctrl_i|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector37~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|tmp1\(2)))) # (!\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|Selector37~0_combout\)))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|Selector37~0_combout\,
	datad => \wtr_ctrl_i|tmp1\(2),
	combout => \wtr_ctrl_i|Selector37~1_combout\);

-- Location: LCCOMB_X18_Y14_N30
\mem_hub_i|DIN[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[19]~21_combout\ = (\wtr_ctrl_i|Selector37~1_combout\ & \mem_hub_i|ACK_B~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \wtr_ctrl_i|Selector37~1_combout\,
	datad => \mem_hub_i|ACK_B~0_combout\,
	combout => \mem_hub_i|DIN[19]~21_combout\);

-- Location: LCCOMB_X18_Y14_N4
\wtr_ctrl_i|s_cell_in~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~18_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a16\,
	combout => \wtr_ctrl_i|s_cell_in~18_combout\);

-- Location: FF_X18_Y14_N5
\wtr_ctrl_i|s_cell_in[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~18_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(16));

-- Location: LCCOMB_X22_Y17_N2
\wtr_ctrl_i|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector40~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (!\wtr_ctrl_i|process_1~1_combout\)) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|present_state.m19~q\,
	combout => \wtr_ctrl_i|Selector40~0_combout\);

-- Location: LCCOMB_X22_Y17_N20
\wtr_ctrl_i|Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector40~1_combout\ = (\wtr_ctrl_i|Selector40~0_combout\ & (((\wtr_ctrl_i|s_cell_in\(16))))) # (!\wtr_ctrl_i|Selector40~0_combout\ & ((\wtr_ctrl_i|present_state.m19~q\) # ((\wtr_ctrl_i|s_cell_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|s_cell_out\(16),
	datac => \wtr_ctrl_i|s_cell_in\(16),
	datad => \wtr_ctrl_i|Selector40~0_combout\,
	combout => \wtr_ctrl_i|Selector40~1_combout\);

-- Location: LCCOMB_X22_Y17_N6
\mem_hub_i|DIN[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[16]~14_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector40~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector40~1_combout\,
	combout => \mem_hub_i|DIN[16]~14_combout\);

-- Location: LCCOMB_X22_Y17_N24
\wtr_ctrl_i|s_cell_in~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~11_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a15\ & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~11_combout\);

-- Location: FF_X22_Y17_N25
\wtr_ctrl_i|s_cell_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~11_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(15));

-- Location: LCCOMB_X22_Y17_N12
\wtr_ctrl_i|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector41~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (((\wtr_ctrl_i|s_cell_in\(15))))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(15)))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_out\(15),
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_in\(15),
	combout => \wtr_ctrl_i|Selector41~0_combout\);

-- Location: LCCOMB_X22_Y17_N30
\wtr_ctrl_i|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector41~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|Selector41~0_combout\)) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|tmp1\(4)))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (\wtr_ctrl_i|Selector41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector41~0_combout\,
	datab => \wtr_ctrl_i|tmp1\(4),
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \wtr_ctrl_i|process_1~1_combout\,
	combout => \wtr_ctrl_i|Selector41~1_combout\);

-- Location: LCCOMB_X17_Y12_N0
\mem_hub_i|DIN[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[15]~8_combout\ = (\wtr_ctrl_i|Selector41~1_combout\ & \mem_hub_i|ACK_B~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|Selector41~1_combout\,
	datac => \mem_hub_i|ACK_B~0_combout\,
	combout => \mem_hub_i|DIN[15]~8_combout\);

-- Location: LCCOMB_X21_Y14_N14
\wtr_ctrl_i|s_cell_in~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~24_combout\ = (\reset_sync_i|reset_reg~q\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a14\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a14\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~24_combout\);

-- Location: FF_X21_Y14_N15
\wtr_ctrl_i|s_cell_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~24_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(14));

-- Location: LCCOMB_X21_Y14_N8
\wtr_ctrl_i|s_cell_out~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~65_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector42~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector42~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~65_combout\);

-- Location: FF_X21_Y14_N9
\wtr_ctrl_i|s_cell_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(14));

-- Location: LCCOMB_X21_Y14_N18
\wtr_ctrl_i|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector42~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(14))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(14))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|s_cell_in\(14),
	datac => \wtr_ctrl_i|s_cell_out\(14),
	datad => \wtr_ctrl_i|present_state.m17~q\,
	combout => \wtr_ctrl_i|Selector42~0_combout\);

-- Location: LCCOMB_X21_Y14_N12
\wtr_ctrl_i|Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector42~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|Selector42~0_combout\))) # (!\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|tmp1\(3))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|tmp1\(3),
	datad => \wtr_ctrl_i|Selector42~0_combout\,
	combout => \wtr_ctrl_i|Selector42~1_combout\);

-- Location: LCCOMB_X21_Y14_N22
\mem_hub_i|DIN[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[14]~20_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector42~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector42~1_combout\,
	combout => \mem_hub_i|DIN[14]~20_combout\);

-- Location: LCCOMB_X16_Y18_N2
\wtr_ctrl_i|s_cell_in~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~26_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a13\,
	combout => \wtr_ctrl_i|s_cell_in~26_combout\);

-- Location: FF_X16_Y18_N3
\wtr_ctrl_i|s_cell_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~26_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(13));

-- Location: LCCOMB_X16_Y18_N22
\wtr_ctrl_i|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector43~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (((\wtr_ctrl_i|s_cell_in\(13))))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(13)))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_out\(13),
	datad => \wtr_ctrl_i|s_cell_in\(13),
	combout => \wtr_ctrl_i|Selector43~0_combout\);

-- Location: LCCOMB_X16_Y18_N24
\wtr_ctrl_i|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector43~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|Selector43~0_combout\)) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|tmp1\(2)))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|Selector43~0_combout\,
	datad => \wtr_ctrl_i|tmp1\(2),
	combout => \wtr_ctrl_i|Selector43~1_combout\);

-- Location: LCCOMB_X16_Y18_N18
\mem_hub_i|DIN[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[13]~22_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector43~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector43~1_combout\,
	combout => \mem_hub_i|DIN[13]~22_combout\);

-- Location: LCCOMB_X16_Y10_N26
\wtr_ctrl_i|s_cell_in~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~12_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a10\,
	combout => \wtr_ctrl_i|s_cell_in~12_combout\);

-- Location: FF_X16_Y10_N27
\wtr_ctrl_i|s_cell_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~12_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(10));

-- Location: LCCOMB_X16_Y10_N20
\wtr_ctrl_i|s_cell_out~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~53_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|Selector46~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|Selector46~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~53_combout\);

-- Location: FF_X16_Y10_N21
\wtr_ctrl_i|s_cell_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(10));

-- Location: LCCOMB_X16_Y10_N0
\wtr_ctrl_i|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector46~1_combout\ = (\wtr_ctrl_i|Selector46~0_combout\ & (((\wtr_ctrl_i|s_cell_in\(10))))) # (!\wtr_ctrl_i|Selector46~0_combout\ & ((\wtr_ctrl_i|present_state.m19~q\) # ((\wtr_ctrl_i|s_cell_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector46~0_combout\,
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|s_cell_in\(10),
	datad => \wtr_ctrl_i|s_cell_out\(10),
	combout => \wtr_ctrl_i|Selector46~1_combout\);

-- Location: LCCOMB_X16_Y10_N2
\mem_hub_i|DIN[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[10]~9_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector46~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector46~1_combout\,
	combout => \mem_hub_i|DIN[10]~9_combout\);

-- Location: LCCOMB_X19_Y14_N2
\wtr_ctrl_i|s_cell_in~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~9_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a5\,
	combout => \wtr_ctrl_i|s_cell_in~9_combout\);

-- Location: FF_X19_Y14_N3
\wtr_ctrl_i|s_cell_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~9_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(5));

-- Location: LCCOMB_X22_Y12_N26
\wtr_ctrl_i|Selector47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector47~1_combout\ = (\wtr_ctrl_i|s_cell_in\(4) & (((\wtr_ctrl_i|LessThan2~2_combout\) # (\wtr_ctrl_i|s_cell_in\(5))))) # (!\wtr_ctrl_i|s_cell_in\(4) & ((\wtr_ctrl_i|s_cell_in\(5) & ((\wtr_ctrl_i|LessThan2~2_combout\))) # 
-- (!\wtr_ctrl_i|s_cell_in\(5) & (\wtr_ctrl_i|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(4),
	datab => \wtr_ctrl_i|LessThan3~2_combout\,
	datac => \wtr_ctrl_i|LessThan2~2_combout\,
	datad => \wtr_ctrl_i|s_cell_in\(5),
	combout => \wtr_ctrl_i|Selector47~1_combout\);

-- Location: LCCOMB_X22_Y13_N8
\wtr_ctrl_i|Selector19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~12_combout\ = (\wtr_ctrl_i|present_state.m5~q\ & \wtr_ctrl_i|s_cell_in\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \wtr_ctrl_i|present_state.m5~q\,
	datad => \wtr_ctrl_i|s_cell_in\(5),
	combout => \wtr_ctrl_i|Selector19~12_combout\);

-- Location: LCCOMB_X22_Y12_N28
\wtr_ctrl_i|Selector19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~13_combout\ = (!\wtr_ctrl_i|Selector19~12_combout\ & (((\wtr_ctrl_i|LessThan2~2_combout\) # (!\wtr_ctrl_i|Selector19~15_combout\)) # (!\wtr_ctrl_i|Selector19~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector19~12_combout\,
	datab => \wtr_ctrl_i|Selector19~11_combout\,
	datac => \wtr_ctrl_i|LessThan2~2_combout\,
	datad => \wtr_ctrl_i|Selector19~15_combout\,
	combout => \wtr_ctrl_i|Selector19~13_combout\);

-- Location: LCCOMB_X22_Y12_N24
\wtr_ctrl_i|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector47~0_combout\ = (\wtr_ctrl_i|cesta_vody\(3) & ((\wtr_ctrl_i|Selector50~0_combout\) # (!\wtr_ctrl_i|Selector19~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|cesta_vody\(3),
	datac => \wtr_ctrl_i|Selector50~0_combout\,
	datad => \wtr_ctrl_i|Selector19~13_combout\,
	combout => \wtr_ctrl_i|Selector47~0_combout\);

-- Location: LCCOMB_X22_Y12_N10
\wtr_ctrl_i|Selector47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector47~2_combout\ = (\wtr_ctrl_i|Selector47~0_combout\) # ((\wtr_ctrl_i|Selector47~1_combout\ & \wtr_ctrl_i|present_state.m4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector47~1_combout\,
	datac => \wtr_ctrl_i|present_state.m4~q\,
	datad => \wtr_ctrl_i|Selector47~0_combout\,
	combout => \wtr_ctrl_i|Selector47~2_combout\);

-- Location: FF_X22_Y12_N11
\wtr_ctrl_i|cesta_vody[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector47~2_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|cesta_vody\(3));

-- Location: LCCOMB_X16_Y10_N16
\wtr_ctrl_i|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|process_1~1_combout\ = (!\wtr_ctrl_i|cesta_vody\(3) & ((\wtr_ctrl_i|cesta_vody\(1) & (!\wtr_ctrl_i|cesta_vody\(2) & \wtr_ctrl_i|cesta_vody\(0))) # (!\wtr_ctrl_i|cesta_vody\(1) & (\wtr_ctrl_i|cesta_vody\(2) & !\wtr_ctrl_i|cesta_vody\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|cesta_vody\(3),
	datab => \wtr_ctrl_i|cesta_vody\(1),
	datac => \wtr_ctrl_i|cesta_vody\(2),
	datad => \wtr_ctrl_i|cesta_vody\(0),
	combout => \wtr_ctrl_i|process_1~1_combout\);

-- Location: LCCOMB_X16_Y18_N16
\wtr_ctrl_i|s_cell_out~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~69_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector44~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector44~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~69_combout\);

-- Location: FF_X16_Y18_N17
\wtr_ctrl_i|s_cell_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(12));

-- Location: LCCOMB_X16_Y18_N30
\wtr_ctrl_i|s_cell_out~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~68_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector38~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector38~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~68_combout\);

-- Location: FF_X16_Y18_N31
\wtr_ctrl_i|s_cell_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(18));

-- Location: M9K_X15_Y14_N0
\bram_i|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/pipemania-fpga-game.ram0_BRAM_SYNC_TDP_98a7584f.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem_hub_i|WE~0_combout\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portadatain => \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \bram_i|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y18_N28
\wtr_ctrl_i|s_cell_in~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~27_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a18\,
	combout => \wtr_ctrl_i|s_cell_in~27_combout\);

-- Location: FF_X16_Y18_N29
\wtr_ctrl_i|s_cell_in[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~27_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(18));

-- Location: LCCOMB_X16_Y18_N0
\wtr_ctrl_i|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector38~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (((\wtr_ctrl_i|s_cell_in\(18))))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(18)))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_out\(18),
	datad => \wtr_ctrl_i|s_cell_in\(18),
	combout => \wtr_ctrl_i|Selector38~0_combout\);

-- Location: LCCOMB_X16_Y18_N10
\wtr_ctrl_i|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector38~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|tmp1\(1)))) # (!\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|Selector38~0_combout\)))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (\wtr_ctrl_i|Selector38~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|Selector38~0_combout\,
	datac => \wtr_ctrl_i|tmp1\(1),
	datad => \wtr_ctrl_i|process_1~1_combout\,
	combout => \wtr_ctrl_i|Selector38~1_combout\);

-- Location: LCCOMB_X16_Y18_N20
\mem_hub_i|DIN[18]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[18]~23_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector38~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector38~1_combout\,
	combout => \mem_hub_i|DIN[18]~23_combout\);

-- Location: LCCOMB_X19_Y10_N26
\wtr_ctrl_i|s_cell_in~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~29_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a17\,
	combout => \wtr_ctrl_i|s_cell_in~29_combout\);

-- Location: FF_X19_Y10_N27
\wtr_ctrl_i|s_cell_in[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~29_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(17));

-- Location: LCCOMB_X19_Y10_N12
\wtr_ctrl_i|s_cell_out~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~70_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector39~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector39~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~70_combout\);

-- Location: FF_X19_Y10_N13
\wtr_ctrl_i|s_cell_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(17));

-- Location: LCCOMB_X19_Y10_N30
\wtr_ctrl_i|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector39~0_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (((\wtr_ctrl_i|s_cell_in\(17))))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(17))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|present_state.m19~q\,
	datac => \wtr_ctrl_i|s_cell_in\(17),
	datad => \wtr_ctrl_i|s_cell_out\(17),
	combout => \wtr_ctrl_i|Selector39~0_combout\);

-- Location: LCCOMB_X19_Y10_N16
\wtr_ctrl_i|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector39~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|tmp1\(0))) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|Selector39~0_combout\))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|tmp1\(0),
	datac => \wtr_ctrl_i|Selector39~0_combout\,
	datad => \wtr_ctrl_i|process_1~1_combout\,
	combout => \wtr_ctrl_i|Selector39~1_combout\);

-- Location: LCCOMB_X19_Y10_N18
\mem_hub_i|DIN[17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[17]~25_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector39~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector39~1_combout\,
	combout => \mem_hub_i|DIN[17]~25_combout\);

-- Location: LCCOMB_X16_Y18_N6
\wtr_ctrl_i|s_cell_in~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~28_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a12\,
	combout => \wtr_ctrl_i|s_cell_in~28_combout\);

-- Location: FF_X16_Y18_N7
\wtr_ctrl_i|s_cell_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~28_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(12));

-- Location: LCCOMB_X16_Y18_N26
\wtr_ctrl_i|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector44~0_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & (((\wtr_ctrl_i|s_cell_in\(12))))) # (!\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(12)))) # (!\wtr_ctrl_i|present_state.m17~q\ & 
-- (\wtr_ctrl_i|s_cell_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|s_cell_out\(12),
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_in\(12),
	combout => \wtr_ctrl_i|Selector44~0_combout\);

-- Location: LCCOMB_X16_Y18_N12
\wtr_ctrl_i|Selector44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector44~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|Selector44~0_combout\)) # (!\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|tmp1\(1)))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|process_1~1_combout\,
	datac => \wtr_ctrl_i|Selector44~0_combout\,
	datad => \wtr_ctrl_i|tmp1\(1),
	combout => \wtr_ctrl_i|Selector44~1_combout\);

-- Location: LCCOMB_X16_Y18_N14
\mem_hub_i|DIN[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[12]~24_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector44~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector44~1_combout\,
	combout => \mem_hub_i|DIN[12]~24_combout\);

-- Location: LCCOMB_X19_Y10_N4
\wtr_ctrl_i|s_cell_in~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~30_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a11\,
	combout => \wtr_ctrl_i|s_cell_in~30_combout\);

-- Location: FF_X19_Y10_N5
\wtr_ctrl_i|s_cell_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~30_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(11));

-- Location: LCCOMB_X19_Y10_N6
\wtr_ctrl_i|s_cell_out~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~71_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \wtr_ctrl_i|Selector45~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datad => \wtr_ctrl_i|Selector45~1_combout\,
	combout => \wtr_ctrl_i|s_cell_out~71_combout\);

-- Location: FF_X19_Y10_N7
\wtr_ctrl_i|s_cell_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(11));

-- Location: LCCOMB_X19_Y10_N8
\wtr_ctrl_i|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector45~0_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(11))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|present_state.m19~q\ & (\wtr_ctrl_i|s_cell_in\(11))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- ((\wtr_ctrl_i|s_cell_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|s_cell_in\(11),
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \wtr_ctrl_i|s_cell_out\(11),
	combout => \wtr_ctrl_i|Selector45~0_combout\);

-- Location: LCCOMB_X19_Y10_N2
\wtr_ctrl_i|Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector45~1_combout\ = (\wtr_ctrl_i|present_state.m19~q\ & ((\wtr_ctrl_i|process_1~1_combout\ & ((\wtr_ctrl_i|Selector45~0_combout\))) # (!\wtr_ctrl_i|process_1~1_combout\ & (\wtr_ctrl_i|tmp1\(0))))) # (!\wtr_ctrl_i|present_state.m19~q\ & 
-- (((\wtr_ctrl_i|Selector45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|tmp1\(0),
	datac => \wtr_ctrl_i|Selector45~0_combout\,
	datad => \wtr_ctrl_i|process_1~1_combout\,
	combout => \wtr_ctrl_i|Selector45~1_combout\);

-- Location: LCCOMB_X19_Y10_N20
\mem_hub_i|DIN[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[11]~26_combout\ = (\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|Selector45~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|Selector45~1_combout\,
	combout => \mem_hub_i|DIN[11]~26_combout\);

-- Location: LCCOMB_X18_Y14_N28
\wtr_ctrl_i|s_cell_in~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~6_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a8\,
	combout => \wtr_ctrl_i|s_cell_in~6_combout\);

-- Location: FF_X18_Y14_N29
\wtr_ctrl_i|s_cell_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~6_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(8));

-- Location: LCCOMB_X18_Y14_N12
\wtr_ctrl_i|s_cell_out~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~49_combout\ = (!\rst_wtr_ctrl~combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(8))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|s_cell_in\(8),
	datac => \wtr_ctrl_i|s_cell_out\(8),
	datad => \rst_wtr_ctrl~combout\,
	combout => \wtr_ctrl_i|s_cell_out~49_combout\);

-- Location: FF_X18_Y14_N13
\wtr_ctrl_i|s_cell_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(8));

-- Location: LCCOMB_X18_Y14_N6
\mem_hub_i|DIN[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[8]~40_combout\ = (!\kurzor_ctrl_i|EN~0_combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(8)))) # (!\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_out\(8),
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \kurzor_ctrl_i|EN~0_combout\,
	datad => \wtr_ctrl_i|s_cell_in\(8),
	combout => \mem_hub_i|DIN[8]~40_combout\);

-- Location: LCCOMB_X14_Y14_N0
\mem_hub_i|DIN[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[8]~41_combout\ = (\mem_hub_i|DIN[0]~47_combout\ & ((\mem_hub_i|DIN[8]~40_combout\) # ((\kurzor_ctrl_i|Mux1~0_combout\ & \mem_hub_i|DIN[6]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux1~0_combout\,
	datab => \mem_hub_i|DIN[6]~38_combout\,
	datac => \mem_hub_i|DIN[0]~47_combout\,
	datad => \mem_hub_i|DIN[8]~40_combout\,
	combout => \mem_hub_i|DIN[8]~41_combout\);

-- Location: LCCOMB_X18_Y14_N18
\wtr_ctrl_i|s_cell_in~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~5_combout\ = (\reset_sync_i|reset_reg~q\ & (\game_ctrl_i|WideOr14~0_combout\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \wtr_ctrl_i|s_cell_in~5_combout\);

-- Location: FF_X18_Y14_N19
\wtr_ctrl_i|s_cell_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~5_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(7));

-- Location: LCCOMB_X18_Y14_N0
\wtr_ctrl_i|s_cell_out~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~48_combout\ = (!\rst_wtr_ctrl~combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(7))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(7),
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_out\(7),
	datad => \rst_wtr_ctrl~combout\,
	combout => \wtr_ctrl_i|s_cell_out~48_combout\);

-- Location: FF_X18_Y14_N1
\wtr_ctrl_i|s_cell_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(7));

-- Location: LCCOMB_X18_Y14_N26
\mem_hub_i|DIN[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[7]~37_combout\ = (!\kurzor_ctrl_i|EN~0_combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(7))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(7),
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \kurzor_ctrl_i|EN~0_combout\,
	datad => \wtr_ctrl_i|s_cell_out\(7),
	combout => \mem_hub_i|DIN[7]~37_combout\);

-- Location: LCCOMB_X14_Y14_N22
\mem_hub_i|DIN[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[7]~39_combout\ = (\mem_hub_i|DIN[0]~47_combout\ & ((\mem_hub_i|DIN[7]~37_combout\) # ((\kurzor_ctrl_i|Mux2~0_combout\ & \mem_hub_i|DIN[6]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux2~0_combout\,
	datab => \mem_hub_i|DIN[6]~38_combout\,
	datac => \mem_hub_i|DIN[0]~47_combout\,
	datad => \mem_hub_i|DIN[7]~37_combout\,
	combout => \mem_hub_i|DIN[7]~39_combout\);

-- Location: LCCOMB_X18_Y14_N22
\wtr_ctrl_i|s_cell_in~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~7_combout\ = (\reset_sync_i|reset_reg~q\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a6\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a6\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~7_combout\);

-- Location: FF_X18_Y14_N23
\wtr_ctrl_i|s_cell_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~7_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(6));

-- Location: LCCOMB_X7_Y17_N24
\wtr_ctrl_i|s_cell_out~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~50_combout\ = (!\rst_wtr_ctrl~combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(6))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \wtr_ctrl_i|s_cell_in\(6),
	datac => \wtr_ctrl_i|s_cell_out\(6),
	datad => \rst_wtr_ctrl~combout\,
	combout => \wtr_ctrl_i|s_cell_out~50_combout\);

-- Location: FF_X7_Y17_N25
\wtr_ctrl_i|s_cell_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(6));

-- Location: LCCOMB_X7_Y17_N26
\mem_hub_i|DIN[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[6]~42_combout\ = (!\kurzor_ctrl_i|EN~0_combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(6))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|EN~0_combout\,
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_in\(6),
	datad => \wtr_ctrl_i|s_cell_out\(6),
	combout => \mem_hub_i|DIN[6]~42_combout\);

-- Location: LCCOMB_X14_Y14_N18
\mem_hub_i|DIN[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[6]~43_combout\ = (\mem_hub_i|DIN[0]~47_combout\ & ((\mem_hub_i|DIN[6]~42_combout\) # ((\kurzor_ctrl_i|Mux3~0_combout\ & \mem_hub_i|DIN[6]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Mux3~0_combout\,
	datab => \mem_hub_i|DIN[6]~42_combout\,
	datac => \mem_hub_i|DIN[0]~47_combout\,
	datad => \mem_hub_i|DIN[6]~38_combout\,
	combout => \mem_hub_i|DIN[6]~43_combout\);

-- Location: LCCOMB_X17_Y16_N12
\wtr_ctrl_i|s_cell_in~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~4_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a2\,
	combout => \wtr_ctrl_i|s_cell_in~4_combout\);

-- Location: FF_X17_Y16_N13
\wtr_ctrl_i|s_cell_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~4_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(2));

-- Location: LCCOMB_X18_Y16_N2
\wtr_ctrl_i|s_cell_out~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~47_combout\ = (!\rst_wtr_ctrl~combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(2)))) # (!\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m17~q\,
	datab => \rst_wtr_ctrl~combout\,
	datac => \wtr_ctrl_i|s_cell_out\(2),
	datad => \wtr_ctrl_i|s_cell_in\(2),
	combout => \wtr_ctrl_i|s_cell_out~47_combout\);

-- Location: FF_X18_Y16_N3
\wtr_ctrl_i|s_cell_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(2));

-- Location: LCCOMB_X18_Y16_N4
\mem_hub_i|DIN[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[2]~35_combout\ = (\mem_hub_i|ACK_B~0_combout\ & ((\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_in\(2)))) # (!\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_hub_i|ACK_B~0_combout\,
	datab => \wtr_ctrl_i|s_cell_out\(2),
	datac => \wtr_ctrl_i|present_state.m17~q\,
	datad => \wtr_ctrl_i|s_cell_in\(2),
	combout => \mem_hub_i|DIN[2]~35_combout\);

-- Location: LCCOMB_X18_Y16_N6
\mem_hub_i|DIN[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[2]~36_combout\ = (\mem_hub_i|DIN[2]~35_combout\) # ((\kurzor_ctrl_i|EN~0_combout\ & ((\mem_hub_i|DIN[3]~32_combout\) # (\mem_hub_i|DIN[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|EN~0_combout\,
	datab => \mem_hub_i|DIN[3]~32_combout\,
	datac => \mem_hub_i|DIN[2]~35_combout\,
	datad => \mem_hub_i|DIN[3]~33_combout\,
	combout => \mem_hub_i|DIN[2]~36_combout\);

-- Location: LCCOMB_X19_Y14_N6
\wtr_ctrl_i|s_cell_in~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~0_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a1\,
	combout => \wtr_ctrl_i|s_cell_in~0_combout\);

-- Location: FF_X19_Y14_N7
\wtr_ctrl_i|s_cell_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~0_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(1));

-- Location: LCCOMB_X18_Y16_N14
\wtr_ctrl_i|present_state~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~32_combout\ = (!\wtr_ctrl_i|s_cell_in\(1) & (\wtr_ctrl_i|present_state~31_combout\ & \wtr_ctrl_i|s_cell_in\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(1),
	datab => \wtr_ctrl_i|present_state~31_combout\,
	datac => \wtr_ctrl_i|s_cell_in\(0),
	combout => \wtr_ctrl_i|present_state~32_combout\);

-- Location: FF_X18_Y16_N15
\wtr_ctrl_i|present_state.m5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m5~q\);

-- Location: LCCOMB_X19_Y15_N10
\wtr_ctrl_i|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector23~0_combout\ = (\wtr_ctrl_i|s_cell_in\(4) & (!\wtr_ctrl_i|s_cell_in\(5) & ((\wtr_ctrl_i|present_state.m5~q\) # (\wtr_ctrl_i|present_state.m4~q\)))) # (!\wtr_ctrl_i|s_cell_in\(4) & (((\wtr_ctrl_i|present_state.m4~q\ & 
-- \wtr_ctrl_i|s_cell_in\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m5~q\,
	datab => \wtr_ctrl_i|s_cell_in\(4),
	datac => \wtr_ctrl_i|present_state.m4~q\,
	datad => \wtr_ctrl_i|s_cell_in\(5),
	combout => \wtr_ctrl_i|Selector23~0_combout\);

-- Location: LCCOMB_X19_Y15_N16
\wtr_ctrl_i|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector23~1_combout\ = (!\wtr_ctrl_i|LessThan2~2_combout\ & ((\wtr_ctrl_i|Selector23~0_combout\) # ((\wtr_ctrl_i|Selector19~15_combout\ & \wtr_ctrl_i|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan2~2_combout\,
	datab => \wtr_ctrl_i|Selector19~15_combout\,
	datac => \wtr_ctrl_i|LessThan3~2_combout\,
	datad => \wtr_ctrl_i|Selector23~0_combout\,
	combout => \wtr_ctrl_i|Selector23~1_combout\);

-- Location: FF_X19_Y15_N17
\wtr_ctrl_i|present_state.m12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector23~1_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m12~q\);

-- Location: LCCOMB_X21_Y13_N6
\wtr_ctrl_i|adr_y[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_y[3]~9_combout\ = \wtr_ctrl_i|present_state.m12~q\ $ (\wtr_ctrl_i|adr_y[2]~8\ $ (\wtr_ctrl_i|adr_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m12~q\,
	datad => \wtr_ctrl_i|adr_y\(3),
	cin => \wtr_ctrl_i|adr_y[2]~8\,
	combout => \wtr_ctrl_i|adr_y[3]~9_combout\);

-- Location: FF_X21_Y13_N7
\wtr_ctrl_i|adr_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_y[3]~9_combout\,
	sclr => \wtr_ctrl_i|adr_x[2]~3_combout\,
	ena => \wtr_ctrl_i|adr_y[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_y\(3));

-- Location: LCCOMB_X21_Y13_N18
\wtr_ctrl_i|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan2~0_combout\ = (\wtr_ctrl_i|adr_yn_1\(1) & (\wtr_ctrl_i|adr_y\(0) & (!\wtr_ctrl_i|adr_yn_1\(0) & \wtr_ctrl_i|adr_y\(1)))) # (!\wtr_ctrl_i|adr_yn_1\(1) & ((\wtr_ctrl_i|adr_y\(1)) # ((\wtr_ctrl_i|adr_y\(0) & !\wtr_ctrl_i|adr_yn_1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(1),
	datab => \wtr_ctrl_i|adr_y\(0),
	datac => \wtr_ctrl_i|adr_yn_1\(0),
	datad => \wtr_ctrl_i|adr_y\(1),
	combout => \wtr_ctrl_i|LessThan2~0_combout\);

-- Location: LCCOMB_X21_Y13_N28
\wtr_ctrl_i|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan2~1_combout\ = (\wtr_ctrl_i|adr_yn_1\(2) & (\wtr_ctrl_i|adr_y\(2) & \wtr_ctrl_i|LessThan2~0_combout\)) # (!\wtr_ctrl_i|adr_yn_1\(2) & ((\wtr_ctrl_i|adr_y\(2)) # (\wtr_ctrl_i|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|adr_yn_1\(2),
	datac => \wtr_ctrl_i|adr_y\(2),
	datad => \wtr_ctrl_i|LessThan2~0_combout\,
	combout => \wtr_ctrl_i|LessThan2~1_combout\);

-- Location: LCCOMB_X21_Y13_N30
\wtr_ctrl_i|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan2~2_combout\ = (\wtr_ctrl_i|adr_y\(3) & ((\wtr_ctrl_i|LessThan2~1_combout\) # (!\wtr_ctrl_i|adr_yn_1\(3)))) # (!\wtr_ctrl_i|adr_y\(3) & (!\wtr_ctrl_i|adr_yn_1\(3) & \wtr_ctrl_i|LessThan2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_y\(3),
	datab => \wtr_ctrl_i|adr_yn_1\(3),
	datad => \wtr_ctrl_i|LessThan2~1_combout\,
	combout => \wtr_ctrl_i|LessThan2~2_combout\);

-- Location: LCCOMB_X19_Y15_N22
\wtr_ctrl_i|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector23~2_combout\ = (\wtr_ctrl_i|s_cell_in\(4) & (\wtr_ctrl_i|present_state.m5~q\ & !\wtr_ctrl_i|s_cell_in\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|s_cell_in\(4),
	datac => \wtr_ctrl_i|present_state.m5~q\,
	datad => \wtr_ctrl_i|s_cell_in\(5),
	combout => \wtr_ctrl_i|Selector23~2_combout\);

-- Location: LCCOMB_X19_Y15_N28
\wtr_ctrl_i|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector24~0_combout\ = (\wtr_ctrl_i|present_state.m4~q\ & (!\wtr_ctrl_i|LessThan3~2_combout\ & (\wtr_ctrl_i|s_cell_in\(4) $ (!\wtr_ctrl_i|s_cell_in\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m4~q\,
	datab => \wtr_ctrl_i|s_cell_in\(4),
	datac => \wtr_ctrl_i|LessThan3~2_combout\,
	datad => \wtr_ctrl_i|s_cell_in\(5),
	combout => \wtr_ctrl_i|Selector24~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\wtr_ctrl_i|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector24~1_combout\ = (\wtr_ctrl_i|Selector24~0_combout\) # ((\wtr_ctrl_i|LessThan2~2_combout\ & ((\wtr_ctrl_i|Selector19~15_combout\) # (\wtr_ctrl_i|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan2~2_combout\,
	datab => \wtr_ctrl_i|Selector19~15_combout\,
	datac => \wtr_ctrl_i|Selector23~2_combout\,
	datad => \wtr_ctrl_i|Selector24~0_combout\,
	combout => \wtr_ctrl_i|Selector24~1_combout\);

-- Location: FF_X19_Y15_N3
\wtr_ctrl_i|present_state.m13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector24~1_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m13~q\);

-- Location: LCCOMB_X19_Y15_N26
\wtr_ctrl_i|WideOr10\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|WideOr10~combout\ = (!\wtr_ctrl_i|present_state.m10~q\ & (!\wtr_ctrl_i|present_state.m13~q\ & (!\wtr_ctrl_i|present_state.m12~q\ & !\wtr_ctrl_i|present_state.m11~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m10~q\,
	datab => \wtr_ctrl_i|present_state.m13~q\,
	datac => \wtr_ctrl_i|present_state.m12~q\,
	datad => \wtr_ctrl_i|present_state.m11~q\,
	combout => \wtr_ctrl_i|WideOr10~combout\);

-- Location: LCCOMB_X17_Y16_N14
\wtr_ctrl_i|adr_xn_2[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_2[2]~0_combout\ = ((!\game_ctrl_i|WideOr14~0_combout\) # (!\reset_sync_i|reset_reg~q\)) # (!\wtr_ctrl_i|WideOr10~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|WideOr10~combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|adr_xn_2[2]~0_combout\);

-- Location: FF_X19_Y14_N19
\wtr_ctrl_i|adr_xn_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_1~1_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_1\(2));

-- Location: LCCOMB_X22_Y14_N20
\wtr_ctrl_i|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan0~0_combout\ = (\wtr_ctrl_i|adr_xn_1\(1) & (\wtr_ctrl_i|adr_x\(0) & (!\wtr_ctrl_i|adr_xn_1\(0) & \wtr_ctrl_i|adr_x\(1)))) # (!\wtr_ctrl_i|adr_xn_1\(1) & ((\wtr_ctrl_i|adr_x\(1)) # ((\wtr_ctrl_i|adr_x\(0) & !\wtr_ctrl_i|adr_xn_1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_1\(1),
	datab => \wtr_ctrl_i|adr_x\(0),
	datac => \wtr_ctrl_i|adr_xn_1\(0),
	datad => \wtr_ctrl_i|adr_x\(1),
	combout => \wtr_ctrl_i|LessThan0~0_combout\);

-- Location: LCCOMB_X22_Y14_N30
\wtr_ctrl_i|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan0~1_combout\ = (\wtr_ctrl_i|adr_xn_1\(2) & (\wtr_ctrl_i|adr_x\(2) & \wtr_ctrl_i|LessThan0~0_combout\)) # (!\wtr_ctrl_i|adr_xn_1\(2) & ((\wtr_ctrl_i|adr_x\(2)) # (\wtr_ctrl_i|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_1\(2),
	datac => \wtr_ctrl_i|adr_x\(2),
	datad => \wtr_ctrl_i|LessThan0~0_combout\,
	combout => \wtr_ctrl_i|LessThan0~1_combout\);

-- Location: LCCOMB_X22_Y14_N0
\wtr_ctrl_i|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector22~0_combout\ = (\wtr_ctrl_i|present_state.m6~q\ & ((\wtr_ctrl_i|LessThan0~1_combout\ & (\wtr_ctrl_i|adr_xn_1\(3) & !\wtr_ctrl_i|adr_x\(3))) # (!\wtr_ctrl_i|LessThan0~1_combout\ & ((\wtr_ctrl_i|adr_xn_1\(3)) # 
-- (!\wtr_ctrl_i|adr_x\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan0~1_combout\,
	datab => \wtr_ctrl_i|present_state.m6~q\,
	datac => \wtr_ctrl_i|adr_xn_1\(3),
	datad => \wtr_ctrl_i|adr_x\(3),
	combout => \wtr_ctrl_i|Selector22~0_combout\);

-- Location: LCCOMB_X23_Y12_N2
\wtr_ctrl_i|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector22~1_combout\ = (\wtr_ctrl_i|LessThan3~2_combout\ & ((\wtr_ctrl_i|present_state.m4~q\) # ((\wtr_ctrl_i|present_state.m5~q\ & \wtr_ctrl_i|LessThan1~2_combout\)))) # (!\wtr_ctrl_i|LessThan3~2_combout\ & (\wtr_ctrl_i|present_state.m5~q\ & 
-- (\wtr_ctrl_i|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan3~2_combout\,
	datab => \wtr_ctrl_i|present_state.m5~q\,
	datac => \wtr_ctrl_i|LessThan1~2_combout\,
	datad => \wtr_ctrl_i|present_state.m4~q\,
	combout => \wtr_ctrl_i|Selector22~1_combout\);

-- Location: LCCOMB_X23_Y12_N28
\wtr_ctrl_i|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector22~2_combout\ = (\wtr_ctrl_i|s_cell_in\(4) & (\wtr_ctrl_i|LessThan2~2_combout\ & (\wtr_ctrl_i|present_state.m4~q\))) # (!\wtr_ctrl_i|s_cell_in\(4) & (((\wtr_ctrl_i|Selector22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|LessThan2~2_combout\,
	datab => \wtr_ctrl_i|present_state.m4~q\,
	datac => \wtr_ctrl_i|s_cell_in\(4),
	datad => \wtr_ctrl_i|Selector22~1_combout\,
	combout => \wtr_ctrl_i|Selector22~2_combout\);

-- Location: LCCOMB_X23_Y12_N26
\wtr_ctrl_i|Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector22~3_combout\ = (\wtr_ctrl_i|Selector22~0_combout\ & ((\wtr_ctrl_i|LessThan1~2_combout\) # ((!\wtr_ctrl_i|s_cell_in\(5) & \wtr_ctrl_i|Selector22~2_combout\)))) # (!\wtr_ctrl_i|Selector22~0_combout\ & (!\wtr_ctrl_i|s_cell_in\(5) & 
-- ((\wtr_ctrl_i|Selector22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector22~0_combout\,
	datab => \wtr_ctrl_i|s_cell_in\(5),
	datac => \wtr_ctrl_i|LessThan1~2_combout\,
	datad => \wtr_ctrl_i|Selector22~2_combout\,
	combout => \wtr_ctrl_i|Selector22~3_combout\);

-- Location: FF_X23_Y12_N27
\wtr_ctrl_i|present_state.m11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector22~3_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m11~q\);

-- Location: LCCOMB_X19_Y15_N30
\wtr_ctrl_i|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector4~0_combout\ = (\wtr_ctrl_i|present_state.m10~q\ & (((!\wtr_ctrl_i|adr_x\(0))))) # (!\wtr_ctrl_i|present_state.m10~q\ & ((\wtr_ctrl_i|present_state.m11~q\ & (!\wtr_ctrl_i|adr_x\(0))) # (!\wtr_ctrl_i|present_state.m11~q\ & 
-- (\wtr_ctrl_i|adr_x\(0) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m10~q\,
	datab => \wtr_ctrl_i|present_state.m11~q\,
	datac => \wtr_ctrl_i|adr_x\(0),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector4~0_combout\);

-- Location: FF_X19_Y15_N31
\wtr_ctrl_i|adr_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector4~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_x\(0));

-- Location: LCCOMB_X22_Y14_N4
\wtr_ctrl_i|adr_x[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_x[1]~5_cout\ = CARRY(\wtr_ctrl_i|adr_x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|adr_x\(0),
	datad => VCC,
	cout => \wtr_ctrl_i|adr_x[1]~5_cout\);

-- Location: LCCOMB_X22_Y14_N6
\wtr_ctrl_i|adr_x[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_x[1]~6_combout\ = (\wtr_ctrl_i|present_state.m10~q\ & ((\wtr_ctrl_i|adr_x\(1) & (!\wtr_ctrl_i|adr_x[1]~5_cout\)) # (!\wtr_ctrl_i|adr_x\(1) & ((\wtr_ctrl_i|adr_x[1]~5_cout\) # (GND))))) # (!\wtr_ctrl_i|present_state.m10~q\ & 
-- ((\wtr_ctrl_i|adr_x\(1) & (\wtr_ctrl_i|adr_x[1]~5_cout\ & VCC)) # (!\wtr_ctrl_i|adr_x\(1) & (!\wtr_ctrl_i|adr_x[1]~5_cout\))))
-- \wtr_ctrl_i|adr_x[1]~7\ = CARRY((\wtr_ctrl_i|present_state.m10~q\ & ((!\wtr_ctrl_i|adr_x[1]~5_cout\) # (!\wtr_ctrl_i|adr_x\(1)))) # (!\wtr_ctrl_i|present_state.m10~q\ & (!\wtr_ctrl_i|adr_x\(1) & !\wtr_ctrl_i|adr_x[1]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m10~q\,
	datab => \wtr_ctrl_i|adr_x\(1),
	datad => VCC,
	cin => \wtr_ctrl_i|adr_x[1]~5_cout\,
	combout => \wtr_ctrl_i|adr_x[1]~6_combout\,
	cout => \wtr_ctrl_i|adr_x[1]~7\);

-- Location: FF_X22_Y14_N9
\wtr_ctrl_i|adr_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_x[2]~8_combout\,
	sclr => \wtr_ctrl_i|adr_x[2]~3_combout\,
	ena => \wtr_ctrl_i|adr_x[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_x\(2));

-- Location: LCCOMB_X19_Y15_N14
\wtr_ctrl_i|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector14~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|adr_x\(2))) # (!\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|now_addr\(2) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(2),
	datab => \wtr_ctrl_i|present_state.m7~q\,
	datac => \wtr_ctrl_i|now_addr\(2),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector14~0_combout\);

-- Location: FF_X19_Y15_N15
\wtr_ctrl_i|now_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector14~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(2));

-- Location: LCCOMB_X16_Y11_N6
\mem_hub_i|ADDR[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[2]~4_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|kurzor_x\(2)))) # (!\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|gen_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(2),
	datab => \kurzor_ctrl_i|kurzor_x\(2),
	datac => \kurzor_ctrl_i|WideOr7~combout\,
	datad => \kurzor_ctrl_i|EN~0_combout\,
	combout => \mem_hub_i|ADDR[2]~4_combout\);

-- Location: LCCOMB_X19_Y15_N6
\mem_hub_i|ADDR[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[2]~5_combout\ = (\mem_hub_i|ADDR[2]~4_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \wtr_ctrl_i|now_addr\(2),
	datad => \mem_hub_i|ADDR[2]~4_combout\,
	combout => \mem_hub_i|ADDR[2]~5_combout\);

-- Location: LCCOMB_X19_Y14_N4
\wtr_ctrl_i|s_cell_in~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~10_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a4~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a4~portadataout\,
	combout => \wtr_ctrl_i|s_cell_in~10_combout\);

-- Location: FF_X19_Y14_N5
\wtr_ctrl_i|s_cell_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~10_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(4));

-- Location: LCCOMB_X22_Y12_N16
\wtr_ctrl_i|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector21~0_combout\ = (\wtr_ctrl_i|Selector48~2_combout\ & ((\wtr_ctrl_i|s_cell_in\(4) & (\wtr_ctrl_i|LessThan3~2_combout\)) # (!\wtr_ctrl_i|s_cell_in\(4) & ((\wtr_ctrl_i|LessThan2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(4),
	datab => \wtr_ctrl_i|LessThan3~2_combout\,
	datac => \wtr_ctrl_i|LessThan2~2_combout\,
	datad => \wtr_ctrl_i|Selector48~2_combout\,
	combout => \wtr_ctrl_i|Selector21~0_combout\);

-- Location: LCCOMB_X22_Y12_N12
\wtr_ctrl_i|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector21~2_combout\ = (\wtr_ctrl_i|Selector21~0_combout\) # ((!\wtr_ctrl_i|s_cell_in\(4) & (\wtr_ctrl_i|Selector21~1_combout\ & !\wtr_ctrl_i|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(4),
	datab => \wtr_ctrl_i|Selector21~1_combout\,
	datac => \wtr_ctrl_i|Selector21~0_combout\,
	datad => \wtr_ctrl_i|LessThan1~2_combout\,
	combout => \wtr_ctrl_i|Selector21~2_combout\);

-- Location: LCCOMB_X23_Y12_N16
\wtr_ctrl_i|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector21~3_combout\ = (!\wtr_ctrl_i|Equal0~2_combout\ & (!\wtr_ctrl_i|LessThan3~2_combout\ & (!\wtr_ctrl_i|LessThan1~2_combout\ & !\wtr_ctrl_i|LessThan2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal0~2_combout\,
	datab => \wtr_ctrl_i|LessThan3~2_combout\,
	datac => \wtr_ctrl_i|LessThan1~2_combout\,
	datad => \wtr_ctrl_i|LessThan2~2_combout\,
	combout => \wtr_ctrl_i|Selector21~3_combout\);

-- Location: LCCOMB_X23_Y12_N8
\wtr_ctrl_i|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector21~4_combout\ = (\wtr_ctrl_i|Selector21~2_combout\) # ((\wtr_ctrl_i|present_state.m6~q\ & ((\wtr_ctrl_i|LessThan0~2_combout\) # (\wtr_ctrl_i|Selector21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector21~2_combout\,
	datab => \wtr_ctrl_i|present_state.m6~q\,
	datac => \wtr_ctrl_i|LessThan0~2_combout\,
	datad => \wtr_ctrl_i|Selector21~3_combout\,
	combout => \wtr_ctrl_i|Selector21~4_combout\);

-- Location: FF_X23_Y12_N9
\wtr_ctrl_i|present_state.m10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector21~4_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m10~q\);

-- Location: FF_X22_Y14_N7
\wtr_ctrl_i|adr_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_x[1]~6_combout\,
	sclr => \wtr_ctrl_i|adr_x[2]~3_combout\,
	ena => \wtr_ctrl_i|adr_x[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_x\(1));

-- Location: LCCOMB_X16_Y16_N0
\wtr_ctrl_i|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector15~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|adr_x\(1))) # (!\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|now_addr\(1) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(1),
	datab => \wtr_ctrl_i|present_state.m7~q\,
	datac => \wtr_ctrl_i|now_addr\(1),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector15~0_combout\);

-- Location: FF_X16_Y16_N1
\wtr_ctrl_i|now_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector15~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(1));

-- Location: LCCOMB_X16_Y16_N20
\mem_hub_i|ADDR[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[1]~3_combout\ = (\mem_hub_i|ADDR[1]~2_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \mem_hub_i|ADDR[1]~2_combout\,
	datad => \wtr_ctrl_i|now_addr\(1),
	combout => \mem_hub_i|ADDR[1]~3_combout\);

-- Location: LCCOMB_X17_Y16_N18
\wtr_ctrl_i|s_cell_in~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~3_combout\ = (\reset_sync_i|reset_reg~q\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a3\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_sync_i|reset_reg~q\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a3\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|s_cell_in~3_combout\);

-- Location: FF_X17_Y16_N19
\wtr_ctrl_i|s_cell_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~3_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(3));

-- Location: LCCOMB_X18_Y16_N10
\wtr_ctrl_i|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal4~0_combout\ = (\wtr_ctrl_i|s_cell_in\(0) & (!\wtr_ctrl_i|s_cell_in\(3) & (\wtr_ctrl_i|s_cell_in\(1) & !\wtr_ctrl_i|s_cell_in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(0),
	datab => \wtr_ctrl_i|s_cell_in\(3),
	datac => \wtr_ctrl_i|s_cell_in\(1),
	datad => \wtr_ctrl_i|s_cell_in\(2),
	combout => \wtr_ctrl_i|Equal4~0_combout\);

-- Location: LCCOMB_X19_Y14_N22
\wtr_ctrl_i|adr_xn_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_2~3_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\wtr_ctrl_i|adr_xn_1\(2) & \reset_sync_i|reset_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \wtr_ctrl_i|adr_xn_1\(2),
	datac => \reset_sync_i|reset_reg~q\,
	combout => \wtr_ctrl_i|adr_xn_2~3_combout\);

-- Location: FF_X19_Y14_N23
\wtr_ctrl_i|adr_xn_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_2~3_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_2\(2));

-- Location: LCCOMB_X19_Y14_N26
\wtr_ctrl_i|adr_xn_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_2~2_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\wtr_ctrl_i|adr_xn_1\(1) & \reset_sync_i|reset_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \wtr_ctrl_i|adr_xn_1\(1),
	datac => \reset_sync_i|reset_reg~q\,
	combout => \wtr_ctrl_i|adr_xn_2~2_combout\);

-- Location: FF_X19_Y14_N27
\wtr_ctrl_i|adr_xn_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_2~2_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_2\(1));

-- Location: LCCOMB_X19_Y14_N0
\wtr_ctrl_i|adr_xn_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_2~1_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_xn_1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datac => \wtr_ctrl_i|adr_xn_1\(0),
	combout => \wtr_ctrl_i|adr_xn_2~1_combout\);

-- Location: FF_X19_Y14_N1
\wtr_ctrl_i|adr_xn_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_2~1_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_2\(0));

-- Location: LCCOMB_X19_Y14_N12
\wtr_ctrl_i|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan4~0_combout\ = (\wtr_ctrl_i|adr_xn_2\(1) & (\wtr_ctrl_i|adr_xn_1\(1) & (\wtr_ctrl_i|adr_xn_1\(0) & !\wtr_ctrl_i|adr_xn_2\(0)))) # (!\wtr_ctrl_i|adr_xn_2\(1) & ((\wtr_ctrl_i|adr_xn_1\(1)) # ((\wtr_ctrl_i|adr_xn_1\(0) & 
-- !\wtr_ctrl_i|adr_xn_2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_2\(1),
	datab => \wtr_ctrl_i|adr_xn_1\(1),
	datac => \wtr_ctrl_i|adr_xn_1\(0),
	datad => \wtr_ctrl_i|adr_xn_2\(0),
	combout => \wtr_ctrl_i|LessThan4~0_combout\);

-- Location: LCCOMB_X19_Y14_N16
\wtr_ctrl_i|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan4~1_combout\ = (\wtr_ctrl_i|adr_xn_1\(2) & ((\wtr_ctrl_i|LessThan4~0_combout\) # (!\wtr_ctrl_i|adr_xn_2\(2)))) # (!\wtr_ctrl_i|adr_xn_1\(2) & (!\wtr_ctrl_i|adr_xn_2\(2) & \wtr_ctrl_i|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|adr_xn_1\(2),
	datac => \wtr_ctrl_i|adr_xn_2\(2),
	datad => \wtr_ctrl_i|LessThan4~0_combout\,
	combout => \wtr_ctrl_i|LessThan4~1_combout\);

-- Location: LCCOMB_X19_Y14_N10
\wtr_ctrl_i|adr_xn_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_xn_2~4_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_xn_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datac => \wtr_ctrl_i|adr_xn_1\(3),
	combout => \wtr_ctrl_i|adr_xn_2~4_combout\);

-- Location: FF_X19_Y14_N11
\wtr_ctrl_i|adr_xn_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_xn_2~4_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_xn_2\(3));

-- Location: LCCOMB_X19_Y14_N20
\wtr_ctrl_i|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|LessThan4~2_combout\ = (\wtr_ctrl_i|LessThan4~1_combout\ & ((\wtr_ctrl_i|adr_xn_1\(3)) # (!\wtr_ctrl_i|adr_xn_2\(3)))) # (!\wtr_ctrl_i|LessThan4~1_combout\ & (\wtr_ctrl_i|adr_xn_1\(3) & !\wtr_ctrl_i|adr_xn_2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|LessThan4~1_combout\,
	datac => \wtr_ctrl_i|adr_xn_1\(3),
	datad => \wtr_ctrl_i|adr_xn_2\(3),
	combout => \wtr_ctrl_i|LessThan4~2_combout\);

-- Location: LCCOMB_X17_Y16_N22
\wtr_ctrl_i|adr_yn_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_2~3_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_yn_1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|adr_yn_1\(1),
	combout => \wtr_ctrl_i|adr_yn_2~3_combout\);

-- Location: FF_X17_Y16_N23
\wtr_ctrl_i|adr_yn_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_2~3_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_2\(1));

-- Location: LCCOMB_X17_Y16_N2
\wtr_ctrl_i|adr_yn_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_2~1_combout\ = (\wtr_ctrl_i|adr_yn_1\(3) & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|adr_yn_1\(3),
	datac => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|adr_yn_2~1_combout\);

-- Location: FF_X17_Y16_N3
\wtr_ctrl_i|adr_yn_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_2~1_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_2\(3));

-- Location: LCCOMB_X17_Y16_N4
\wtr_ctrl_i|adr_yn_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_2~2_combout\ = (\wtr_ctrl_i|adr_yn_1\(2) & (\reset_sync_i|reset_reg~q\ & \game_ctrl_i|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(2),
	datac => \reset_sync_i|reset_reg~q\,
	datad => \game_ctrl_i|WideOr14~0_combout\,
	combout => \wtr_ctrl_i|adr_yn_2~2_combout\);

-- Location: FF_X17_Y16_N5
\wtr_ctrl_i|adr_yn_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_2~2_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_2\(2));

-- Location: LCCOMB_X17_Y16_N8
\wtr_ctrl_i|next_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|next_state~2_combout\ = (\wtr_ctrl_i|adr_yn_2\(3) & (((\wtr_ctrl_i|adr_yn_2\(2)) # (!\wtr_ctrl_i|adr_yn_1\(2))))) # (!\wtr_ctrl_i|adr_yn_2\(3) & (!\wtr_ctrl_i|adr_yn_1\(2) & ((\wtr_ctrl_i|adr_yn_2\(1)) # (\wtr_ctrl_i|adr_yn_2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_2\(1),
	datab => \wtr_ctrl_i|adr_yn_2\(3),
	datac => \wtr_ctrl_i|adr_yn_2\(2),
	datad => \wtr_ctrl_i|adr_yn_1\(2),
	combout => \wtr_ctrl_i|next_state~2_combout\);

-- Location: LCCOMB_X17_Y16_N24
\wtr_ctrl_i|adr_yn_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|adr_yn_2~0_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \wtr_ctrl_i|adr_yn_1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \reset_sync_i|reset_reg~q\,
	datad => \wtr_ctrl_i|adr_yn_1\(0),
	combout => \wtr_ctrl_i|adr_yn_2~0_combout\);

-- Location: FF_X17_Y16_N25
\wtr_ctrl_i|adr_yn_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|adr_yn_2~0_combout\,
	ena => \wtr_ctrl_i|adr_xn_2[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|adr_yn_2\(0));

-- Location: LCCOMB_X17_Y16_N10
\wtr_ctrl_i|next_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|next_state~3_combout\ = (\wtr_ctrl_i|adr_yn_1\(2) & (\wtr_ctrl_i|adr_yn_1\(3) & (!\wtr_ctrl_i|next_state~2_combout\))) # (!\wtr_ctrl_i|adr_yn_1\(2) & (!\wtr_ctrl_i|adr_yn_1\(3) & ((\wtr_ctrl_i|next_state~2_combout\) # 
-- (\wtr_ctrl_i|adr_yn_2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(2),
	datab => \wtr_ctrl_i|adr_yn_1\(3),
	datac => \wtr_ctrl_i|next_state~2_combout\,
	datad => \wtr_ctrl_i|adr_yn_2\(0),
	combout => \wtr_ctrl_i|next_state~3_combout\);

-- Location: LCCOMB_X22_Y14_N2
\wtr_ctrl_i|next_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|next_state~0_combout\ = (!\wtr_ctrl_i|adr_xn_1\(2) & (!\wtr_ctrl_i|adr_xn_1\(3) & (!\wtr_ctrl_i|adr_xn_1\(1) & !\wtr_ctrl_i|adr_xn_1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_1\(2),
	datab => \wtr_ctrl_i|adr_xn_1\(3),
	datac => \wtr_ctrl_i|adr_xn_1\(1),
	datad => \wtr_ctrl_i|adr_xn_1\(0),
	combout => \wtr_ctrl_i|next_state~0_combout\);

-- Location: LCCOMB_X17_Y16_N30
\wtr_ctrl_i|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal7~0_combout\ = (!\wtr_ctrl_i|adr_yn_1\(0) & !\wtr_ctrl_i|adr_yn_1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(0),
	datad => \wtr_ctrl_i|adr_yn_1\(1),
	combout => \wtr_ctrl_i|Equal7~0_combout\);

-- Location: LCCOMB_X19_Y14_N24
\wtr_ctrl_i|next_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|next_state~1_combout\ = (\wtr_ctrl_i|adr_xn_2\(2)) # ((\wtr_ctrl_i|adr_xn_2\(0)) # ((\wtr_ctrl_i|adr_xn_2\(1)) # (\wtr_ctrl_i|adr_xn_2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_2\(2),
	datab => \wtr_ctrl_i|adr_xn_2\(0),
	datac => \wtr_ctrl_i|adr_xn_2\(1),
	datad => \wtr_ctrl_i|adr_xn_2\(3),
	combout => \wtr_ctrl_i|next_state~1_combout\);

-- Location: LCCOMB_X17_Y16_N20
\wtr_ctrl_i|next_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|next_state~4_combout\ = (\wtr_ctrl_i|next_state~3_combout\ & ((\wtr_ctrl_i|Equal7~0_combout\) # ((\wtr_ctrl_i|next_state~0_combout\ & \wtr_ctrl_i|next_state~1_combout\)))) # (!\wtr_ctrl_i|next_state~3_combout\ & 
-- (\wtr_ctrl_i|next_state~0_combout\ & ((\wtr_ctrl_i|next_state~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|next_state~3_combout\,
	datab => \wtr_ctrl_i|next_state~0_combout\,
	datac => \wtr_ctrl_i|Equal7~0_combout\,
	datad => \wtr_ctrl_i|next_state~1_combout\,
	combout => \wtr_ctrl_i|next_state~4_combout\);

-- Location: LCCOMB_X22_Y14_N24
\wtr_ctrl_i|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal5~0_combout\ = (((\wtr_ctrl_i|adr_xn_1\(1)) # (!\wtr_ctrl_i|adr_xn_1\(0))) # (!\wtr_ctrl_i|adr_xn_1\(3))) # (!\wtr_ctrl_i|adr_xn_1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_xn_1\(2),
	datab => \wtr_ctrl_i|adr_xn_1\(3),
	datac => \wtr_ctrl_i|adr_xn_1\(1),
	datad => \wtr_ctrl_i|adr_xn_1\(0),
	combout => \wtr_ctrl_i|Equal5~0_combout\);

-- Location: LCCOMB_X24_Y14_N26
\wtr_ctrl_i|next_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|next_state~5_combout\ = ((\wtr_ctrl_i|LessThan4~2_combout\ & ((\wtr_ctrl_i|Equal5~0_combout\))) # (!\wtr_ctrl_i|LessThan4~2_combout\ & (!\wtr_ctrl_i|next_state~4_combout\))) # (!\wtr_ctrl_i|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datab => \wtr_ctrl_i|LessThan4~2_combout\,
	datac => \wtr_ctrl_i|next_state~4_combout\,
	datad => \wtr_ctrl_i|Equal5~0_combout\,
	combout => \wtr_ctrl_i|next_state~5_combout\);

-- Location: LCCOMB_X24_Y14_N10
\wtr_ctrl_i|Selector19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~4_combout\ = (\wtr_ctrl_i|adr_yn_1\(2) & (\wtr_ctrl_i|Equal7~0_combout\ & (\wtr_ctrl_i|adr_yn_1\(3) & \wtr_ctrl_i|s_cell_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(2),
	datab => \wtr_ctrl_i|Equal7~0_combout\,
	datac => \wtr_ctrl_i|adr_yn_1\(3),
	datad => \wtr_ctrl_i|s_cell_in\(8),
	combout => \wtr_ctrl_i|Selector19~4_combout\);

-- Location: LCCOMB_X24_Y14_N4
\wtr_ctrl_i|next_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|next_state~6_combout\ = (\wtr_ctrl_i|Equal4~0_combout\) # ((!\wtr_ctrl_i|Selector19~4_combout\ & ((\wtr_ctrl_i|Equal5~0_combout\) # (!\wtr_ctrl_i|s_cell_in\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datab => \wtr_ctrl_i|Equal5~0_combout\,
	datac => \wtr_ctrl_i|s_cell_in\(7),
	datad => \wtr_ctrl_i|Selector19~4_combout\,
	combout => \wtr_ctrl_i|next_state~6_combout\);

-- Location: LCCOMB_X17_Y16_N28
\wtr_ctrl_i|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal8~0_combout\ = (!\wtr_ctrl_i|adr_yn_1\(0) & (!\wtr_ctrl_i|adr_yn_1\(3) & (!\wtr_ctrl_i|adr_yn_1\(2) & !\wtr_ctrl_i|adr_yn_1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(0),
	datab => \wtr_ctrl_i|adr_yn_1\(3),
	datac => \wtr_ctrl_i|adr_yn_1\(2),
	datad => \wtr_ctrl_i|adr_yn_1\(1),
	combout => \wtr_ctrl_i|Equal8~0_combout\);

-- Location: LCCOMB_X24_Y14_N6
\wtr_ctrl_i|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|process_1~0_combout\ = (!\wtr_ctrl_i|Equal4~0_combout\ & (!\wtr_ctrl_i|Equal8~0_combout\ & (\wtr_ctrl_i|next_state~0_combout\ & \wtr_ctrl_i|s_cell_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datab => \wtr_ctrl_i|Equal8~0_combout\,
	datac => \wtr_ctrl_i|next_state~0_combout\,
	datad => \wtr_ctrl_i|s_cell_in\(9),
	combout => \wtr_ctrl_i|process_1~0_combout\);

-- Location: LCCOMB_X24_Y14_N22
\wtr_ctrl_i|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector17~1_combout\ = (\wtr_ctrl_i|next_state~5_combout\ & (\wtr_ctrl_i|next_state~6_combout\ & (\wtr_ctrl_i|Selector17~0_combout\ & !\wtr_ctrl_i|process_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|next_state~5_combout\,
	datab => \wtr_ctrl_i|next_state~6_combout\,
	datac => \wtr_ctrl_i|Selector17~0_combout\,
	datad => \wtr_ctrl_i|process_1~0_combout\,
	combout => \wtr_ctrl_i|Selector17~1_combout\);

-- Location: LCCOMB_X18_Y14_N24
\wtr_ctrl_i|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector17~3_combout\ = (\wtr_ctrl_i|Selector17~2_combout\) # ((\wtr_ctrl_i|Selector17~1_combout\) # ((\wtr_ctrl_i|present_state.m1~q\ & !\wtr_ctrl_i|knlg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector17~2_combout\,
	datab => \wtr_ctrl_i|Selector17~1_combout\,
	datac => \wtr_ctrl_i|present_state.m1~q\,
	datad => \wtr_ctrl_i|knlg~q\,
	combout => \wtr_ctrl_i|Selector17~3_combout\);

-- Location: FF_X18_Y14_N25
\wtr_ctrl_i|present_state.m1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector17~3_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m1~q\);

-- Location: LCCOMB_X18_Y14_N2
\mem_hub_i|ACK_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ACK_B~0_combout\ = (!\kurzor_ctrl_i|EN~0_combout\ & ((\wtr_ctrl_i|present_state.m19~q\) # ((!\wtr_ctrl_i|knlg~q\ & \wtr_ctrl_i|present_state.m1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|knlg~q\,
	datac => \kurzor_ctrl_i|EN~0_combout\,
	datad => \wtr_ctrl_i|present_state.m1~q\,
	combout => \mem_hub_i|ACK_B~0_combout\);

-- Location: LCCOMB_X16_Y11_N26
\mem_hub_i|ADDR[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[0]~0_combout\ = (\kurzor_ctrl_i|EN~0_combout\ & ((\kurzor_ctrl_i|WideOr7~combout\ & ((\kurzor_ctrl_i|kurzor_x\(0)))) # (!\kurzor_ctrl_i|WideOr7~combout\ & (\kurzor_ctrl_i|gen_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|gen_addr\(0),
	datab => \kurzor_ctrl_i|kurzor_x\(0),
	datac => \kurzor_ctrl_i|WideOr7~combout\,
	datad => \kurzor_ctrl_i|EN~0_combout\,
	combout => \mem_hub_i|ADDR[0]~0_combout\);

-- Location: LCCOMB_X19_Y15_N12
\wtr_ctrl_i|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector16~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|adr_x\(0))) # (!\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|now_addr\(0) & \wtr_ctrl_i|present_state.m0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_x\(0),
	datab => \wtr_ctrl_i|present_state.m7~q\,
	datac => \wtr_ctrl_i|now_addr\(0),
	datad => \wtr_ctrl_i|present_state.m0~q\,
	combout => \wtr_ctrl_i|Selector16~0_combout\);

-- Location: FF_X19_Y15_N13
\wtr_ctrl_i|now_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector16~0_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|now_addr\(0));

-- Location: LCCOMB_X19_Y15_N20
\mem_hub_i|ADDR[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|ADDR[0]~1_combout\ = (\mem_hub_i|ADDR[0]~0_combout\) # ((\mem_hub_i|ACK_B~0_combout\ & \wtr_ctrl_i|now_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem_hub_i|ACK_B~0_combout\,
	datac => \mem_hub_i|ADDR[0]~0_combout\,
	datad => \wtr_ctrl_i|now_addr\(0),
	combout => \mem_hub_i|ADDR[0]~1_combout\);

-- Location: LCCOMB_X14_Y14_N24
\kurzor_ctrl_i|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Equal4~0_combout\ = (!\bram_i|ram_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a3\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a2\ & !\bram_i|ram_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a3\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a2\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a1\,
	combout => \kurzor_ctrl_i|Equal4~0_combout\);

-- Location: LCCOMB_X14_Y14_N16
\kurzor_ctrl_i|present_st~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~19_combout\ = (!\kurzor_ctrl_i|Equal0~0_combout\ & (\kurzor_ctrl_i|present_st.data_check~q\ & \kurzor_ctrl_i|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|Equal0~0_combout\,
	datac => \kurzor_ctrl_i|present_st.data_check~q\,
	datad => \kurzor_ctrl_i|Equal4~0_combout\,
	combout => \kurzor_ctrl_i|present_st~19_combout\);

-- Location: FF_X14_Y14_N17
\kurzor_ctrl_i|present_st.pipe_insert\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~19_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.pipe_insert~q\);

-- Location: FF_X19_Y13_N3
\random_decoder_fifo_i|generate_random_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \kurzor_ctrl_i|present_st.pipe_insert~q\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_2~q\);

-- Location: LCCOMB_X21_Y16_N8
\random_decoder_fifo_i|generate_random_five[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[0]~12_combout\ = \random_decoder_fifo_i|generate_random_five\(0) $ (VCC)
-- \random_decoder_fifo_i|generate_random_five[0]~13\ = CARRY(\random_decoder_fifo_i|generate_random_five\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \random_decoder_fifo_i|generate_random_five\(0),
	datad => VCC,
	combout => \random_decoder_fifo_i|generate_random_five[0]~12_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[0]~13\);

-- Location: LCCOMB_X26_Y15_N30
\game_ctrl_i|WideOr10\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|WideOr10~combout\ = (\game_ctrl_i|present_st.level2_sc~q\) # (((\game_ctrl_i|present_st.level3_sc~q\) # (\game_ctrl_i|present_st.level4_sc~q\)) # (!\game_ctrl_i|present_st.level1_sc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.level2_sc~q\,
	datab => \game_ctrl_i|present_st.level1_sc~q\,
	datac => \game_ctrl_i|present_st.level3_sc~q\,
	datad => \game_ctrl_i|present_st.level4_sc~q\,
	combout => \game_ctrl_i|WideOr10~combout\);

-- Location: LCCOMB_X21_Y16_N18
\random_decoder_fifo_i|generate_random_five[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[5]~22_combout\ = (\random_decoder_fifo_i|generate_random_five\(5) & (!\random_decoder_fifo_i|generate_random_five[4]~21\)) # (!\random_decoder_fifo_i|generate_random_five\(5) & 
-- ((\random_decoder_fifo_i|generate_random_five[4]~21\) # (GND)))
-- \random_decoder_fifo_i|generate_random_five[5]~23\ = CARRY((!\random_decoder_fifo_i|generate_random_five[4]~21\) # (!\random_decoder_fifo_i|generate_random_five\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(5),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[4]~21\,
	combout => \random_decoder_fifo_i|generate_random_five[5]~22_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[5]~23\);

-- Location: LCCOMB_X21_Y16_N20
\random_decoder_fifo_i|generate_random_five[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[6]~25_combout\ = (\random_decoder_fifo_i|generate_random_five\(6) & (\random_decoder_fifo_i|generate_random_five[5]~23\ $ (GND))) # (!\random_decoder_fifo_i|generate_random_five\(6) & 
-- (!\random_decoder_fifo_i|generate_random_five[5]~23\ & VCC))
-- \random_decoder_fifo_i|generate_random_five[6]~26\ = CARRY((\random_decoder_fifo_i|generate_random_five\(6) & !\random_decoder_fifo_i|generate_random_five[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \random_decoder_fifo_i|generate_random_five\(6),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[5]~23\,
	combout => \random_decoder_fifo_i|generate_random_five[6]~25_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[6]~26\);

-- Location: FF_X21_Y16_N21
\random_decoder_fifo_i|generate_random_five[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[6]~25_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(6));

-- Location: LCCOMB_X21_Y16_N22
\random_decoder_fifo_i|generate_random_five[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[7]~27_combout\ = (\random_decoder_fifo_i|generate_random_five\(7) & (!\random_decoder_fifo_i|generate_random_five[6]~26\)) # (!\random_decoder_fifo_i|generate_random_five\(7) & 
-- ((\random_decoder_fifo_i|generate_random_five[6]~26\) # (GND)))
-- \random_decoder_fifo_i|generate_random_five[7]~28\ = CARRY((!\random_decoder_fifo_i|generate_random_five[6]~26\) # (!\random_decoder_fifo_i|generate_random_five\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(7),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[6]~26\,
	combout => \random_decoder_fifo_i|generate_random_five[7]~27_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[7]~28\);

-- Location: FF_X21_Y16_N23
\random_decoder_fifo_i|generate_random_five[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[7]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(7));

-- Location: LCCOMB_X21_Y16_N0
\random_decoder_fifo_i|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|Equal0~0_combout\ = (\random_decoder_fifo_i|generate_random_five\(7)) # ((\random_decoder_fifo_i|generate_random_five\(0)) # ((\random_decoder_fifo_i|generate_random_five\(3)) # (\random_decoder_fifo_i|generate_random_five\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(7),
	datab => \random_decoder_fifo_i|generate_random_five\(0),
	datac => \random_decoder_fifo_i|generate_random_five\(3),
	datad => \random_decoder_fifo_i|generate_random_five\(2),
	combout => \random_decoder_fifo_i|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y16_N24
\random_decoder_fifo_i|generate_random_five[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[8]~29_combout\ = (\random_decoder_fifo_i|generate_random_five\(8) & (\random_decoder_fifo_i|generate_random_five[7]~28\ $ (GND))) # (!\random_decoder_fifo_i|generate_random_five\(8) & 
-- (!\random_decoder_fifo_i|generate_random_five[7]~28\ & VCC))
-- \random_decoder_fifo_i|generate_random_five[8]~30\ = CARRY((\random_decoder_fifo_i|generate_random_five\(8) & !\random_decoder_fifo_i|generate_random_five[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \random_decoder_fifo_i|generate_random_five\(8),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[7]~28\,
	combout => \random_decoder_fifo_i|generate_random_five[8]~29_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[8]~30\);

-- Location: FF_X21_Y16_N25
\random_decoder_fifo_i|generate_random_five[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[8]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(8));

-- Location: LCCOMB_X21_Y16_N26
\random_decoder_fifo_i|generate_random_five[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[9]~31_combout\ = (\random_decoder_fifo_i|generate_random_five\(9) & (!\random_decoder_fifo_i|generate_random_five[8]~30\)) # (!\random_decoder_fifo_i|generate_random_five\(9) & 
-- ((\random_decoder_fifo_i|generate_random_five[8]~30\) # (GND)))
-- \random_decoder_fifo_i|generate_random_five[9]~32\ = CARRY((!\random_decoder_fifo_i|generate_random_five[8]~30\) # (!\random_decoder_fifo_i|generate_random_five\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(9),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[8]~30\,
	combout => \random_decoder_fifo_i|generate_random_five[9]~31_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[9]~32\);

-- Location: FF_X21_Y16_N27
\random_decoder_fifo_i|generate_random_five[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[9]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(9));

-- Location: LCCOMB_X21_Y16_N28
\random_decoder_fifo_i|generate_random_five[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[10]~33_combout\ = (\random_decoder_fifo_i|generate_random_five\(10) & (\random_decoder_fifo_i|generate_random_five[9]~32\ $ (GND))) # (!\random_decoder_fifo_i|generate_random_five\(10) & 
-- (!\random_decoder_fifo_i|generate_random_five[9]~32\ & VCC))
-- \random_decoder_fifo_i|generate_random_five[10]~34\ = CARRY((\random_decoder_fifo_i|generate_random_five\(10) & !\random_decoder_fifo_i|generate_random_five[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \random_decoder_fifo_i|generate_random_five\(10),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[9]~32\,
	combout => \random_decoder_fifo_i|generate_random_five[10]~33_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[10]~34\);

-- Location: FF_X21_Y16_N29
\random_decoder_fifo_i|generate_random_five[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[10]~33_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(10));

-- Location: LCCOMB_X21_Y16_N30
\random_decoder_fifo_i|generate_random_five[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[11]~35_combout\ = \random_decoder_fifo_i|generate_random_five\(11) $ (\random_decoder_fifo_i|generate_random_five[10]~34\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(11),
	cin => \random_decoder_fifo_i|generate_random_five[10]~34\,
	combout => \random_decoder_fifo_i|generate_random_five[11]~35_combout\);

-- Location: FF_X21_Y16_N31
\random_decoder_fifo_i|generate_random_five[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[11]~35_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(11));

-- Location: LCCOMB_X23_Y17_N10
\random_decoder_fifo_i|generate_random_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~8_combout\ = (!\random_decoder_fifo_i|generate_random_five\(1) & (!\random_decoder_fifo_i|generate_random_five\(10) & (!\random_decoder_fifo_i|generate_random_five\(4) & 
-- !\random_decoder_fifo_i|generate_random_five\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(1),
	datab => \random_decoder_fifo_i|generate_random_five\(10),
	datac => \random_decoder_fifo_i|generate_random_five\(4),
	datad => \random_decoder_fifo_i|generate_random_five\(9),
	combout => \random_decoder_fifo_i|generate_random_1~8_combout\);

-- Location: LCCOMB_X23_Y17_N12
\random_decoder_fifo_i|generate_random_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~9_combout\ = (!\random_decoder_fifo_i|generate_random_five\(11) & \random_decoder_fifo_i|generate_random_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(11),
	datad => \random_decoder_fifo_i|generate_random_1~8_combout\,
	combout => \random_decoder_fifo_i|generate_random_1~9_combout\);

-- Location: LCCOMB_X21_Y16_N2
\random_decoder_fifo_i|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|Equal0~1_combout\ = (\random_decoder_fifo_i|generate_random_five\(5)) # ((\random_decoder_fifo_i|generate_random_five\(8)) # (\random_decoder_fifo_i|generate_random_five\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(5),
	datab => \random_decoder_fifo_i|generate_random_five\(8),
	datad => \random_decoder_fifo_i|generate_random_five\(6),
	combout => \random_decoder_fifo_i|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y16_N4
\random_decoder_fifo_i|generate_random_five[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[11]~24_combout\ = (\game_ctrl_i|WideOr10~combout\) # ((!\random_decoder_fifo_i|Equal0~0_combout\ & (\random_decoder_fifo_i|generate_random_1~9_combout\ & !\random_decoder_fifo_i|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|Equal0~0_combout\,
	datab => \random_decoder_fifo_i|generate_random_1~9_combout\,
	datac => \game_ctrl_i|WideOr10~combout\,
	datad => \random_decoder_fifo_i|Equal0~1_combout\,
	combout => \random_decoder_fifo_i|generate_random_five[11]~24_combout\);

-- Location: FF_X21_Y16_N9
\random_decoder_fifo_i|generate_random_five[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[0]~12_combout\,
	asdata => \game_ctrl_i|WideOr10~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(0));

-- Location: LCCOMB_X21_Y16_N10
\random_decoder_fifo_i|generate_random_five[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[1]~14_combout\ = (\random_decoder_fifo_i|generate_random_five\(1) & (!\random_decoder_fifo_i|generate_random_five[0]~13\)) # (!\random_decoder_fifo_i|generate_random_five\(1) & 
-- ((\random_decoder_fifo_i|generate_random_five[0]~13\) # (GND)))
-- \random_decoder_fifo_i|generate_random_five[1]~15\ = CARRY((!\random_decoder_fifo_i|generate_random_five[0]~13\) # (!\random_decoder_fifo_i|generate_random_five\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(1),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[0]~13\,
	combout => \random_decoder_fifo_i|generate_random_five[1]~14_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[1]~15\);

-- Location: FF_X21_Y16_N11
\random_decoder_fifo_i|generate_random_five[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[1]~14_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(1));

-- Location: LCCOMB_X21_Y16_N12
\random_decoder_fifo_i|generate_random_five[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[2]~16_combout\ = (\random_decoder_fifo_i|generate_random_five\(2) & (\random_decoder_fifo_i|generate_random_five[1]~15\ $ (GND))) # (!\random_decoder_fifo_i|generate_random_five\(2) & 
-- (!\random_decoder_fifo_i|generate_random_five[1]~15\ & VCC))
-- \random_decoder_fifo_i|generate_random_five[2]~17\ = CARRY((\random_decoder_fifo_i|generate_random_five\(2) & !\random_decoder_fifo_i|generate_random_five[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(2),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[1]~15\,
	combout => \random_decoder_fifo_i|generate_random_five[2]~16_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[2]~17\);

-- Location: FF_X21_Y16_N13
\random_decoder_fifo_i|generate_random_five[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[2]~16_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(2));

-- Location: LCCOMB_X21_Y16_N14
\random_decoder_fifo_i|generate_random_five[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[3]~18_combout\ = (\random_decoder_fifo_i|generate_random_five\(3) & (!\random_decoder_fifo_i|generate_random_five[2]~17\)) # (!\random_decoder_fifo_i|generate_random_five\(3) & 
-- ((\random_decoder_fifo_i|generate_random_five[2]~17\) # (GND)))
-- \random_decoder_fifo_i|generate_random_five[3]~19\ = CARRY((!\random_decoder_fifo_i|generate_random_five[2]~17\) # (!\random_decoder_fifo_i|generate_random_five\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \random_decoder_fifo_i|generate_random_five\(3),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[2]~17\,
	combout => \random_decoder_fifo_i|generate_random_five[3]~18_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[3]~19\);

-- Location: FF_X21_Y16_N15
\random_decoder_fifo_i|generate_random_five[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[3]~18_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(3));

-- Location: LCCOMB_X21_Y16_N16
\random_decoder_fifo_i|generate_random_five[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_five[4]~20_combout\ = (\random_decoder_fifo_i|generate_random_five\(4) & (\random_decoder_fifo_i|generate_random_five[3]~19\ $ (GND))) # (!\random_decoder_fifo_i|generate_random_five\(4) & 
-- (!\random_decoder_fifo_i|generate_random_five[3]~19\ & VCC))
-- \random_decoder_fifo_i|generate_random_five[4]~21\ = CARRY((\random_decoder_fifo_i|generate_random_five\(4) & !\random_decoder_fifo_i|generate_random_five[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \random_decoder_fifo_i|generate_random_five\(4),
	datad => VCC,
	cin => \random_decoder_fifo_i|generate_random_five[3]~19\,
	combout => \random_decoder_fifo_i|generate_random_five[4]~20_combout\,
	cout => \random_decoder_fifo_i|generate_random_five[4]~21\);

-- Location: FF_X21_Y16_N17
\random_decoder_fifo_i|generate_random_five[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[4]~20_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(4));

-- Location: FF_X21_Y16_N19
\random_decoder_fifo_i|generate_random_five[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_five[5]~22_combout\,
	asdata => \~GND~combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => \random_decoder_fifo_i|generate_random_five[11]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_five\(5));

-- Location: LCCOMB_X23_Y17_N30
\random_decoder_fifo_i|generate_random_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~10_combout\ = (\random_decoder_fifo_i|generate_random_five\(0) & (\random_decoder_fifo_i|generate_random_five\(3) & (\random_decoder_fifo_i|generate_random_five\(7) & 
-- \random_decoder_fifo_i|generate_random_five\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(0),
	datab => \random_decoder_fifo_i|generate_random_five\(3),
	datac => \random_decoder_fifo_i|generate_random_five\(7),
	datad => \random_decoder_fifo_i|generate_random_five\(2),
	combout => \random_decoder_fifo_i|generate_random_1~10_combout\);

-- Location: LCCOMB_X23_Y17_N22
\random_decoder_fifo_i|generate_random_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~6_combout\ = (!\random_decoder_fifo_i|generate_random_five\(0) & (!\random_decoder_fifo_i|generate_random_five\(3) & (!\random_decoder_fifo_i|generate_random_five\(7) & 
-- \random_decoder_fifo_i|generate_random_five\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(0),
	datab => \random_decoder_fifo_i|generate_random_five\(3),
	datac => \random_decoder_fifo_i|generate_random_five\(7),
	datad => \random_decoder_fifo_i|generate_random_five\(1),
	combout => \random_decoder_fifo_i|generate_random_1~6_combout\);

-- Location: LCCOMB_X23_Y17_N28
\random_decoder_fifo_i|generate_random_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~5_combout\ = (\random_decoder_fifo_i|generate_random_five\(11) & (!\random_decoder_fifo_i|generate_random_five\(9) & (\random_decoder_fifo_i|generate_random_five\(4) & 
-- !\random_decoder_fifo_i|generate_random_five\(2)))) # (!\random_decoder_fifo_i|generate_random_five\(11) & (\random_decoder_fifo_i|generate_random_five\(9) & (!\random_decoder_fifo_i|generate_random_five\(4) & 
-- \random_decoder_fifo_i|generate_random_five\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(11),
	datab => \random_decoder_fifo_i|generate_random_five\(9),
	datac => \random_decoder_fifo_i|generate_random_five\(4),
	datad => \random_decoder_fifo_i|generate_random_five\(2),
	combout => \random_decoder_fifo_i|generate_random_1~5_combout\);

-- Location: LCCOMB_X23_Y17_N16
\random_decoder_fifo_i|generate_random_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~7_combout\ = (\random_decoder_fifo_i|generate_random_1~6_combout\ & (\random_decoder_fifo_i|generate_random_1~5_combout\ & \random_decoder_fifo_i|generate_random_five\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_1~6_combout\,
	datab => \random_decoder_fifo_i|generate_random_1~5_combout\,
	datac => \random_decoder_fifo_i|generate_random_five\(10),
	combout => \random_decoder_fifo_i|generate_random_1~7_combout\);

-- Location: LCCOMB_X23_Y17_N26
\random_decoder_fifo_i|generate_random_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~4_combout\ = (\random_decoder_fifo_i|generate_random_five\(6) & !\random_decoder_fifo_i|generate_random_five\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \random_decoder_fifo_i|generate_random_five\(6),
	datad => \random_decoder_fifo_i|generate_random_five\(8),
	combout => \random_decoder_fifo_i|generate_random_1~4_combout\);

-- Location: LCCOMB_X23_Y17_N0
\random_decoder_fifo_i|generate_random_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~11_combout\ = (\random_decoder_fifo_i|generate_random_1~4_combout\ & ((\random_decoder_fifo_i|generate_random_1~7_combout\) # ((\random_decoder_fifo_i|generate_random_1~10_combout\ & 
-- \random_decoder_fifo_i|generate_random_1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_1~10_combout\,
	datab => \random_decoder_fifo_i|generate_random_1~7_combout\,
	datac => \random_decoder_fifo_i|generate_random_1~4_combout\,
	datad => \random_decoder_fifo_i|generate_random_1~9_combout\,
	combout => \random_decoder_fifo_i|generate_random_1~11_combout\);

-- Location: LCCOMB_X23_Y17_N6
\random_decoder_fifo_i|generate_random_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~2_combout\ = (!\random_decoder_fifo_i|generate_random_five\(6) & (\random_decoder_fifo_i|generate_random_five\(7) & (!\random_decoder_fifo_i|generate_random_five\(3) & 
-- !\random_decoder_fifo_i|generate_random_five\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(6),
	datab => \random_decoder_fifo_i|generate_random_five\(7),
	datac => \random_decoder_fifo_i|generate_random_five\(3),
	datad => \random_decoder_fifo_i|generate_random_five\(1),
	combout => \random_decoder_fifo_i|generate_random_1~2_combout\);

-- Location: LCCOMB_X23_Y17_N18
\random_decoder_fifo_i|generate_random_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~0_combout\ = (\random_decoder_fifo_i|generate_random_five\(0) & ((\random_decoder_fifo_i|generate_random_five\(4)) # (\random_decoder_fifo_i|generate_random_five\(2)))) # 
-- (!\random_decoder_fifo_i|generate_random_five\(0) & (\random_decoder_fifo_i|generate_random_five\(4) & \random_decoder_fifo_i|generate_random_five\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(0),
	datac => \random_decoder_fifo_i|generate_random_five\(4),
	datad => \random_decoder_fifo_i|generate_random_five\(2),
	combout => \random_decoder_fifo_i|generate_random_1~0_combout\);

-- Location: LCCOMB_X23_Y17_N20
\random_decoder_fifo_i|generate_random_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~1_combout\ = (\random_decoder_fifo_i|generate_random_five\(9) & (\random_decoder_fifo_i|generate_random_five\(10) & (\random_decoder_fifo_i|generate_random_five\(0) & 
-- !\random_decoder_fifo_i|generate_random_1~0_combout\))) # (!\random_decoder_fifo_i|generate_random_five\(9) & (!\random_decoder_fifo_i|generate_random_five\(10) & (!\random_decoder_fifo_i|generate_random_five\(0) & 
-- \random_decoder_fifo_i|generate_random_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(9),
	datab => \random_decoder_fifo_i|generate_random_five\(10),
	datac => \random_decoder_fifo_i|generate_random_five\(0),
	datad => \random_decoder_fifo_i|generate_random_1~0_combout\,
	combout => \random_decoder_fifo_i|generate_random_1~1_combout\);

-- Location: LCCOMB_X23_Y17_N24
\random_decoder_fifo_i|generate_random_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~3_combout\ = (\random_decoder_fifo_i|generate_random_1~2_combout\ & (\random_decoder_fifo_i|generate_random_1~1_combout\ & (\random_decoder_fifo_i|generate_random_five\(8) & 
-- \random_decoder_fifo_i|generate_random_five\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_1~2_combout\,
	datab => \random_decoder_fifo_i|generate_random_1~1_combout\,
	datac => \random_decoder_fifo_i|generate_random_five\(8),
	datad => \random_decoder_fifo_i|generate_random_five\(11),
	combout => \random_decoder_fifo_i|generate_random_1~3_combout\);

-- Location: LCCOMB_X23_Y17_N8
\random_decoder_fifo_i|generate_random_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random_1~12_combout\ = (\random_decoder_fifo_i|generate_random_five\(5) & (!\game_ctrl_i|WideOr10~combout\ & ((\random_decoder_fifo_i|generate_random_1~11_combout\) # (\random_decoder_fifo_i|generate_random_1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|generate_random_five\(5),
	datab => \game_ctrl_i|WideOr10~combout\,
	datac => \random_decoder_fifo_i|generate_random_1~11_combout\,
	datad => \random_decoder_fifo_i|generate_random_1~3_combout\,
	combout => \random_decoder_fifo_i|generate_random_1~12_combout\);

-- Location: FF_X23_Y17_N9
\random_decoder_fifo_i|generate_random_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|generate_random_1~12_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|generate_random_1~q\);

-- Location: LCCOMB_X24_Y16_N2
\random_decoder_fifo_i|generate_random\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|generate_random~combout\ = (\random_decoder_fifo_i|generate_random_2~q\) # (\random_decoder_fifo_i|generate_random_1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \random_decoder_fifo_i|generate_random_2~q\,
	datad => \random_decoder_fifo_i|generate_random_1~q\,
	combout => \random_decoder_fifo_i|generate_random~combout\);

-- Location: FF_X23_Y18_N27
\random_decoder_fifo_i|random_generator_i|RANDOM_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT[0]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|generate_random~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0));

-- Location: LCCOMB_X23_Y18_N20
\random_decoder_fifo_i|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \random_decoder_fifo_i|Mux5~0_combout\ = (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3) & ((\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & (\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0) & 
-- \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1))) # (!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2) & ((!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1)))))) # (!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3) & 
-- (((!\random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(0),
	datab => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(3),
	datac => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(2),
	datad => \random_decoder_fifo_i|random_generator_i|RANDOM_OUT\(1),
	combout => \random_decoder_fifo_i|Mux5~0_combout\);

-- Location: FF_X23_Y18_N21
\random_decoder_fifo_i|komp0_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \random_decoder_fifo_i|Mux5~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp0_sig\(0));

-- Location: FF_X24_Y16_N13
\random_decoder_fifo_i|komp1_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp0_sig\(0),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp1_sig\(0));

-- Location: FF_X24_Y16_N17
\random_decoder_fifo_i|komp2_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp1_sig\(0),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp2_sig\(0));

-- Location: FF_X24_Y16_N27
\random_decoder_fifo_i|komp3_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp2_sig\(0),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp3_sig\(0));

-- Location: FF_X24_Y16_N29
\random_decoder_fifo_i|komp4_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \random_decoder_fifo_i|komp3_sig\(0),
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \random_decoder_fifo_i|random_generator_i|ENABLE_OUT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \random_decoder_fifo_i|komp4_sig\(0));

-- Location: LCCOMB_X7_Y17_N2
\wtr_ctrl_i|s_cell_out~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_out~45_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\mem_hub_i|DIN[0]~29_combout\ & \reset_sync_i|reset_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \mem_hub_i|DIN[0]~29_combout\,
	datad => \reset_sync_i|reset_reg~q\,
	combout => \wtr_ctrl_i|s_cell_out~45_combout\);

-- Location: FF_X7_Y17_N3
\wtr_ctrl_i|s_cell_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_out~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_out\(0));

-- Location: LCCOMB_X7_Y17_N4
\mem_hub_i|DIN[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[0]~29_combout\ = (\wtr_ctrl_i|present_state.m17~q\ & (\wtr_ctrl_i|s_cell_in\(0))) # (!\wtr_ctrl_i|present_state.m17~q\ & ((\wtr_ctrl_i|s_cell_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|present_state.m17~q\,
	datac => \wtr_ctrl_i|s_cell_in\(0),
	datad => \wtr_ctrl_i|s_cell_out\(0),
	combout => \mem_hub_i|DIN[0]~29_combout\);

-- Location: LCCOMB_X7_Y17_N6
\mem_hub_i|DIN[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem_hub_i|DIN[0]~30_combout\ = (\mem_hub_i|DIN[0]~47_combout\ & ((\kurzor_ctrl_i|EN~0_combout\ & (\random_decoder_fifo_i|komp4_sig\(0))) # (!\kurzor_ctrl_i|EN~0_combout\ & ((\mem_hub_i|DIN[0]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|EN~0_combout\,
	datab => \random_decoder_fifo_i|komp4_sig\(0),
	datac => \mem_hub_i|DIN[0]~29_combout\,
	datad => \mem_hub_i|DIN[0]~47_combout\,
	combout => \mem_hub_i|DIN[0]~30_combout\);

-- Location: LCCOMB_X21_Y17_N8
\wtr_ctrl_i|s_cell_in~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|s_cell_in~8_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (\reset_sync_i|reset_reg~q\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \reset_sync_i|reset_reg~q\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a9\,
	combout => \wtr_ctrl_i|s_cell_in~8_combout\);

-- Location: FF_X21_Y17_N9
\wtr_ctrl_i|s_cell_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|s_cell_in~8_combout\,
	ena => \wtr_ctrl_i|s_cell_in[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|s_cell_in\(9));

-- Location: LCCOMB_X18_Y16_N30
\wtr_ctrl_i|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Mux2~0_combout\ = (!\wtr_ctrl_i|s_cell_in\(3) & (!\wtr_ctrl_i|s_cell_in\(2) & ((\wtr_ctrl_i|s_cell_in\(0)) # (\wtr_ctrl_i|s_cell_in\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(0),
	datab => \wtr_ctrl_i|s_cell_in\(3),
	datac => \wtr_ctrl_i|s_cell_in\(1),
	datad => \wtr_ctrl_i|s_cell_in\(2),
	combout => \wtr_ctrl_i|Mux2~0_combout\);

-- Location: LCCOMB_X18_Y16_N8
\wtr_ctrl_i|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~2_combout\ = (\wtr_ctrl_i|Mux2~0_combout\ & (\wtr_ctrl_i|present_state.m16~q\ & (!\wtr_ctrl_i|Mux0~1_combout\))) # (!\wtr_ctrl_i|Mux2~0_combout\ & ((\wtr_ctrl_i|present_state.m2~q\) # ((\wtr_ctrl_i|present_state.m16~q\ & 
-- !\wtr_ctrl_i|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Mux2~0_combout\,
	datab => \wtr_ctrl_i|present_state.m16~q\,
	datac => \wtr_ctrl_i|Mux0~1_combout\,
	datad => \wtr_ctrl_i|present_state.m2~q\,
	combout => \wtr_ctrl_i|Selector19~2_combout\);

-- Location: LCCOMB_X18_Y16_N26
\wtr_ctrl_i|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~3_combout\ = (\wtr_ctrl_i|present_state.m3~q\) # ((\wtr_ctrl_i|Selector19~2_combout\) # ((!\wtr_ctrl_i|s_cell_in\(9) & \wtr_ctrl_i|present_state.m8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(9),
	datab => \wtr_ctrl_i|present_state.m3~q\,
	datac => \wtr_ctrl_i|Selector19~2_combout\,
	datad => \wtr_ctrl_i|present_state.m8~q\,
	combout => \wtr_ctrl_i|Selector19~3_combout\);

-- Location: LCCOMB_X24_Y14_N12
\wtr_ctrl_i|Selector19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~5_combout\ = (!\wtr_ctrl_i|Equal4~0_combout\ & ((\wtr_ctrl_i|Selector19~4_combout\) # ((\wtr_ctrl_i|s_cell_in\(6) & \wtr_ctrl_i|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|s_cell_in\(6),
	datab => \wtr_ctrl_i|Equal8~0_combout\,
	datac => \wtr_ctrl_i|Equal4~0_combout\,
	datad => \wtr_ctrl_i|Selector19~4_combout\,
	combout => \wtr_ctrl_i|Selector19~5_combout\);

-- Location: LCCOMB_X24_Y14_N14
\wtr_ctrl_i|Selector19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~6_combout\ = (!\wtr_ctrl_i|Equal5~0_combout\ & (((!\wtr_ctrl_i|adr_yn_1\(3)) # (!\wtr_ctrl_i|Equal7~0_combout\)) # (!\wtr_ctrl_i|adr_yn_1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(2),
	datab => \wtr_ctrl_i|Equal7~0_combout\,
	datac => \wtr_ctrl_i|adr_yn_1\(3),
	datad => \wtr_ctrl_i|Equal5~0_combout\,
	combout => \wtr_ctrl_i|Selector19~6_combout\);

-- Location: LCCOMB_X24_Y14_N8
\wtr_ctrl_i|Selector19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~7_combout\ = (\wtr_ctrl_i|Selector19~6_combout\ & ((\wtr_ctrl_i|Equal4~0_combout\ & ((\wtr_ctrl_i|LessThan4~2_combout\))) # (!\wtr_ctrl_i|Equal4~0_combout\ & (\wtr_ctrl_i|s_cell_in\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datab => \wtr_ctrl_i|s_cell_in\(7),
	datac => \wtr_ctrl_i|Selector19~6_combout\,
	datad => \wtr_ctrl_i|LessThan4~2_combout\,
	combout => \wtr_ctrl_i|Selector19~7_combout\);

-- Location: LCCOMB_X24_Y14_N2
\wtr_ctrl_i|Selector19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~8_combout\ = (\wtr_ctrl_i|Selector19~7_combout\) # ((\wtr_ctrl_i|Equal4~0_combout\ & (!\wtr_ctrl_i|LessThan4~2_combout\ & \wtr_ctrl_i|next_state~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datab => \wtr_ctrl_i|LessThan4~2_combout\,
	datac => \wtr_ctrl_i|Selector19~7_combout\,
	datad => \wtr_ctrl_i|next_state~4_combout\,
	combout => \wtr_ctrl_i|Selector19~8_combout\);

-- Location: LCCOMB_X24_Y14_N28
\wtr_ctrl_i|Selector19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~9_combout\ = (\wtr_ctrl_i|Equal4~0_combout\) # ((\wtr_ctrl_i|Equal5~0_combout\) # (!\wtr_ctrl_i|s_cell_in\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datac => \wtr_ctrl_i|s_cell_in\(7),
	datad => \wtr_ctrl_i|Equal5~0_combout\,
	combout => \wtr_ctrl_i|Selector19~9_combout\);

-- Location: LCCOMB_X24_Y14_N16
\wtr_ctrl_i|Selector19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~10_combout\ = (\wtr_ctrl_i|Selector19~5_combout\) # ((\wtr_ctrl_i|Selector19~8_combout\) # ((\wtr_ctrl_i|process_1~0_combout\ & \wtr_ctrl_i|Selector19~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector19~5_combout\,
	datab => \wtr_ctrl_i|Selector19~8_combout\,
	datac => \wtr_ctrl_i|process_1~0_combout\,
	datad => \wtr_ctrl_i|Selector19~9_combout\,
	combout => \wtr_ctrl_i|Selector19~10_combout\);

-- Location: LCCOMB_X24_Y14_N18
\wtr_ctrl_i|Selector19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector19~14_combout\ = (\wtr_ctrl_i|Selector19~3_combout\) # (((\wtr_ctrl_i|present_state.m7~q\ & \wtr_ctrl_i|Selector19~10_combout\)) # (!\wtr_ctrl_i|Selector19~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector19~3_combout\,
	datab => \wtr_ctrl_i|Selector19~13_combout\,
	datac => \wtr_ctrl_i|present_state.m7~q\,
	datad => \wtr_ctrl_i|Selector19~10_combout\,
	combout => \wtr_ctrl_i|Selector19~14_combout\);

-- Location: FF_X24_Y14_N19
\wtr_ctrl_i|present_state.m3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector19~14_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m3~q\);

-- Location: LCCOMB_X26_Y15_N2
\game_ctrl_i|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector1~0_combout\ = (!\wtr_ctrl_i|present_state.m3~q\ & !\wtr_ctrl_i|present_state.m9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|present_state.m3~q\,
	datac => \wtr_ctrl_i|present_state.m9~q\,
	combout => \game_ctrl_i|Selector1~0_combout\);

-- Location: LCCOMB_X26_Y15_N20
\game_ctrl_i|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector5~0_combout\ = (\game_ctrl_i|present_st.level3_sc~q\ & ((\ps2_i|rised2|VYSTUP~q\) # ((\game_ctrl_i|present_st.level3~q\ & \game_ctrl_i|Selector1~0_combout\)))) # (!\game_ctrl_i|present_st.level3_sc~q\ & 
-- (((\game_ctrl_i|present_st.level3~q\ & \game_ctrl_i|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.level3_sc~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level3~q\,
	datad => \game_ctrl_i|Selector1~0_combout\,
	combout => \game_ctrl_i|Selector5~0_combout\);

-- Location: FF_X26_Y15_N21
\game_ctrl_i|present_st.level3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector5~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level3~q\);

-- Location: LCCOMB_X26_Y15_N26
\game_ctrl_i|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector6~0_combout\ = (\wtr_ctrl_i|present_state.m9~q\ & ((\game_ctrl_i|present_st.level3~q\) # ((!\ps2_i|rised2|VYSTUP~q\ & \game_ctrl_i|present_st.level4_sc~q\)))) # (!\wtr_ctrl_i|present_state.m9~q\ & (!\ps2_i|rised2|VYSTUP~q\ & 
-- (\game_ctrl_i|present_st.level4_sc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m9~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level4_sc~q\,
	datad => \game_ctrl_i|present_st.level3~q\,
	combout => \game_ctrl_i|Selector6~0_combout\);

-- Location: FF_X26_Y15_N27
\game_ctrl_i|present_st.level4_sc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector6~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level4_sc~q\);

-- Location: LCCOMB_X26_Y15_N4
\game_ctrl_i|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|WideOr11~0_combout\ = (\game_ctrl_i|present_st.level2_sc~q\) # ((\game_ctrl_i|present_st.level3_sc~q\) # (\game_ctrl_i|present_st.level4_sc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.level2_sc~q\,
	datab => \game_ctrl_i|present_st.level3_sc~q\,
	datac => \game_ctrl_i|present_st.level4_sc~q\,
	combout => \game_ctrl_i|WideOr11~0_combout\);

-- Location: LCCOMB_X13_Y10_N12
\kurzor_ctrl_i|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|Equal0~0_combout\ = (!\game_ctrl_i|WideOr11~0_combout\ & (\game_ctrl_i|WideOr13~combout\ & !\game_ctrl_i|WideOr12~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|WideOr11~0_combout\,
	datac => \game_ctrl_i|WideOr13~combout\,
	datad => \game_ctrl_i|WideOr12~combout\,
	combout => \kurzor_ctrl_i|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y10_N30
\kurzor_ctrl_i|present_st~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~26_combout\ = (!\kurzor_ctrl_i|Equal0~0_combout\ & ((\kurzor_ctrl_i|present_st.reset_memory~q\) # (!\kurzor_ctrl_i|Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|Equal5~1_combout\,
	datac => \kurzor_ctrl_i|present_st.reset_memory~q\,
	datad => \kurzor_ctrl_i|Equal0~0_combout\,
	combout => \kurzor_ctrl_i|present_st~26_combout\);

-- Location: FF_X13_Y10_N31
\kurzor_ctrl_i|present_st.reset_memory\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~26_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.reset_memory~q\);

-- Location: LCCOMB_X13_Y10_N0
\kurzor_ctrl_i|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|WideOr0~0_combout\ = (\kurzor_ctrl_i|present_st.reset_memory~q\ & (!\kurzor_ctrl_i|present_st.lvl3_gen~q\ & (!\kurzor_ctrl_i|present_st.lvl4_gen~q\ & !\kurzor_ctrl_i|present_st.lvl2_gen~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|present_st.reset_memory~q\,
	datab => \kurzor_ctrl_i|present_st.lvl3_gen~q\,
	datac => \kurzor_ctrl_i|present_st.lvl4_gen~q\,
	datad => \kurzor_ctrl_i|present_st.lvl2_gen~q\,
	combout => \kurzor_ctrl_i|WideOr0~0_combout\);

-- Location: LCCOMB_X13_Y10_N18
\kurzor_ctrl_i|present_st~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~16_combout\ = (\kurzor_ctrl_i|present_st.pipe_insert~q\) # ((!\kurzor_ctrl_i|WideOr0~0_combout\ & !\kurzor_ctrl_i|Equal5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|WideOr0~0_combout\,
	datac => \kurzor_ctrl_i|Equal5~1_combout\,
	datad => \kurzor_ctrl_i|present_st.pipe_insert~q\,
	combout => \kurzor_ctrl_i|present_st~16_combout\);

-- Location: LCCOMB_X13_Y10_N4
\kurzor_ctrl_i|present_st~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~15_combout\ = (\kurzor_ctrl_i|present_st~14_combout\ & (((\game_ctrl_i|WideOr12~combout\ & !\game_ctrl_i|WideOr13~combout\)) # (!\game_ctrl_i|WideOr11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr12~combout\,
	datab => \game_ctrl_i|WideOr13~combout\,
	datac => \kurzor_ctrl_i|present_st~14_combout\,
	datad => \game_ctrl_i|WideOr11~0_combout\,
	combout => \kurzor_ctrl_i|present_st~15_combout\);

-- Location: LCCOMB_X13_Y10_N8
\kurzor_ctrl_i|present_st~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~17_combout\ = (!\kurzor_ctrl_i|Equal0~0_combout\ & ((\kurzor_ctrl_i|present_st~16_combout\) # (\kurzor_ctrl_i|present_st~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|present_st~16_combout\,
	datac => \kurzor_ctrl_i|present_st~15_combout\,
	datad => \kurzor_ctrl_i|Equal0~0_combout\,
	combout => \kurzor_ctrl_i|present_st~17_combout\);

-- Location: FF_X13_Y10_N9
\kurzor_ctrl_i|present_st.wait_on_key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~17_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.wait_on_key~q\);

-- Location: LCCOMB_X14_Y14_N26
\kurzor_ctrl_i|present_st~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~18_combout\ = (\ps2_i|rised5|VYSTUP~q\ & (\game_ctrl_i|WideOr14~0_combout\ & (\kurzor_ctrl_i|present_st.wait_on_key~q\ & !\kurzor_ctrl_i|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ps2_i|rised5|VYSTUP~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \kurzor_ctrl_i|present_st.wait_on_key~q\,
	datad => \kurzor_ctrl_i|Equal0~0_combout\,
	combout => \kurzor_ctrl_i|present_st~18_combout\);

-- Location: FF_X14_Y14_N27
\kurzor_ctrl_i|present_st.read_cell_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~18_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.read_cell_data~q\);

-- Location: LCCOMB_X14_Y14_N8
\kurzor_ctrl_i|present_st~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|present_st~12_combout\ = (\kurzor_ctrl_i|present_st.read_cell_data~q\ & ((\game_ctrl_i|WideOr12~combout\) # ((\game_ctrl_i|WideOr11~0_combout\) # (!\game_ctrl_i|WideOr13~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|present_st.read_cell_data~q\,
	datab => \game_ctrl_i|WideOr12~combout\,
	datac => \game_ctrl_i|WideOr13~combout\,
	datad => \game_ctrl_i|WideOr11~0_combout\,
	combout => \kurzor_ctrl_i|present_st~12_combout\);

-- Location: FF_X14_Y14_N9
\kurzor_ctrl_i|present_st.data_check\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \kurzor_ctrl_i|present_st~12_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kurzor_ctrl_i|present_st.data_check~q\);

-- Location: LCCOMB_X14_Y14_N14
\kurzor_ctrl_i|EN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kurzor_ctrl_i|EN~0_combout\ = (!\kurzor_ctrl_i|present_st.data_check~q\ & !\kurzor_ctrl_i|present_st.wait_on_key~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \kurzor_ctrl_i|present_st.data_check~q\,
	datac => \kurzor_ctrl_i|present_st.wait_on_key~q\,
	combout => \kurzor_ctrl_i|EN~0_combout\);

-- Location: LCCOMB_X17_Y14_N28
\wtr_ctrl_i|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector26~1_combout\ = (\wtr_ctrl_i|Selector26~0_combout\ & ((\wtr_ctrl_i|present_state.m18~q\) # ((\wtr_ctrl_i|present_state.m19~q\ & \kurzor_ctrl_i|EN~0_combout\)))) # (!\wtr_ctrl_i|Selector26~0_combout\ & 
-- (((\wtr_ctrl_i|present_state.m19~q\ & \kurzor_ctrl_i|EN~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector26~0_combout\,
	datab => \wtr_ctrl_i|present_state.m18~q\,
	datac => \wtr_ctrl_i|present_state.m19~q\,
	datad => \kurzor_ctrl_i|EN~0_combout\,
	combout => \wtr_ctrl_i|Selector26~1_combout\);

-- Location: FF_X17_Y14_N29
\wtr_ctrl_i|present_state.m19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector26~1_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m19~q\);

-- Location: LCCOMB_X10_Y10_N6
\wtr_ctrl_i|wtr_clk_unit|counter_p[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~26_combout\ = \wtr_ctrl_i|wtr_clk_unit|counter_p\(0) $ (VCC)
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~27\ = CARRY(\wtr_ctrl_i|wtr_clk_unit|counter_p\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(0),
	datad => VCC,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~26_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~27\);

-- Location: FF_X10_Y10_N7
\wtr_ctrl_i|wtr_clk_unit|counter_p[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~26_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(0));

-- Location: LCCOMB_X10_Y10_N8
\wtr_ctrl_i|wtr_clk_unit|counter_p[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~28_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(1) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[0]~27\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(1) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[0]~27\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~29\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[0]~27\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(1),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[0]~27\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~28_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~29\);

-- Location: FF_X10_Y10_N9
\wtr_ctrl_i|wtr_clk_unit|counter_p[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~28_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(1));

-- Location: LCCOMB_X10_Y10_N10
\wtr_ctrl_i|wtr_clk_unit|counter_p[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~30_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(2) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[1]~29\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(2) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[1]~29\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~31\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(2) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(2),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[1]~29\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~30_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~31\);

-- Location: FF_X10_Y10_N11
\wtr_ctrl_i|wtr_clk_unit|counter_p[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~30_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(2));

-- Location: LCCOMB_X10_Y10_N12
\wtr_ctrl_i|wtr_clk_unit|counter_p[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~32_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(3) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[2]~31\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(3) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[2]~31\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~33\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[2]~31\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(3),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[2]~31\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~32_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~33\);

-- Location: FF_X10_Y10_N13
\wtr_ctrl_i|wtr_clk_unit|counter_p[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~32_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(3));

-- Location: LCCOMB_X10_Y10_N14
\wtr_ctrl_i|wtr_clk_unit|counter_p[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~34_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(4) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[3]~33\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(4) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[3]~33\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~35\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(4) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(4),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[3]~33\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~34_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~35\);

-- Location: FF_X10_Y10_N15
\wtr_ctrl_i|wtr_clk_unit|counter_p[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~34_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(4));

-- Location: LCCOMB_X10_Y10_N16
\wtr_ctrl_i|wtr_clk_unit|counter_p[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~36_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(5) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[4]~35\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(5) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[4]~35\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~37\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[4]~35\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(5),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[4]~35\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~36_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~37\);

-- Location: FF_X10_Y10_N17
\wtr_ctrl_i|wtr_clk_unit|counter_p[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~36_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(5));

-- Location: LCCOMB_X10_Y10_N18
\wtr_ctrl_i|wtr_clk_unit|counter_p[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~38_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(6) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[5]~37\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(6) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[5]~37\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~39\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(6) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(6),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[5]~37\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~38_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~39\);

-- Location: FF_X10_Y10_N19
\wtr_ctrl_i|wtr_clk_unit|counter_p[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~38_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(6));

-- Location: LCCOMB_X10_Y10_N20
\wtr_ctrl_i|wtr_clk_unit|counter_p[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~40_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(7) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[6]~39\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(7) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[6]~39\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~41\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[6]~39\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(7),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[6]~39\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~40_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~41\);

-- Location: FF_X10_Y10_N21
\wtr_ctrl_i|wtr_clk_unit|counter_p[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~40_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(7));

-- Location: LCCOMB_X10_Y10_N22
\wtr_ctrl_i|wtr_clk_unit|counter_p[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~42_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(8) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[7]~41\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(8) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[7]~41\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~43\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(8) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(8),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[7]~41\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~42_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~43\);

-- Location: FF_X10_Y10_N23
\wtr_ctrl_i|wtr_clk_unit|counter_p[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~42_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(8));

-- Location: LCCOMB_X10_Y10_N24
\wtr_ctrl_i|wtr_clk_unit|counter_p[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~44_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(9) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[8]~43\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(9) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[8]~43\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~45\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[8]~43\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(9),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[8]~43\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~44_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~45\);

-- Location: FF_X10_Y10_N25
\wtr_ctrl_i|wtr_clk_unit|counter_p[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~44_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(9));

-- Location: LCCOMB_X10_Y10_N26
\wtr_ctrl_i|wtr_clk_unit|counter_p[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~46_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(10) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[9]~45\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(10) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[9]~45\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~47\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(10) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(10),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[9]~45\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~46_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~47\);

-- Location: FF_X10_Y10_N27
\wtr_ctrl_i|wtr_clk_unit|counter_p[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~46_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(10));

-- Location: LCCOMB_X10_Y10_N28
\wtr_ctrl_i|wtr_clk_unit|counter_p[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~48_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(11) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[10]~47\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(11) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[10]~47\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~49\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[10]~47\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(11),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[10]~47\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~48_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~49\);

-- Location: FF_X10_Y10_N29
\wtr_ctrl_i|wtr_clk_unit|counter_p[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~48_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(11));

-- Location: LCCOMB_X10_Y10_N30
\wtr_ctrl_i|wtr_clk_unit|counter_p[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~50_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(12) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[11]~49\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(12) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[11]~49\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~51\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(12) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(12),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[11]~49\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~50_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~51\);

-- Location: FF_X10_Y10_N31
\wtr_ctrl_i|wtr_clk_unit|counter_p[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~50_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(12));

-- Location: LCCOMB_X10_Y9_N0
\wtr_ctrl_i|wtr_clk_unit|counter_p[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~52_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(13) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[12]~51\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(13) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[12]~51\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~53\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[12]~51\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(13),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[12]~51\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~52_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~53\);

-- Location: FF_X10_Y9_N1
\wtr_ctrl_i|wtr_clk_unit|counter_p[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~52_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(13));

-- Location: LCCOMB_X10_Y9_N2
\wtr_ctrl_i|wtr_clk_unit|counter_p[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~54_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(14) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[13]~53\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(14) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[13]~53\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~55\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(14) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(14),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[13]~53\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~54_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~55\);

-- Location: FF_X10_Y9_N3
\wtr_ctrl_i|wtr_clk_unit|counter_p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~54_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(14));

-- Location: LCCOMB_X10_Y9_N4
\wtr_ctrl_i|wtr_clk_unit|counter_p[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~56_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(15) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[14]~55\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(15) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[14]~55\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~57\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[14]~55\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(15),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[14]~55\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~56_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~57\);

-- Location: FF_X10_Y9_N5
\wtr_ctrl_i|wtr_clk_unit|counter_p[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~56_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(15));

-- Location: LCCOMB_X10_Y9_N6
\wtr_ctrl_i|wtr_clk_unit|counter_p[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~58_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(16) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[15]~57\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(16) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[15]~57\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~59\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(16) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(16),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[15]~57\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~58_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~59\);

-- Location: FF_X10_Y9_N7
\wtr_ctrl_i|wtr_clk_unit|counter_p[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~58_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(16));

-- Location: LCCOMB_X10_Y9_N8
\wtr_ctrl_i|wtr_clk_unit|counter_p[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~60_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(17) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[16]~59\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(17) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[16]~59\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~61\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[16]~59\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(17),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[16]~59\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~60_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~61\);

-- Location: FF_X10_Y9_N9
\wtr_ctrl_i|wtr_clk_unit|counter_p[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~60_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(17));

-- Location: LCCOMB_X10_Y9_N10
\wtr_ctrl_i|wtr_clk_unit|counter_p[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~62_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(18) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[17]~61\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(18) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[17]~61\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~63\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(18) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(18),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[17]~61\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~62_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~63\);

-- Location: FF_X10_Y9_N11
\wtr_ctrl_i|wtr_clk_unit|counter_p[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~62_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(18));

-- Location: LCCOMB_X10_Y9_N12
\wtr_ctrl_i|wtr_clk_unit|counter_p[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~64_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(19) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[18]~63\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(19) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[18]~63\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~65\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[18]~63\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(19),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[18]~63\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~64_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~65\);

-- Location: FF_X10_Y9_N13
\wtr_ctrl_i|wtr_clk_unit|counter_p[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~64_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(19));

-- Location: LCCOMB_X10_Y9_N26
\wtr_ctrl_i|wtr_clk_unit|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~5_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(18) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(19) & (\wtr_ctrl_i|wtr_clk_unit|counter_p\(17) & \wtr_ctrl_i|wtr_clk_unit|counter_p\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(18),
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(19),
	datac => \wtr_ctrl_i|wtr_clk_unit|counter_p\(17),
	datad => \wtr_ctrl_i|wtr_clk_unit|counter_p\(16),
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~5_combout\);

-- Location: LCCOMB_X10_Y9_N14
\wtr_ctrl_i|wtr_clk_unit|counter_p[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~66_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(20) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[19]~65\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(20) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[19]~65\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~67\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(20) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(20),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[19]~65\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~66_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~67\);

-- Location: FF_X10_Y9_N15
\wtr_ctrl_i|wtr_clk_unit|counter_p[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~66_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(20));

-- Location: LCCOMB_X10_Y9_N16
\wtr_ctrl_i|wtr_clk_unit|counter_p[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~68_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(21) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[20]~67\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(21) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[20]~67\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~69\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[20]~67\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(21),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[20]~67\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~68_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~69\);

-- Location: FF_X10_Y9_N17
\wtr_ctrl_i|wtr_clk_unit|counter_p[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~68_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(21));

-- Location: LCCOMB_X10_Y9_N18
\wtr_ctrl_i|wtr_clk_unit|counter_p[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~70_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(22) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[21]~69\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(22) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[21]~69\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~71\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(22) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(22),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[21]~69\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~70_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~71\);

-- Location: FF_X10_Y9_N19
\wtr_ctrl_i|wtr_clk_unit|counter_p[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~70_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(22));

-- Location: LCCOMB_X10_Y9_N20
\wtr_ctrl_i|wtr_clk_unit|counter_p[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~72_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(23) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[22]~71\)) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(23) & ((\wtr_ctrl_i|wtr_clk_unit|counter_p[22]~71\) # (GND)))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~73\ = CARRY((!\wtr_ctrl_i|wtr_clk_unit|counter_p[22]~71\) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(23),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[22]~71\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~72_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~73\);

-- Location: FF_X10_Y9_N21
\wtr_ctrl_i|wtr_clk_unit|counter_p[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~72_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(23));

-- Location: LCCOMB_X10_Y9_N22
\wtr_ctrl_i|wtr_clk_unit|counter_p[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~74_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(24) & (\wtr_ctrl_i|wtr_clk_unit|counter_p[23]~73\ $ (GND))) # (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(24) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p[23]~73\ & VCC))
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~75\ = CARRY((\wtr_ctrl_i|wtr_clk_unit|counter_p\(24) & !\wtr_ctrl_i|wtr_clk_unit|counter_p[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(24),
	datad => VCC,
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[23]~73\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~74_combout\,
	cout => \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~75\);

-- Location: FF_X10_Y9_N23
\wtr_ctrl_i|wtr_clk_unit|counter_p[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~74_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(24));

-- Location: LCCOMB_X10_Y9_N24
\wtr_ctrl_i|wtr_clk_unit|counter_p[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|counter_p[25]~76_combout\ = \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~75\ $ (\wtr_ctrl_i|wtr_clk_unit|counter_p\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \wtr_ctrl_i|wtr_clk_unit|counter_p\(25),
	cin => \wtr_ctrl_i|wtr_clk_unit|counter_p[24]~75\,
	combout => \wtr_ctrl_i|wtr_clk_unit|counter_p[25]~76_combout\);

-- Location: FF_X10_Y9_N25
\wtr_ctrl_i|wtr_clk_unit|counter_p[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|counter_p[25]~76_combout\,
	sclr => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|counter_p\(25));

-- Location: LCCOMB_X10_Y9_N28
\wtr_ctrl_i|wtr_clk_unit|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~6_combout\ = (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(22) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(23) & (\wtr_ctrl_i|wtr_clk_unit|counter_p\(20) & \wtr_ctrl_i|wtr_clk_unit|counter_p\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(22),
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(23),
	datac => \wtr_ctrl_i|wtr_clk_unit|counter_p\(20),
	datad => \wtr_ctrl_i|wtr_clk_unit|counter_p\(21),
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~6_combout\);

-- Location: LCCOMB_X10_Y9_N30
\wtr_ctrl_i|wtr_clk_unit|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~7_combout\ = (\wtr_ctrl_i|wtr_clk_unit|Equal0~5_combout\ & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(25) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(24) & \wtr_ctrl_i|wtr_clk_unit|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|Equal0~5_combout\,
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(25),
	datac => \wtr_ctrl_i|wtr_clk_unit|counter_p\(24),
	datad => \wtr_ctrl_i|wtr_clk_unit|Equal0~6_combout\,
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~7_combout\);

-- Location: LCCOMB_X10_Y10_N2
\wtr_ctrl_i|wtr_clk_unit|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~1_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(7) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(5) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(4) & !\wtr_ctrl_i|wtr_clk_unit|counter_p\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(7),
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(5),
	datac => \wtr_ctrl_i|wtr_clk_unit|counter_p\(4),
	datad => \wtr_ctrl_i|wtr_clk_unit|counter_p\(6),
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~1_combout\);

-- Location: LCCOMB_X10_Y10_N4
\wtr_ctrl_i|wtr_clk_unit|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~2_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(8) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(11) & (\wtr_ctrl_i|wtr_clk_unit|counter_p\(10) & \wtr_ctrl_i|wtr_clk_unit|counter_p\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(8),
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(11),
	datac => \wtr_ctrl_i|wtr_clk_unit|counter_p\(10),
	datad => \wtr_ctrl_i|wtr_clk_unit|counter_p\(9),
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y8_N10
\wtr_ctrl_i|wtr_clk_unit|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~3_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(15) & (\wtr_ctrl_i|wtr_clk_unit|counter_p\(13) & (\wtr_ctrl_i|wtr_clk_unit|counter_p\(14) & \wtr_ctrl_i|wtr_clk_unit|counter_p\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(15),
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(13),
	datac => \wtr_ctrl_i|wtr_clk_unit|counter_p\(14),
	datad => \wtr_ctrl_i|wtr_clk_unit|counter_p\(12),
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~3_combout\);

-- Location: LCCOMB_X10_Y10_N0
\wtr_ctrl_i|wtr_clk_unit|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~0_combout\ = (\wtr_ctrl_i|wtr_clk_unit|counter_p\(2) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(3) & (!\wtr_ctrl_i|wtr_clk_unit|counter_p\(1) & !\wtr_ctrl_i|wtr_clk_unit|counter_p\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|counter_p\(2),
	datab => \wtr_ctrl_i|wtr_clk_unit|counter_p\(3),
	datac => \wtr_ctrl_i|wtr_clk_unit|counter_p\(1),
	datad => \wtr_ctrl_i|wtr_clk_unit|counter_p\(0),
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~0_combout\);

-- Location: LCCOMB_X10_Y8_N12
\wtr_ctrl_i|wtr_clk_unit|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|Equal0~4_combout\ = (\wtr_ctrl_i|wtr_clk_unit|Equal0~1_combout\ & (\wtr_ctrl_i|wtr_clk_unit|Equal0~2_combout\ & (\wtr_ctrl_i|wtr_clk_unit|Equal0~3_combout\ & \wtr_ctrl_i|wtr_clk_unit|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|Equal0~1_combout\,
	datab => \wtr_ctrl_i|wtr_clk_unit|Equal0~2_combout\,
	datac => \wtr_ctrl_i|wtr_clk_unit|Equal0~3_combout\,
	datad => \wtr_ctrl_i|wtr_clk_unit|Equal0~0_combout\,
	combout => \wtr_ctrl_i|wtr_clk_unit|Equal0~4_combout\);

-- Location: LCCOMB_X10_Y8_N6
\wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\ = ((\wtr_ctrl_i|wtr_clk_unit|Equal0~7_combout\ & \wtr_ctrl_i|wtr_clk_unit|Equal0~4_combout\)) # (!\wtr_ctrl_i|WideOr10~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wtr_ctrl_i|WideOr10~combout\,
	datac => \wtr_ctrl_i|wtr_clk_unit|Equal0~7_combout\,
	datad => \wtr_ctrl_i|wtr_clk_unit|Equal0~4_combout\,
	combout => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\);

-- Location: LCCOMB_X10_Y8_N24
\wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~feeder_combout\ = \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~0_combout\,
	combout => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~feeder_combout\);

-- Location: FF_X10_Y8_N25
\wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\);

-- Location: LCCOMB_X17_Y14_N20
\wtr_ctrl_i|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector25~0_combout\ = (!\wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\ & \wtr_ctrl_i|present_state.m18~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\,
	datac => \wtr_ctrl_i|present_state.m18~q\,
	combout => \wtr_ctrl_i|Selector25~0_combout\);

-- Location: LCCOMB_X23_Y14_N8
\wtr_ctrl_i|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector25~1_combout\ = (\wtr_ctrl_i|Selector25~0_combout\) # (((\wtr_ctrl_i|present_state.m19~q\ & \mem_hub_i|ACK_B~0_combout\)) # (!\wtr_ctrl_i|WideOr10~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m19~q\,
	datab => \wtr_ctrl_i|Selector25~0_combout\,
	datac => \mem_hub_i|ACK_B~0_combout\,
	datad => \wtr_ctrl_i|WideOr10~combout\,
	combout => \wtr_ctrl_i|Selector25~1_combout\);

-- Location: FF_X23_Y14_N9
\wtr_ctrl_i|present_state.m18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector25~1_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m18~q\);

-- Location: LCCOMB_X17_Y14_N6
\wtr_ctrl_i|Add4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~13_combout\ = (\wtr_ctrl_i|present_state.m18~q\ & (((\wtr_ctrl_i|Add4~2_combout\)))) # (!\wtr_ctrl_i|present_state.m18~q\ & (!\wtr_ctrl_i|present_state.m7~q\ & (\wtr_ctrl_i|tmp1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m7~q\,
	datab => \wtr_ctrl_i|present_state.m18~q\,
	datac => \wtr_ctrl_i|tmp1\(1),
	datad => \wtr_ctrl_i|Add4~2_combout\,
	combout => \wtr_ctrl_i|Add4~13_combout\);

-- Location: FF_X17_Y14_N7
\wtr_ctrl_i|tmp1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Add4~13_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|tmp1\(1));

-- Location: LCCOMB_X17_Y14_N18
\wtr_ctrl_i|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Equal1~0_combout\ = (((!\wtr_ctrl_i|tmp1\(4)) # (!\wtr_ctrl_i|tmp1\(2))) # (!\wtr_ctrl_i|tmp1\(3))) # (!\wtr_ctrl_i|tmp1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|tmp1\(1),
	datab => \wtr_ctrl_i|tmp1\(3),
	datac => \wtr_ctrl_i|tmp1\(2),
	datad => \wtr_ctrl_i|tmp1\(4),
	combout => \wtr_ctrl_i|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y14_N30
\wtr_ctrl_i|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector26~0_combout\ = (\wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\ & ((\wtr_ctrl_i|Equal1~0_combout\) # (!\wtr_ctrl_i|tmp1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|tmp1\(0),
	datab => \wtr_ctrl_i|Equal1~0_combout\,
	datac => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\,
	combout => \wtr_ctrl_i|Selector26~0_combout\);

-- Location: LCCOMB_X17_Y14_N26
\wtr_ctrl_i|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Add4~14_combout\ = (\wtr_ctrl_i|present_state.m18~q\ & (((\wtr_ctrl_i|Add4~0_combout\)))) # (!\wtr_ctrl_i|present_state.m18~q\ & (!\wtr_ctrl_i|present_state.m7~q\ & ((\wtr_ctrl_i|tmp1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m7~q\,
	datab => \wtr_ctrl_i|Add4~0_combout\,
	datac => \wtr_ctrl_i|tmp1\(0),
	datad => \wtr_ctrl_i|present_state.m18~q\,
	combout => \wtr_ctrl_i|Add4~14_combout\);

-- Location: FF_X17_Y14_N27
\wtr_ctrl_i|tmp1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Add4~14_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|tmp1\(0));

-- Location: LCCOMB_X17_Y14_N0
\wtr_ctrl_i|present_state~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~28_combout\ = (!\wtr_ctrl_i|present_state.m18~q\) # (!\wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|wtr_clk_unit|ENABLE_OUT~q\,
	datac => \wtr_ctrl_i|present_state.m18~q\,
	combout => \wtr_ctrl_i|present_state~28_combout\);

-- Location: LCCOMB_X17_Y14_N22
\wtr_ctrl_i|present_state~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|present_state~29_combout\ = (\wtr_ctrl_i|tmp1\(0) & (!\wtr_ctrl_i|Equal1~0_combout\ & (!\rst_wtr_ctrl~combout\ & !\wtr_ctrl_i|present_state~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|tmp1\(0),
	datab => \wtr_ctrl_i|Equal1~0_combout\,
	datac => \rst_wtr_ctrl~combout\,
	datad => \wtr_ctrl_i|present_state~28_combout\,
	combout => \wtr_ctrl_i|present_state~29_combout\);

-- Location: FF_X17_Y14_N23
\wtr_ctrl_i|present_state.m7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|present_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m7~q\);

-- Location: LCCOMB_X24_Y14_N30
\wtr_ctrl_i|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector17~0_combout\ = (\wtr_ctrl_i|present_state.m7~q\ & (((\wtr_ctrl_i|Equal4~0_combout\) # (!\wtr_ctrl_i|s_cell_in\(6))) # (!\wtr_ctrl_i|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m7~q\,
	datab => \wtr_ctrl_i|Equal8~0_combout\,
	datac => \wtr_ctrl_i|Equal4~0_combout\,
	datad => \wtr_ctrl_i|s_cell_in\(6),
	combout => \wtr_ctrl_i|Selector17~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\wtr_ctrl_i|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector20~0_combout\ = (\wtr_ctrl_i|Equal4~0_combout\ & (((\wtr_ctrl_i|LessThan4~2_combout\)))) # (!\wtr_ctrl_i|Equal4~0_combout\ & (!\wtr_ctrl_i|s_cell_in\(8) & (\wtr_ctrl_i|s_cell_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Equal4~0_combout\,
	datab => \wtr_ctrl_i|s_cell_in\(8),
	datac => \wtr_ctrl_i|s_cell_in\(7),
	datad => \wtr_ctrl_i|LessThan4~2_combout\,
	combout => \wtr_ctrl_i|Selector20~0_combout\);

-- Location: LCCOMB_X24_Y14_N24
\wtr_ctrl_i|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector20~1_combout\ = (\wtr_ctrl_i|adr_yn_1\(2) & (\wtr_ctrl_i|Equal7~0_combout\ & (\wtr_ctrl_i|adr_yn_1\(3) & !\wtr_ctrl_i|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|adr_yn_1\(2),
	datab => \wtr_ctrl_i|Equal7~0_combout\,
	datac => \wtr_ctrl_i|adr_yn_1\(3),
	datad => \wtr_ctrl_i|Equal5~0_combout\,
	combout => \wtr_ctrl_i|Selector20~1_combout\);

-- Location: LCCOMB_X24_Y14_N0
\wtr_ctrl_i|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \wtr_ctrl_i|Selector20~2_combout\ = (\wtr_ctrl_i|present_state.m9~q\) # ((\wtr_ctrl_i|Selector17~0_combout\ & (\wtr_ctrl_i|Selector20~0_combout\ & \wtr_ctrl_i|Selector20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|Selector17~0_combout\,
	datab => \wtr_ctrl_i|Selector20~0_combout\,
	datac => \wtr_ctrl_i|present_state.m9~q\,
	datad => \wtr_ctrl_i|Selector20~1_combout\,
	combout => \wtr_ctrl_i|Selector20~2_combout\);

-- Location: FF_X24_Y14_N1
\wtr_ctrl_i|present_state.m9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \wtr_ctrl_i|Selector20~2_combout\,
	sclr => \rst_wtr_ctrl~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wtr_ctrl_i|present_state.m9~q\);

-- Location: LCCOMB_X26_Y15_N24
\game_ctrl_i|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector1~1_combout\ = (\game_ctrl_i|Selector1~0_combout\ & ((\game_ctrl_i|present_st.level1~q\) # ((\ps2_i|rised2|VYSTUP~q\ & !\game_ctrl_i|present_st.level1_sc~q\)))) # (!\game_ctrl_i|Selector1~0_combout\ & (\ps2_i|rised2|VYSTUP~q\ & 
-- ((!\game_ctrl_i|present_st.level1_sc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|Selector1~0_combout\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level1~q\,
	datad => \game_ctrl_i|present_st.level1_sc~q\,
	combout => \game_ctrl_i|Selector1~1_combout\);

-- Location: FF_X26_Y15_N25
\game_ctrl_i|present_st.level1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector1~1_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level1~q\);

-- Location: LCCOMB_X26_Y15_N22
\game_ctrl_i|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector2~0_combout\ = (\wtr_ctrl_i|present_state.m9~q\ & ((\game_ctrl_i|present_st.level1~q\) # ((!\ps2_i|rised2|VYSTUP~q\ & \game_ctrl_i|present_st.level2_sc~q\)))) # (!\wtr_ctrl_i|present_state.m9~q\ & (!\ps2_i|rised2|VYSTUP~q\ & 
-- (\game_ctrl_i|present_st.level2_sc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wtr_ctrl_i|present_state.m9~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level2_sc~q\,
	datad => \game_ctrl_i|present_st.level1~q\,
	combout => \game_ctrl_i|Selector2~0_combout\);

-- Location: FF_X26_Y15_N23
\game_ctrl_i|present_st.level2_sc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector2~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level2_sc~q\);

-- Location: LCCOMB_X26_Y15_N10
\game_ctrl_i|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|Selector3~0_combout\ = (\game_ctrl_i|present_st.level2_sc~q\ & ((\ps2_i|rised2|VYSTUP~q\) # ((\game_ctrl_i|present_st.level2~q\ & \game_ctrl_i|Selector1~0_combout\)))) # (!\game_ctrl_i|present_st.level2_sc~q\ & 
-- (((\game_ctrl_i|present_st.level2~q\ & \game_ctrl_i|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.level2_sc~q\,
	datab => \ps2_i|rised2|VYSTUP~q\,
	datac => \game_ctrl_i|present_st.level2~q\,
	datad => \game_ctrl_i|Selector1~0_combout\,
	combout => \game_ctrl_i|Selector3~0_combout\);

-- Location: FF_X26_Y15_N11
\game_ctrl_i|present_st.level2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \game_ctrl_i|Selector3~0_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \game_ctrl_i|present_st.level2~q\);

-- Location: LCCOMB_X26_Y15_N16
\game_ctrl_i|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \game_ctrl_i|WideOr14~0_combout\ = (\game_ctrl_i|present_st.level2~q\) # ((\game_ctrl_i|present_st.level3~q\) # ((\game_ctrl_i|present_st.level4~q\) # (\game_ctrl_i|present_st.level1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|present_st.level2~q\,
	datab => \game_ctrl_i|present_st.level3~q\,
	datac => \game_ctrl_i|present_st.level4~q\,
	datad => \game_ctrl_i|present_st.level1~q\,
	combout => \game_ctrl_i|WideOr14~0_combout\);

-- Location: FF_X21_Y9_N29
\cell_ctrl_i|PIXEL_SET_X\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|pix_set_x~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|PIXEL_SET_X~q\);

-- Location: LCCOMB_X26_Y13_N14
\cell_ctrl_i|WideOr9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr9~6_combout\ = ((!\vga_sync_i|position_x\(7) & !\vga_sync_i|position_x\(8))) # (!\vga_sync_i|position_x\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(9),
	datac => \vga_sync_i|position_x\(7),
	datad => \vga_sync_i|position_x\(8),
	combout => \cell_ctrl_i|WideOr9~6_combout\);

-- Location: LCCOMB_X25_Y14_N24
\cell_ctrl_i|WideOr9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr9~3_combout\ = (!\vga_sync_i|position_x\(0) & (!\vga_sync_i|position_x\(2) & (!\vga_sync_i|position_x\(1) & \cell_ctrl_i|WideOr9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(0),
	datab => \vga_sync_i|position_x\(2),
	datac => \vga_sync_i|position_x\(1),
	datad => \cell_ctrl_i|WideOr9~6_combout\,
	combout => \cell_ctrl_i|WideOr9~3_combout\);

-- Location: LCCOMB_X25_Y14_N28
\cell_ctrl_i|WideOr9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr9~19_combout\ = (!\vga_sync_i|position_x\(3) & (\vga_sync_i|position_x\(5) & (!\vga_sync_i|position_x\(4) & \cell_ctrl_i|WideOr9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(3),
	datab => \vga_sync_i|position_x\(5),
	datac => \vga_sync_i|position_x\(4),
	datad => \cell_ctrl_i|WideOr9~3_combout\,
	combout => \cell_ctrl_i|WideOr9~19_combout\);

-- Location: FF_X25_Y14_N29
\cell_ctrl_i|obj_addr_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr9~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x\(0));

-- Location: LCCOMB_X28_Y13_N30
\cell_ctrl_i|obj_addr_x2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|obj_addr_x2[0]~feeder_combout\ = \cell_ctrl_i|obj_addr_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|obj_addr_x\(0),
	combout => \cell_ctrl_i|obj_addr_x2[0]~feeder_combout\);

-- Location: FF_X28_Y13_N31
\cell_ctrl_i|obj_addr_x2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|obj_addr_x2[0]~feeder_combout\,
	ena => \cell_ctrl_i|k_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x2\(0));

-- Location: LCCOMB_X26_Y13_N10
\cell_ctrl_i|WideOr8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr8~6_combout\ = ((!\vga_sync_i|position_x\(7) & !\vga_sync_i|position_x\(8))) # (!\vga_sync_i|position_x\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(9),
	datac => \vga_sync_i|position_x\(7),
	datad => \vga_sync_i|position_x\(8),
	combout => \cell_ctrl_i|WideOr8~6_combout\);

-- Location: LCCOMB_X26_Y13_N24
\cell_ctrl_i|WideOr8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr8~3_combout\ = (!\vga_sync_i|position_x\(0) & (!\vga_sync_i|position_x\(1) & (!\vga_sync_i|position_x\(2) & \cell_ctrl_i|WideOr8~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(0),
	datab => \vga_sync_i|position_x\(1),
	datac => \vga_sync_i|position_x\(2),
	datad => \cell_ctrl_i|WideOr8~6_combout\,
	combout => \cell_ctrl_i|WideOr8~3_combout\);

-- Location: LCCOMB_X26_Y13_N12
\cell_ctrl_i|WideOr8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr8~19_combout\ = (!\vga_sync_i|position_x\(4) & (!\vga_sync_i|position_x\(3) & (\vga_sync_i|position_x\(6) & \cell_ctrl_i|WideOr8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(4),
	datab => \vga_sync_i|position_x\(3),
	datac => \vga_sync_i|position_x\(6),
	datad => \cell_ctrl_i|WideOr8~3_combout\,
	combout => \cell_ctrl_i|WideOr8~19_combout\);

-- Location: FF_X26_Y13_N13
\cell_ctrl_i|obj_addr_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr8~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x\(1));

-- Location: LCCOMB_X26_Y13_N0
\cell_ctrl_i|obj_addr_x2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|obj_addr_x2[1]~feeder_combout\ = \cell_ctrl_i|obj_addr_x\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|obj_addr_x\(1),
	combout => \cell_ctrl_i|obj_addr_x2[1]~feeder_combout\);

-- Location: FF_X26_Y13_N1
\cell_ctrl_i|obj_addr_x2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|obj_addr_x2[1]~feeder_combout\,
	ena => \cell_ctrl_i|k_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x2\(1));

-- Location: FF_X28_Y13_N5
\cell_ctrl_i|obj_addr_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x\(2));

-- Location: LCCOMB_X28_Y13_N16
\cell_ctrl_i|obj_addr_x2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|obj_addr_x2[2]~feeder_combout\ = \cell_ctrl_i|obj_addr_x\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|obj_addr_x\(2),
	combout => \cell_ctrl_i|obj_addr_x2[2]~feeder_combout\);

-- Location: FF_X28_Y13_N17
\cell_ctrl_i|obj_addr_x2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|obj_addr_x2[2]~feeder_combout\,
	ena => \cell_ctrl_i|k_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x2\(2));

-- Location: LCCOMB_X28_Y13_N12
\cell_ctrl_i|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr6~0_combout\ = (!\vga_sync_i|position_x\(9) & (\cell_ctrl_i|Equal0~0_combout\ & (\vga_sync_i|position_x\(8) & !\vga_sync_i|position_x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(9),
	datab => \cell_ctrl_i|Equal0~0_combout\,
	datac => \vga_sync_i|position_x\(8),
	datad => \vga_sync_i|position_x\(0),
	combout => \cell_ctrl_i|WideOr6~0_combout\);

-- Location: FF_X28_Y13_N13
\cell_ctrl_i|obj_addr_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x\(3));

-- Location: LCCOMB_X28_Y13_N2
\cell_ctrl_i|obj_addr_x2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|obj_addr_x2[3]~feeder_combout\ = \cell_ctrl_i|obj_addr_x\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|obj_addr_x\(3),
	combout => \cell_ctrl_i|obj_addr_x2[3]~feeder_combout\);

-- Location: FF_X28_Y13_N3
\cell_ctrl_i|obj_addr_x2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|obj_addr_x2[3]~feeder_combout\,
	ena => \cell_ctrl_i|k_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x2\(3));

-- Location: FF_X28_Y13_N11
\cell_ctrl_i|obj_addr_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|Equal16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x\(4));

-- Location: FF_X28_Y13_N23
\cell_ctrl_i|obj_addr_x2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|obj_addr_x\(4),
	sload => VCC,
	ena => \cell_ctrl_i|k_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_x2\(4));

-- Location: LCCOMB_X22_Y15_N18
\cell_ctrl_i|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr18~0_combout\ = (!\cell_ctrl_i|Equal34~0_combout\ & (\vga_sync_i|position_y\(5) & \cell_ctrl_i|Equal20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_ctrl_i|Equal34~0_combout\,
	datac => \vga_sync_i|position_y\(5),
	datad => \cell_ctrl_i|Equal20~1_combout\,
	combout => \cell_ctrl_i|WideOr18~0_combout\);

-- Location: FF_X22_Y15_N19
\cell_ctrl_i|obj_addr_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y\(0));

-- Location: LCCOMB_X22_Y15_N8
\cell_ctrl_i|obj_addr_y2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|obj_addr_y2[0]~feeder_combout\ = \cell_ctrl_i|obj_addr_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|obj_addr_y\(0),
	combout => \cell_ctrl_i|obj_addr_y2[0]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N26
\vga_sync_i|vsync_reg_p~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|vsync_reg_p~1_combout\ = (\vga_sync_i|position_y\(7) & (\vga_sync_i|position_y\(5) & (\vga_sync_i|position_y\(8) & \vga_sync_i|position_y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(7),
	datab => \vga_sync_i|position_y\(5),
	datac => \vga_sync_i|position_y\(8),
	datad => \vga_sync_i|position_y\(6),
	combout => \vga_sync_i|vsync_reg_p~1_combout\);

-- Location: LCCOMB_X22_Y15_N28
\cell_ctrl_i|WideNor1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideNor1~0_combout\ = (\cell_ctrl_i|Equal20~1_combout\ & !\vga_sync_i|vsync_reg_p~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_ctrl_i|Equal20~1_combout\,
	datad => \vga_sync_i|vsync_reg_p~1_combout\,
	combout => \cell_ctrl_i|WideNor1~0_combout\);

-- Location: FF_X22_Y15_N29
\cell_ctrl_i|k_set_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideNor1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|k_set_y~q\);

-- Location: LCCOMB_X22_Y15_N6
\cell_ctrl_i|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|process_5~0_combout\ = (\cell_ctrl_i|k_set_y~q\ & \cell_ctrl_i|k_set_x~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_ctrl_i|k_set_y~q\,
	datad => \cell_ctrl_i|k_set_x~q\,
	combout => \cell_ctrl_i|process_5~0_combout\);

-- Location: FF_X22_Y15_N9
\cell_ctrl_i|obj_addr_y2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|obj_addr_y2[0]~feeder_combout\,
	ena => \cell_ctrl_i|process_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y2\(0));

-- Location: LCCOMB_X22_Y15_N16
\cell_ctrl_i|WideOr17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr17~combout\ = ((\vga_sync_i|position_y\(6) & (!\vga_sync_i|position_y\(5) & \cell_ctrl_i|Equal20~1_combout\))) # (!\cell_ctrl_i|WideOr13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \cell_ctrl_i|WideOr13~0_combout\,
	datac => \vga_sync_i|position_y\(5),
	datad => \cell_ctrl_i|Equal20~1_combout\,
	combout => \cell_ctrl_i|WideOr17~combout\);

-- Location: FF_X22_Y15_N17
\cell_ctrl_i|obj_addr_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr17~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y\(1));

-- Location: LCCOMB_X22_Y15_N26
\cell_ctrl_i|obj_addr_y2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|obj_addr_y2[1]~feeder_combout\ = \cell_ctrl_i|obj_addr_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|obj_addr_y\(1),
	combout => \cell_ctrl_i|obj_addr_y2[1]~feeder_combout\);

-- Location: FF_X22_Y15_N27
\cell_ctrl_i|obj_addr_y2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|obj_addr_y2[1]~feeder_combout\,
	ena => \cell_ctrl_i|process_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y2\(1));

-- Location: LCCOMB_X21_Y15_N10
\cell_ctrl_i|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr16~0_combout\ = (\vga_sync_i|position_y\(7) & (\cell_ctrl_i|Equal20~2_combout\ & ((\vga_sync_i|position_y\(8)) # (!\vga_sync_i|position_y\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_y\(6),
	datab => \vga_sync_i|position_y\(7),
	datac => \cell_ctrl_i|Equal20~2_combout\,
	datad => \vga_sync_i|position_y\(8),
	combout => \cell_ctrl_i|WideOr16~0_combout\);

-- Location: LCCOMB_X21_Y15_N26
\cell_ctrl_i|WideOr16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr16~combout\ = (\cell_ctrl_i|WideOr16~0_combout\) # (!\cell_ctrl_i|WideOr12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cell_ctrl_i|WideOr12~1_combout\,
	datad => \cell_ctrl_i|WideOr16~0_combout\,
	combout => \cell_ctrl_i|WideOr16~combout\);

-- Location: FF_X21_Y15_N27
\cell_ctrl_i|obj_addr_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr16~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y\(2));

-- Location: FF_X22_Y15_N21
\cell_ctrl_i|obj_addr_y2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|obj_addr_y\(2),
	sload => VCC,
	ena => \cell_ctrl_i|process_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y2\(2));

-- Location: LCCOMB_X21_Y15_N28
\cell_ctrl_i|WideOr15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|WideOr15~combout\ = (\cell_ctrl_i|WideOr11~19_combout\) # ((\cell_ctrl_i|Equal28~0_combout\) # ((\cell_ctrl_i|Equal34~0_combout\ & \cell_ctrl_i|Equal20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|WideOr11~19_combout\,
	datab => \cell_ctrl_i|Equal34~0_combout\,
	datac => \cell_ctrl_i|Equal20~2_combout\,
	datad => \cell_ctrl_i|Equal28~0_combout\,
	combout => \cell_ctrl_i|WideOr15~combout\);

-- Location: FF_X21_Y15_N29
\cell_ctrl_i|obj_addr_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|WideOr15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y\(3));

-- Location: LCCOMB_X22_Y15_N14
\cell_ctrl_i|obj_addr_y2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|obj_addr_y2[3]~feeder_combout\ = \cell_ctrl_i|obj_addr_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|obj_addr_y\(3),
	combout => \cell_ctrl_i|obj_addr_y2[3]~feeder_combout\);

-- Location: FF_X22_Y15_N15
\cell_ctrl_i|obj_addr_y2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|obj_addr_y2[3]~feeder_combout\,
	ena => \cell_ctrl_i|process_5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|obj_addr_y2\(3));

-- Location: M9K_X15_Y12_N0
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000100000000000000000000000000000003000000000000000000000000000000020000000000000000000000000000000100000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "pipemania-fpga-game.TOP0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y15_N0
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000550000000000004000000000000001550000000000000041000000000000004400000000000000500000000000000040000000000000000000000000000000000000000000001515041515000000010104010100000001051105010000000101110101000000011511150100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000550000000000055500000000000000040000000000000050000000000000010000000000000004010000000000000154000000000000000000000000000000000000000000001515041515000000010104010100000001051105010000000101110101000000011511150100000000000000000000000000000000000000000055000000000001540000000000000401000000000000005000000000000001000000000000000401000000000000015400000000000000000000000000000000000000000000151504151500000001010401010000000105110501000000010111010100000001151115010000000000000000",
	mem_init1 => X"0000000000000000000000040000000000000057155555540000004704110440000000400411044000000045C7111110000000444451111000000055C411111000000004000000000000000405555554000000040040404000000055C111104000000044411111700000005C411111100000000041104110000000004000000000000000000000000000000000000000000000055555555400000001505041500000000011011010000000005041101000000000101110100000000151404010000000000000000000000007055555540000001700404040000000704111104000000045C11111700000005D7111111000000010411041100000000440000000",
	mem_init0 => X"0000000000000000000000000055000000000055555555550000004444111101000000544411510100000044471111110000004C445131C5000000104410410100000000000000000000005555555555000000005404404000000000040440400000000014544540000000000444444000000000545C45C000000000000000000000000000000000000000000000000000000054000000000000000000000000000000000000000500000000000000040000000000000004000000000000000400000000000000040000001000000004000000000000000400000010000000040000000000000004000000100000000400000000000000140000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "pipemania-fpga-game.TOP0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y16_N16
\cell_ctrl_i|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Mux6~0_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\) # (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ $ 
-- (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_ctrl_i|Mux6~0_combout\);

-- Location: LCCOMB_X21_Y9_N28
\cell_generator_i|cell_x_l~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_l~0_combout\ = (\cell_ctrl_i|KOMP_SET_X~q\ & ((\cell_ctrl_i|Mux6~0_combout\) # ((\game_ctrl_i|WideOr14~0_combout\ & \cell_ctrl_i|PIXEL_SET_X~q\)))) # (!\cell_ctrl_i|KOMP_SET_X~q\ & (\game_ctrl_i|WideOr14~0_combout\ & 
-- (\cell_ctrl_i|PIXEL_SET_X~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|KOMP_SET_X~q\,
	datab => \game_ctrl_i|WideOr14~0_combout\,
	datac => \cell_ctrl_i|PIXEL_SET_X~q\,
	datad => \cell_ctrl_i|Mux6~0_combout\,
	combout => \cell_generator_i|cell_x_l~0_combout\);

-- Location: FF_X19_Y13_N31
\cell_generator_i|cell_x_l[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(9));

-- Location: FF_X19_Y13_N29
\cell_generator_i|cell_x_l[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(8));

-- Location: FF_X19_Y13_N27
\cell_generator_i|cell_x_l[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(7));

-- Location: FF_X19_Y13_N25
\cell_generator_i|cell_x_l[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(6));

-- Location: FF_X19_Y13_N23
\cell_generator_i|cell_x_l[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(5));

-- Location: FF_X19_Y13_N21
\cell_generator_i|cell_x_l[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(4));

-- Location: FF_X25_Y13_N15
\cell_generator_i|cell_x_l[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(3));

-- Location: FF_X25_Y13_N13
\cell_generator_i|cell_x_l[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(2));

-- Location: LCCOMB_X25_Y13_N28
\cell_generator_i|cell_x_l[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_l[1]~feeder_combout\ = \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	combout => \cell_generator_i|cell_x_l[1]~feeder_combout\);

-- Location: FF_X25_Y13_N29
\cell_generator_i|cell_x_l[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_l[1]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(1));

-- Location: LCCOMB_X25_Y13_N30
\cell_generator_i|cell_x_l[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_l[0]~feeder_combout\ = \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	combout => \cell_generator_i|cell_x_l[0]~feeder_combout\);

-- Location: FF_X25_Y13_N31
\cell_generator_i|cell_x_l[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_l[0]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_l\(0));

-- Location: LCCOMB_X19_Y9_N2
\cell_generator_i|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~1_cout\ = CARRY((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \cell_generator_i|cell_x_l\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datab => \cell_generator_i|cell_x_l\(0),
	datad => VCC,
	cout => \cell_generator_i|LessThan0~1_cout\);

-- Location: LCCOMB_X19_Y9_N4
\cell_generator_i|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~3_cout\ = CARRY((\cell_generator_i|cell_x_l\(1) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & !\cell_generator_i|LessThan0~1_cout\)) # (!\cell_generator_i|cell_x_l\(1) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\) # (!\cell_generator_i|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(1),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datad => VCC,
	cin => \cell_generator_i|LessThan0~1_cout\,
	cout => \cell_generator_i|LessThan0~3_cout\);

-- Location: LCCOMB_X19_Y9_N6
\cell_generator_i|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (\cell_generator_i|cell_x_l\(2) & !\cell_generator_i|LessThan0~3_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
-- ((\cell_generator_i|cell_x_l\(2)) # (!\cell_generator_i|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datab => \cell_generator_i|cell_x_l\(2),
	datad => VCC,
	cin => \cell_generator_i|LessThan0~3_cout\,
	cout => \cell_generator_i|LessThan0~5_cout\);

-- Location: LCCOMB_X19_Y9_N8
\cell_generator_i|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~7_cout\ = CARRY((\cell_generator_i|cell_x_l\(3) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & !\cell_generator_i|LessThan0~5_cout\)) # (!\cell_generator_i|cell_x_l\(3) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\) # (!\cell_generator_i|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \cell_generator_i|LessThan0~5_cout\,
	cout => \cell_generator_i|LessThan0~7_cout\);

-- Location: LCCOMB_X19_Y9_N10
\cell_generator_i|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~9_cout\ = CARRY((\cell_generator_i|cell_x_l\(4) & ((!\cell_generator_i|LessThan0~7_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\))) # (!\cell_generator_i|cell_x_l\(4) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & !\cell_generator_i|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(4),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \cell_generator_i|LessThan0~7_cout\,
	cout => \cell_generator_i|LessThan0~9_cout\);

-- Location: LCCOMB_X19_Y9_N12
\cell_generator_i|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~11_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & ((!\cell_generator_i|LessThan0~9_cout\) # (!\cell_generator_i|cell_x_l\(5)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
-- (!\cell_generator_i|cell_x_l\(5) & !\cell_generator_i|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datab => \cell_generator_i|cell_x_l\(5),
	datad => VCC,
	cin => \cell_generator_i|LessThan0~9_cout\,
	cout => \cell_generator_i|LessThan0~11_cout\);

-- Location: LCCOMB_X19_Y9_N14
\cell_generator_i|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\cell_generator_i|cell_x_l\(6) & !\cell_generator_i|LessThan0~11_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & 
-- ((\cell_generator_i|cell_x_l\(6)) # (!\cell_generator_i|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \cell_generator_i|cell_x_l\(6),
	datad => VCC,
	cin => \cell_generator_i|LessThan0~11_cout\,
	cout => \cell_generator_i|LessThan0~13_cout\);

-- Location: LCCOMB_X19_Y9_N16
\cell_generator_i|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~15_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & ((!\cell_generator_i|LessThan0~13_cout\) # (!\cell_generator_i|cell_x_l\(7)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & 
-- (!\cell_generator_i|cell_x_l\(7) & !\cell_generator_i|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datab => \cell_generator_i|cell_x_l\(7),
	datad => VCC,
	cin => \cell_generator_i|LessThan0~13_cout\,
	cout => \cell_generator_i|LessThan0~15_cout\);

-- Location: LCCOMB_X19_Y9_N18
\cell_generator_i|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~17_cout\ = CARRY((\cell_generator_i|cell_x_l\(8) & ((!\cell_generator_i|LessThan0~15_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\))) # (!\cell_generator_i|cell_x_l\(8) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & !\cell_generator_i|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(8),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => VCC,
	cin => \cell_generator_i|LessThan0~15_cout\,
	cout => \cell_generator_i|LessThan0~17_cout\);

-- Location: LCCOMB_X19_Y9_N20
\cell_generator_i|LessThan0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan0~18_combout\ = (\cell_generator_i|cell_x_l\(9) & ((\cell_generator_i|LessThan0~17_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\))) # (!\cell_generator_i|cell_x_l\(9) & 
-- (\cell_generator_i|LessThan0~17_cout\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(9),
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	cin => \cell_generator_i|LessThan0~17_cout\,
	combout => \cell_generator_i|LessThan0~18_combout\);

-- Location: LCCOMB_X18_Y10_N8
\cell_generator_i|cell_x_r[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[0]~10_combout\ = \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ $ (VCC)
-- \cell_generator_i|cell_x_r[0]~11\ = CARRY(\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	combout => \cell_generator_i|cell_x_r[0]~10_combout\,
	cout => \cell_generator_i|cell_x_r[0]~11\);

-- Location: LCCOMB_X18_Y10_N10
\cell_generator_i|cell_x_r[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[1]~12_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & (\cell_generator_i|cell_x_r[0]~11\ & VCC)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & (!\cell_generator_i|cell_x_r[0]~11\))
-- \cell_generator_i|cell_x_r[1]~13\ = CARRY((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & !\cell_generator_i|cell_x_r[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[0]~11\,
	combout => \cell_generator_i|cell_x_r[1]~12_combout\,
	cout => \cell_generator_i|cell_x_r[1]~13\);

-- Location: LCCOMB_X18_Y10_N12
\cell_generator_i|cell_x_r[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[2]~14_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((GND) # (!\cell_generator_i|cell_x_r[1]~13\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (\cell_generator_i|cell_x_r[1]~13\ $ (GND)))
-- \cell_generator_i|cell_x_r[2]~15\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\) # (!\cell_generator_i|cell_x_r[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[1]~13\,
	combout => \cell_generator_i|cell_x_r[2]~14_combout\,
	cout => \cell_generator_i|cell_x_r[2]~15\);

-- Location: LCCOMB_X18_Y10_N14
\cell_generator_i|cell_x_r[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[3]~16_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (\cell_generator_i|cell_x_r[2]~15\ & VCC)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (!\cell_generator_i|cell_x_r[2]~15\))
-- \cell_generator_i|cell_x_r[3]~17\ = CARRY((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & !\cell_generator_i|cell_x_r[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[2]~15\,
	combout => \cell_generator_i|cell_x_r[3]~16_combout\,
	cout => \cell_generator_i|cell_x_r[3]~17\);

-- Location: LCCOMB_X18_Y10_N16
\cell_generator_i|cell_x_r[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[4]~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((GND) # (!\cell_generator_i|cell_x_r[3]~17\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (\cell_generator_i|cell_x_r[3]~17\ $ (GND)))
-- \cell_generator_i|cell_x_r[4]~19\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\) # (!\cell_generator_i|cell_x_r[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[3]~17\,
	combout => \cell_generator_i|cell_x_r[4]~18_combout\,
	cout => \cell_generator_i|cell_x_r[4]~19\);

-- Location: LCCOMB_X18_Y10_N18
\cell_generator_i|cell_x_r[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[5]~20_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & (!\cell_generator_i|cell_x_r[4]~19\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & ((\cell_generator_i|cell_x_r[4]~19\) # (GND)))
-- \cell_generator_i|cell_x_r[5]~21\ = CARRY((!\cell_generator_i|cell_x_r[4]~19\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[4]~19\,
	combout => \cell_generator_i|cell_x_r[5]~20_combout\,
	cout => \cell_generator_i|cell_x_r[5]~21\);

-- Location: LCCOMB_X18_Y10_N20
\cell_generator_i|cell_x_r[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[6]~22_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\cell_generator_i|cell_x_r[5]~21\ $ (GND))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (!\cell_generator_i|cell_x_r[5]~21\ & VCC))
-- \cell_generator_i|cell_x_r[6]~23\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & !\cell_generator_i|cell_x_r[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[5]~21\,
	combout => \cell_generator_i|cell_x_r[6]~22_combout\,
	cout => \cell_generator_i|cell_x_r[6]~23\);

-- Location: LCCOMB_X18_Y10_N22
\cell_generator_i|cell_x_r[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[7]~24_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & (!\cell_generator_i|cell_x_r[6]~23\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & ((\cell_generator_i|cell_x_r[6]~23\) # (GND)))
-- \cell_generator_i|cell_x_r[7]~25\ = CARRY((!\cell_generator_i|cell_x_r[6]~23\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[6]~23\,
	combout => \cell_generator_i|cell_x_r[7]~24_combout\,
	cout => \cell_generator_i|cell_x_r[7]~25\);

-- Location: LCCOMB_X18_Y10_N24
\cell_generator_i|cell_x_r[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[8]~26_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (\cell_generator_i|cell_x_r[7]~25\ $ (GND))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (!\cell_generator_i|cell_x_r[7]~25\ & VCC))
-- \cell_generator_i|cell_x_r[8]~27\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & !\cell_generator_i|cell_x_r[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => VCC,
	cin => \cell_generator_i|cell_x_r[7]~25\,
	combout => \cell_generator_i|cell_x_r[8]~26_combout\,
	cout => \cell_generator_i|cell_x_r[8]~27\);

-- Location: LCCOMB_X18_Y10_N26
\cell_generator_i|cell_x_r[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_x_r[9]~28_combout\ = \cell_generator_i|cell_x_r[8]~27\ $ (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	cin => \cell_generator_i|cell_x_r[8]~27\,
	combout => \cell_generator_i|cell_x_r[9]~28_combout\);

-- Location: FF_X18_Y10_N27
\cell_generator_i|cell_x_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[9]~28_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(9));

-- Location: FF_X18_Y10_N25
\cell_generator_i|cell_x_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[8]~26_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(8));

-- Location: FF_X18_Y10_N23
\cell_generator_i|cell_x_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[7]~24_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(7));

-- Location: FF_X18_Y10_N21
\cell_generator_i|cell_x_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[6]~22_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(6));

-- Location: FF_X18_Y10_N19
\cell_generator_i|cell_x_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[5]~20_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(5));

-- Location: FF_X18_Y10_N17
\cell_generator_i|cell_x_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[4]~18_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(4));

-- Location: FF_X18_Y10_N15
\cell_generator_i|cell_x_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[3]~16_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(3));

-- Location: FF_X18_Y10_N13
\cell_generator_i|cell_x_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[2]~14_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(2));

-- Location: FF_X18_Y10_N11
\cell_generator_i|cell_x_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[1]~12_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(1));

-- Location: FF_X18_Y10_N9
\cell_generator_i|cell_x_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_x_r[0]~10_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_x_l~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_x_r\(0));

-- Location: LCCOMB_X22_Y9_N8
\cell_generator_i|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~1_cout\ = CARRY((!\cell_generator_i|cell_x_r\(0) & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cout => \cell_generator_i|LessThan1~1_cout\);

-- Location: LCCOMB_X22_Y9_N10
\cell_generator_i|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~3_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & (\cell_generator_i|cell_x_r\(1) & !\cell_generator_i|LessThan1~1_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- ((\cell_generator_i|cell_x_r\(1)) # (!\cell_generator_i|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \cell_generator_i|cell_x_r\(1),
	datad => VCC,
	cin => \cell_generator_i|LessThan1~1_cout\,
	cout => \cell_generator_i|LessThan1~3_cout\);

-- Location: LCCOMB_X22_Y9_N12
\cell_generator_i|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~5_cout\ = CARRY((\cell_generator_i|cell_x_r\(2) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & !\cell_generator_i|LessThan1~3_cout\)) # (!\cell_generator_i|cell_x_r\(2) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\) # (!\cell_generator_i|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(2),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \cell_generator_i|LessThan1~3_cout\,
	cout => \cell_generator_i|LessThan1~5_cout\);

-- Location: LCCOMB_X22_Y9_N14
\cell_generator_i|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~7_cout\ = CARRY((\cell_generator_i|cell_x_r\(3) & ((!\cell_generator_i|LessThan1~5_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\))) # (!\cell_generator_i|cell_x_r\(3) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & !\cell_generator_i|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \cell_generator_i|LessThan1~5_cout\,
	cout => \cell_generator_i|LessThan1~7_cout\);

-- Location: LCCOMB_X22_Y9_N16
\cell_generator_i|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~9_cout\ = CARRY((\cell_generator_i|cell_x_r\(4) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & !\cell_generator_i|LessThan1~7_cout\)) # (!\cell_generator_i|cell_x_r\(4) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\) # (!\cell_generator_i|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(4),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \cell_generator_i|LessThan1~7_cout\,
	cout => \cell_generator_i|LessThan1~9_cout\);

-- Location: LCCOMB_X22_Y9_N18
\cell_generator_i|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~11_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & (\cell_generator_i|cell_x_r\(5) & !\cell_generator_i|LessThan1~9_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
-- ((\cell_generator_i|cell_x_r\(5)) # (!\cell_generator_i|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datab => \cell_generator_i|cell_x_r\(5),
	datad => VCC,
	cin => \cell_generator_i|LessThan1~9_cout\,
	cout => \cell_generator_i|LessThan1~11_cout\);

-- Location: LCCOMB_X22_Y9_N20
\cell_generator_i|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((!\cell_generator_i|LessThan1~11_cout\) # (!\cell_generator_i|cell_x_r\(6)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & 
-- (!\cell_generator_i|cell_x_r\(6) & !\cell_generator_i|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \cell_generator_i|cell_x_r\(6),
	datad => VCC,
	cin => \cell_generator_i|LessThan1~11_cout\,
	cout => \cell_generator_i|LessThan1~13_cout\);

-- Location: LCCOMB_X22_Y9_N22
\cell_generator_i|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~15_cout\ = CARRY((\cell_generator_i|cell_x_r\(7) & ((!\cell_generator_i|LessThan1~13_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\))) # (!\cell_generator_i|cell_x_r\(7) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\cell_generator_i|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(7),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \cell_generator_i|LessThan1~13_cout\,
	cout => \cell_generator_i|LessThan1~15_cout\);

-- Location: LCCOMB_X22_Y9_N24
\cell_generator_i|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~17_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & ((!\cell_generator_i|LessThan1~15_cout\) # (!\cell_generator_i|cell_x_r\(8)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & 
-- (!\cell_generator_i|cell_x_r\(8) & !\cell_generator_i|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datab => \cell_generator_i|cell_x_r\(8),
	datad => VCC,
	cin => \cell_generator_i|LessThan1~15_cout\,
	cout => \cell_generator_i|LessThan1~17_cout\);

-- Location: LCCOMB_X22_Y9_N26
\cell_generator_i|LessThan1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan1~18_combout\ = (\cell_generator_i|cell_x_r\(9) & (\cell_generator_i|LessThan1~17_cout\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)) # (!\cell_generator_i|cell_x_r\(9) & 
-- ((\cell_generator_i|LessThan1~17_cout\) # (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(9),
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	cin => \cell_generator_i|LessThan1~17_cout\,
	combout => \cell_generator_i|LessThan1~18_combout\);

-- Location: LCCOMB_X25_Y10_N0
\cell_generator_i|cell_y_b[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[0]~10_combout\ = \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ $ (VCC)
-- \cell_generator_i|cell_y_b[0]~11\ = CARRY(\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datad => VCC,
	combout => \cell_generator_i|cell_y_b[0]~10_combout\,
	cout => \cell_generator_i|cell_y_b[0]~11\);

-- Location: LCCOMB_X25_Y10_N2
\cell_generator_i|cell_y_b[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[1]~12_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (\cell_generator_i|cell_y_b[0]~11\ & VCC)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (!\cell_generator_i|cell_y_b[0]~11\))
-- \cell_generator_i|cell_y_b[1]~13\ = CARRY((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|cell_y_b[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[0]~11\,
	combout => \cell_generator_i|cell_y_b[1]~12_combout\,
	cout => \cell_generator_i|cell_y_b[1]~13\);

-- Location: LCCOMB_X25_Y10_N4
\cell_generator_i|cell_y_b[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[2]~14_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((GND) # (!\cell_generator_i|cell_y_b[1]~13\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & (\cell_generator_i|cell_y_b[1]~13\ $ 
-- (GND)))
-- \cell_generator_i|cell_y_b[2]~15\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\) # (!\cell_generator_i|cell_y_b[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[1]~13\,
	combout => \cell_generator_i|cell_y_b[2]~14_combout\,
	cout => \cell_generator_i|cell_y_b[2]~15\);

-- Location: LCCOMB_X25_Y10_N6
\cell_generator_i|cell_y_b[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[3]~16_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (\cell_generator_i|cell_y_b[2]~15\ & VCC)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (!\cell_generator_i|cell_y_b[2]~15\))
-- \cell_generator_i|cell_y_b[3]~17\ = CARRY((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & !\cell_generator_i|cell_y_b[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[2]~15\,
	combout => \cell_generator_i|cell_y_b[3]~16_combout\,
	cout => \cell_generator_i|cell_y_b[3]~17\);

-- Location: LCCOMB_X25_Y10_N8
\cell_generator_i|cell_y_b[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[4]~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & ((GND) # (!\cell_generator_i|cell_y_b[3]~17\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & (\cell_generator_i|cell_y_b[3]~17\ $ 
-- (GND)))
-- \cell_generator_i|cell_y_b[4]~19\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\) # (!\cell_generator_i|cell_y_b[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[3]~17\,
	combout => \cell_generator_i|cell_y_b[4]~18_combout\,
	cout => \cell_generator_i|cell_y_b[4]~19\);

-- Location: LCCOMB_X25_Y10_N10
\cell_generator_i|cell_y_b[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[5]~20_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (!\cell_generator_i|cell_y_b[4]~19\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & ((\cell_generator_i|cell_y_b[4]~19\) # (GND)))
-- \cell_generator_i|cell_y_b[5]~21\ = CARRY((!\cell_generator_i|cell_y_b[4]~19\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[4]~19\,
	combout => \cell_generator_i|cell_y_b[5]~20_combout\,
	cout => \cell_generator_i|cell_y_b[5]~21\);

-- Location: LCCOMB_X25_Y10_N12
\cell_generator_i|cell_y_b[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[6]~22_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & (\cell_generator_i|cell_y_b[5]~21\ $ (GND))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & (!\cell_generator_i|cell_y_b[5]~21\ & VCC))
-- \cell_generator_i|cell_y_b[6]~23\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & !\cell_generator_i|cell_y_b[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[5]~21\,
	combout => \cell_generator_i|cell_y_b[6]~22_combout\,
	cout => \cell_generator_i|cell_y_b[6]~23\);

-- Location: LCCOMB_X25_Y10_N14
\cell_generator_i|cell_y_b[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[7]~24_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (!\cell_generator_i|cell_y_b[6]~23\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & ((\cell_generator_i|cell_y_b[6]~23\) # (GND)))
-- \cell_generator_i|cell_y_b[7]~25\ = CARRY((!\cell_generator_i|cell_y_b[6]~23\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[6]~23\,
	combout => \cell_generator_i|cell_y_b[7]~24_combout\,
	cout => \cell_generator_i|cell_y_b[7]~25\);

-- Location: LCCOMB_X25_Y10_N16
\cell_generator_i|cell_y_b[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[8]~26_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (\cell_generator_i|cell_y_b[7]~25\ $ (GND))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (!\cell_generator_i|cell_y_b[7]~25\ & VCC))
-- \cell_generator_i|cell_y_b[8]~27\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|cell_y_b[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|cell_y_b[7]~25\,
	combout => \cell_generator_i|cell_y_b[8]~26_combout\,
	cout => \cell_generator_i|cell_y_b[8]~27\);

-- Location: LCCOMB_X25_Y10_N18
\cell_generator_i|cell_y_b[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_b[9]~28_combout\ = \cell_generator_i|cell_y_b[8]~27\ $ (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	cin => \cell_generator_i|cell_y_b[8]~27\,
	combout => \cell_generator_i|cell_y_b[9]~28_combout\);

-- Location: LCCOMB_X14_Y12_N16
\cell_ctrl_i|PIXEL_SET_Y~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|PIXEL_SET_Y~feeder_combout\ = \cell_ctrl_i|PIXEL_SET_Y~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|PIXEL_SET_Y~0_combout\,
	combout => \cell_ctrl_i|PIXEL_SET_Y~feeder_combout\);

-- Location: FF_X14_Y12_N17
\cell_ctrl_i|PIXEL_SET_Y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|PIXEL_SET_Y~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|PIXEL_SET_Y~q\);

-- Location: LCCOMB_X25_Y15_N8
\cell_ctrl_i|sig_kset_y~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|sig_kset_y~feeder_combout\ = \cell_ctrl_i|process_5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_ctrl_i|process_5~0_combout\,
	combout => \cell_ctrl_i|sig_kset_y~feeder_combout\);

-- Location: FF_X25_Y15_N9
\cell_ctrl_i|sig_kset_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|sig_kset_y~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|sig_kset_y~q\);

-- Location: FF_X21_Y9_N31
\cell_ctrl_i|KOMP_SET_Y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \cell_ctrl_i|sig_kset_y~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|KOMP_SET_Y~q\);

-- Location: LCCOMB_X21_Y9_N30
\cell_generator_i|cell_y_t~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_t~0_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & ((\cell_ctrl_i|PIXEL_SET_Y~q\) # ((\cell_ctrl_i|KOMP_SET_Y~q\ & \cell_ctrl_i|Mux6~0_combout\)))) # (!\game_ctrl_i|WideOr14~0_combout\ & (((\cell_ctrl_i|KOMP_SET_Y~q\ & 
-- \cell_ctrl_i|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \cell_ctrl_i|PIXEL_SET_Y~q\,
	datac => \cell_ctrl_i|KOMP_SET_Y~q\,
	datad => \cell_ctrl_i|Mux6~0_combout\,
	combout => \cell_generator_i|cell_y_t~0_combout\);

-- Location: FF_X25_Y10_N19
\cell_generator_i|cell_y_b[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[9]~28_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(9));

-- Location: FF_X25_Y10_N17
\cell_generator_i|cell_y_b[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[8]~26_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(8));

-- Location: FF_X25_Y10_N15
\cell_generator_i|cell_y_b[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[7]~24_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(7));

-- Location: FF_X25_Y10_N13
\cell_generator_i|cell_y_b[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[6]~22_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(6));

-- Location: FF_X25_Y10_N11
\cell_generator_i|cell_y_b[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[5]~20_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(5));

-- Location: FF_X25_Y10_N9
\cell_generator_i|cell_y_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[4]~18_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(4));

-- Location: FF_X25_Y10_N7
\cell_generator_i|cell_y_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[3]~16_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(3));

-- Location: FF_X25_Y10_N5
\cell_generator_i|cell_y_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[2]~14_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(2));

-- Location: FF_X25_Y10_N3
\cell_generator_i|cell_y_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[1]~12_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(1));

-- Location: FF_X25_Y10_N1
\cell_generator_i|cell_y_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_b[0]~10_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_b\(0));

-- Location: LCCOMB_X21_Y9_N4
\cell_generator_i|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~1_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & !\cell_generator_i|cell_y_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \cell_generator_i|cell_y_b\(0),
	datad => VCC,
	cout => \cell_generator_i|LessThan3~1_cout\);

-- Location: LCCOMB_X21_Y9_N6
\cell_generator_i|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~3_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (\cell_generator_i|cell_y_b\(1) & !\cell_generator_i|LessThan3~1_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & 
-- ((\cell_generator_i|cell_y_b\(1)) # (!\cell_generator_i|LessThan3~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datab => \cell_generator_i|cell_y_b\(1),
	datad => VCC,
	cin => \cell_generator_i|LessThan3~1_cout\,
	cout => \cell_generator_i|LessThan3~3_cout\);

-- Location: LCCOMB_X21_Y9_N8
\cell_generator_i|LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((!\cell_generator_i|LessThan3~3_cout\) # (!\cell_generator_i|cell_y_b\(2)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- (!\cell_generator_i|cell_y_b\(2) & !\cell_generator_i|LessThan3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \cell_generator_i|cell_y_b\(2),
	datad => VCC,
	cin => \cell_generator_i|LessThan3~3_cout\,
	cout => \cell_generator_i|LessThan3~5_cout\);

-- Location: LCCOMB_X21_Y9_N10
\cell_generator_i|LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~7_cout\ = CARRY((\cell_generator_i|cell_y_b\(3) & ((!\cell_generator_i|LessThan3~5_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\))) # (!\cell_generator_i|cell_y_b\(3) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & !\cell_generator_i|LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_b\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datad => VCC,
	cin => \cell_generator_i|LessThan3~5_cout\,
	cout => \cell_generator_i|LessThan3~7_cout\);

-- Location: LCCOMB_X21_Y9_N12
\cell_generator_i|LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & ((!\cell_generator_i|LessThan3~7_cout\) # (!\cell_generator_i|cell_y_b\(4)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & 
-- (!\cell_generator_i|cell_y_b\(4) & !\cell_generator_i|LessThan3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datab => \cell_generator_i|cell_y_b\(4),
	datad => VCC,
	cin => \cell_generator_i|LessThan3~7_cout\,
	cout => \cell_generator_i|LessThan3~9_cout\);

-- Location: LCCOMB_X21_Y9_N14
\cell_generator_i|LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~11_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\cell_generator_i|cell_y_b\(5) & !\cell_generator_i|LessThan3~9_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & 
-- ((\cell_generator_i|cell_y_b\(5)) # (!\cell_generator_i|LessThan3~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \cell_generator_i|cell_y_b\(5),
	datad => VCC,
	cin => \cell_generator_i|LessThan3~9_cout\,
	cout => \cell_generator_i|LessThan3~11_cout\);

-- Location: LCCOMB_X21_Y9_N16
\cell_generator_i|LessThan3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & ((!\cell_generator_i|LessThan3~11_cout\) # (!\cell_generator_i|cell_y_b\(6)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & 
-- (!\cell_generator_i|cell_y_b\(6) & !\cell_generator_i|LessThan3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datab => \cell_generator_i|cell_y_b\(6),
	datad => VCC,
	cin => \cell_generator_i|LessThan3~11_cout\,
	cout => \cell_generator_i|LessThan3~13_cout\);

-- Location: LCCOMB_X21_Y9_N18
\cell_generator_i|LessThan3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~15_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (\cell_generator_i|cell_y_b\(7) & !\cell_generator_i|LessThan3~13_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- ((\cell_generator_i|cell_y_b\(7)) # (!\cell_generator_i|LessThan3~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datab => \cell_generator_i|cell_y_b\(7),
	datad => VCC,
	cin => \cell_generator_i|LessThan3~13_cout\,
	cout => \cell_generator_i|LessThan3~15_cout\);

-- Location: LCCOMB_X21_Y9_N20
\cell_generator_i|LessThan3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~17_cout\ = CARRY((\cell_generator_i|cell_y_b\(8) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|LessThan3~15_cout\)) # (!\cell_generator_i|cell_y_b\(8) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\) # (!\cell_generator_i|LessThan3~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_b\(8),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|LessThan3~15_cout\,
	cout => \cell_generator_i|LessThan3~17_cout\);

-- Location: LCCOMB_X21_Y9_N22
\cell_generator_i|LessThan3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan3~18_combout\ = (\cell_generator_i|cell_y_b\(9) & (\cell_generator_i|LessThan3~17_cout\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)) # (!\cell_generator_i|cell_y_b\(9) & ((\cell_generator_i|LessThan3~17_cout\) # 
-- (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_b\(9),
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	cin => \cell_generator_i|LessThan3~17_cout\,
	combout => \cell_generator_i|LessThan3~18_combout\);

-- Location: FF_X18_Y11_N31
\cell_generator_i|cell_y_t[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(9));

-- Location: FF_X18_Y11_N29
\cell_generator_i|cell_y_t[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(8));

-- Location: FF_X18_Y11_N27
\cell_generator_i|cell_y_t[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(7));

-- Location: FF_X18_Y11_N25
\cell_generator_i|cell_y_t[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(6));

-- Location: FF_X18_Y11_N23
\cell_generator_i|cell_y_t[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(5));

-- Location: FF_X18_Y11_N21
\cell_generator_i|cell_y_t[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(4));

-- Location: FF_X25_Y10_N27
\cell_generator_i|cell_y_t[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(3));

-- Location: FF_X25_Y10_N25
\cell_generator_i|cell_y_t[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(2));

-- Location: FF_X25_Y10_N23
\cell_generator_i|cell_y_t[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(1));

-- Location: LCCOMB_X25_Y10_N30
\cell_generator_i|cell_y_t[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|cell_y_t[0]~feeder_combout\ = \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	combout => \cell_generator_i|cell_y_t[0]~feeder_combout\);

-- Location: FF_X25_Y10_N31
\cell_generator_i|cell_y_t[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|cell_y_t[0]~feeder_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	ena => \cell_generator_i|cell_y_t~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|cell_y_t\(0));

-- Location: LCCOMB_X21_Y8_N2
\cell_generator_i|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~1_cout\ = CARRY((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & \cell_generator_i|cell_y_t\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \cell_generator_i|cell_y_t\(0),
	datad => VCC,
	cout => \cell_generator_i|LessThan2~1_cout\);

-- Location: LCCOMB_X21_Y8_N4
\cell_generator_i|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~3_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((!\cell_generator_i|LessThan2~1_cout\) # (!\cell_generator_i|cell_y_t\(1)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & 
-- (!\cell_generator_i|cell_y_t\(1) & !\cell_generator_i|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datab => \cell_generator_i|cell_y_t\(1),
	datad => VCC,
	cin => \cell_generator_i|LessThan2~1_cout\,
	cout => \cell_generator_i|LessThan2~3_cout\);

-- Location: LCCOMB_X21_Y8_N6
\cell_generator_i|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & (\cell_generator_i|cell_y_t\(2) & !\cell_generator_i|LessThan2~3_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- ((\cell_generator_i|cell_y_t\(2)) # (!\cell_generator_i|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \cell_generator_i|cell_y_t\(2),
	datad => VCC,
	cin => \cell_generator_i|LessThan2~3_cout\,
	cout => \cell_generator_i|LessThan2~5_cout\);

-- Location: LCCOMB_X21_Y8_N8
\cell_generator_i|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((!\cell_generator_i|LessThan2~5_cout\) # (!\cell_generator_i|cell_y_t\(3)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & 
-- (!\cell_generator_i|cell_y_t\(3) & !\cell_generator_i|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \cell_generator_i|cell_y_t\(3),
	datad => VCC,
	cin => \cell_generator_i|LessThan2~5_cout\,
	cout => \cell_generator_i|LessThan2~7_cout\);

-- Location: LCCOMB_X21_Y8_N10
\cell_generator_i|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~9_cout\ = CARRY((\cell_generator_i|cell_y_t\(4) & ((!\cell_generator_i|LessThan2~7_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\))) # (!\cell_generator_i|cell_y_t\(4) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & !\cell_generator_i|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(4),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	cin => \cell_generator_i|LessThan2~7_cout\,
	cout => \cell_generator_i|LessThan2~9_cout\);

-- Location: LCCOMB_X21_Y8_N12
\cell_generator_i|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~11_cout\ = CARRY((\cell_generator_i|cell_y_t\(5) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\cell_generator_i|LessThan2~9_cout\)) # (!\cell_generator_i|cell_y_t\(5) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\) # (!\cell_generator_i|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(5),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \cell_generator_i|LessThan2~9_cout\,
	cout => \cell_generator_i|LessThan2~11_cout\);

-- Location: LCCOMB_X21_Y8_N14
\cell_generator_i|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & (\cell_generator_i|cell_y_t\(6) & !\cell_generator_i|LessThan2~11_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & 
-- ((\cell_generator_i|cell_y_t\(6)) # (!\cell_generator_i|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datab => \cell_generator_i|cell_y_t\(6),
	datad => VCC,
	cin => \cell_generator_i|LessThan2~11_cout\,
	cout => \cell_generator_i|LessThan2~13_cout\);

-- Location: LCCOMB_X21_Y8_N16
\cell_generator_i|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~15_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & ((!\cell_generator_i|LessThan2~13_cout\) # (!\cell_generator_i|cell_y_t\(7)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- (!\cell_generator_i|cell_y_t\(7) & !\cell_generator_i|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datab => \cell_generator_i|cell_y_t\(7),
	datad => VCC,
	cin => \cell_generator_i|LessThan2~13_cout\,
	cout => \cell_generator_i|LessThan2~15_cout\);

-- Location: LCCOMB_X21_Y8_N18
\cell_generator_i|LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~17_cout\ = CARRY((\cell_generator_i|cell_y_t\(8) & ((!\cell_generator_i|LessThan2~15_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\))) # (!\cell_generator_i|cell_y_t\(8) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(8),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|LessThan2~15_cout\,
	cout => \cell_generator_i|LessThan2~17_cout\);

-- Location: LCCOMB_X21_Y8_N20
\cell_generator_i|LessThan2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan2~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & (\cell_generator_i|LessThan2~17_cout\ & \cell_generator_i|cell_y_t\(9))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
-- ((\cell_generator_i|LessThan2~17_cout\) # (\cell_generator_i|cell_y_t\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datad => \cell_generator_i|cell_y_t\(9),
	cin => \cell_generator_i|LessThan2~17_cout\,
	combout => \cell_generator_i|LessThan2~18_combout\);

-- Location: LCCOMB_X21_Y9_N0
\cell_generator_i|sq_cell_on~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sq_cell_on~0_combout\ = (!\cell_generator_i|LessThan0~18_combout\ & (!\cell_generator_i|LessThan1~18_combout\ & (!\cell_generator_i|LessThan3~18_combout\ & !\cell_generator_i|LessThan2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|LessThan0~18_combout\,
	datab => \cell_generator_i|LessThan1~18_combout\,
	datac => \cell_generator_i|LessThan3~18_combout\,
	datad => \cell_generator_i|LessThan2~18_combout\,
	combout => \cell_generator_i|sq_cell_on~0_combout\);

-- Location: FF_X21_Y9_N1
\cell_generator_i|sq_cell_on_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|sq_cell_on~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|sq_cell_on_reg~q\);

-- Location: LCCOMB_X21_Y9_N2
\cell_generator_i|water_is~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~6_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & (!\cell_generator_i|LessThan2~18_combout\ & !\cell_ctrl_i|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|WideOr14~0_combout\,
	datab => \cell_generator_i|LessThan2~18_combout\,
	datad => \cell_ctrl_i|Mux6~0_combout\,
	combout => \cell_generator_i|water_is~6_combout\);

-- Location: LCCOMB_X21_Y9_N24
\cell_generator_i|water_is~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~7_combout\ = (!\cell_generator_i|LessThan0~18_combout\ & (!\cell_generator_i|LessThan1~18_combout\ & (!\cell_generator_i|LessThan3~18_combout\ & \cell_generator_i|water_is~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|LessThan0~18_combout\,
	datab => \cell_generator_i|LessThan1~18_combout\,
	datac => \cell_generator_i|LessThan3~18_combout\,
	datad => \cell_generator_i|water_is~6_combout\,
	combout => \cell_generator_i|water_is~7_combout\);

-- Location: LCCOMB_X19_Y7_N0
\cell_generator_i|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add8~0_combout\ = (\game_ctrl_i|water_in_progress\(6)) # (\game_ctrl_i|water_in_progress\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_in_progress\(6),
	datad => \game_ctrl_i|water_in_progress\(7),
	combout => \cell_generator_i|Add8~0_combout\);

-- Location: LCCOMB_X19_Y7_N26
\cell_generator_i|Add8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add8~1_combout\ = \game_ctrl_i|water_in_progress\(6) $ (\game_ctrl_i|water_in_progress\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \game_ctrl_i|water_in_progress\(6),
	datad => \game_ctrl_i|water_in_progress\(7),
	combout => \cell_generator_i|Add8~1_combout\);

-- Location: LCCOMB_X21_Y10_N8
\cell_generator_i|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~1_cout\ = CARRY((!\game_ctrl_i|water_in_progress\(0) & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datad => VCC,
	cout => \cell_generator_i|LessThan6~1_cout\);

-- Location: LCCOMB_X21_Y10_N10
\cell_generator_i|LessThan6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~3_cout\ = CARRY((\game_ctrl_i|water_in_progress\(1) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\) # (!\cell_generator_i|LessThan6~1_cout\))) # (!\game_ctrl_i|water_in_progress\(1) & 
-- (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|LessThan6~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(1),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|LessThan6~1_cout\,
	cout => \cell_generator_i|LessThan6~3_cout\);

-- Location: LCCOMB_X21_Y10_N12
\cell_generator_i|LessThan6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & (!\game_ctrl_i|water_in_progress\(2) & !\cell_generator_i|LessThan6~3_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- ((!\cell_generator_i|LessThan6~3_cout\) # (!\game_ctrl_i|water_in_progress\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \game_ctrl_i|water_in_progress\(2),
	datad => VCC,
	cin => \cell_generator_i|LessThan6~3_cout\,
	cout => \cell_generator_i|LessThan6~5_cout\);

-- Location: LCCOMB_X21_Y10_N14
\cell_generator_i|LessThan6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~7_cout\ = CARRY((\game_ctrl_i|water_in_progress\(3) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\) # (!\cell_generator_i|LessThan6~5_cout\))) # (!\game_ctrl_i|water_in_progress\(3) & 
-- (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & !\cell_generator_i|LessThan6~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datad => VCC,
	cin => \cell_generator_i|LessThan6~5_cout\,
	cout => \cell_generator_i|LessThan6~7_cout\);

-- Location: LCCOMB_X21_Y10_N16
\cell_generator_i|LessThan6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~9_cout\ = CARRY((\game_ctrl_i|water_in_progress\(4) & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & !\cell_generator_i|LessThan6~7_cout\)) # (!\game_ctrl_i|water_in_progress\(4) & 
-- ((!\cell_generator_i|LessThan6~7_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(4),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	cin => \cell_generator_i|LessThan6~7_cout\,
	cout => \cell_generator_i|LessThan6~9_cout\);

-- Location: LCCOMB_X21_Y10_N18
\cell_generator_i|LessThan6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~11_cout\ = CARRY((\game_ctrl_i|water_in_progress\(5) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\) # (!\cell_generator_i|LessThan6~9_cout\))) # (!\game_ctrl_i|water_in_progress\(5) & 
-- (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\cell_generator_i|LessThan6~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \game_ctrl_i|water_in_progress\(5),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \cell_generator_i|LessThan6~9_cout\,
	cout => \cell_generator_i|LessThan6~11_cout\);

-- Location: LCCOMB_X21_Y10_N20
\cell_generator_i|LessThan6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & (\game_ctrl_i|water_in_progress\(6) & !\cell_generator_i|LessThan6~11_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & 
-- ((\game_ctrl_i|water_in_progress\(6)) # (!\cell_generator_i|LessThan6~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datab => \game_ctrl_i|water_in_progress\(6),
	datad => VCC,
	cin => \cell_generator_i|LessThan6~11_cout\,
	cout => \cell_generator_i|LessThan6~13_cout\);

-- Location: LCCOMB_X21_Y10_N22
\cell_generator_i|LessThan6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~15_cout\ = CARRY((\cell_generator_i|Add8~1_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & !\cell_generator_i|LessThan6~13_cout\)) # (!\cell_generator_i|Add8~1_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\) # (!\cell_generator_i|LessThan6~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add8~1_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => VCC,
	cin => \cell_generator_i|LessThan6~13_cout\,
	cout => \cell_generator_i|LessThan6~15_cout\);

-- Location: LCCOMB_X21_Y10_N24
\cell_generator_i|LessThan6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan6~16_combout\ = (\cell_generator_i|Add8~0_combout\ & (!\cell_generator_i|LessThan6~15_cout\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\)) # (!\cell_generator_i|Add8~0_combout\ & 
-- ((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\) # (!\cell_generator_i|LessThan6~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add8~0_combout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	cin => \cell_generator_i|LessThan6~15_cout\,
	combout => \cell_generator_i|LessThan6~16_combout\);

-- Location: LCCOMB_X19_Y11_N0
\cell_generator_i|water_is~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~0_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\) # ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	combout => \cell_generator_i|water_is~0_combout\);

-- Location: LCCOMB_X19_Y11_N2
\cell_generator_i|water_is~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~1_combout\ = (\game_ctrl_i|WideOr14~0_combout\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((!\cell_generator_i|water_is~0_combout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\) # (\cell_generator_i|water_is~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datac => \game_ctrl_i|WideOr14~0_combout\,
	datad => \cell_generator_i|water_is~0_combout\,
	combout => \cell_generator_i|water_is~1_combout\);

-- Location: LCCOMB_X21_Y10_N0
\cell_generator_i|water_is~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~2_combout\ = ((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	combout => \cell_generator_i|water_is~2_combout\);

-- Location: LCCOMB_X19_Y11_N4
\cell_generator_i|water_is~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~3_combout\ = (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	combout => \cell_generator_i|water_is~3_combout\);

-- Location: LCCOMB_X19_Y11_N26
\cell_generator_i|water_is~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~4_combout\ = (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\cell_generator_i|water_is~3_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
-- !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \cell_generator_i|water_is~3_combout\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	combout => \cell_generator_i|water_is~4_combout\);

-- Location: LCCOMB_X19_Y11_N28
\cell_generator_i|water_is~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~5_combout\ = (!\cell_generator_i|LessThan6~16_combout\ & (\cell_generator_i|water_is~1_combout\ & (\cell_generator_i|water_is~2_combout\ & \cell_generator_i|water_is~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|LessThan6~16_combout\,
	datab => \cell_generator_i|water_is~1_combout\,
	datac => \cell_generator_i|water_is~2_combout\,
	datad => \cell_generator_i|water_is~4_combout\,
	combout => \cell_generator_i|water_is~5_combout\);

-- Location: LCCOMB_X22_Y8_N0
\cell_generator_i|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~1_cout\ = CARRY(\cell_generator_i|cell_y_t\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(1),
	datad => VCC,
	cout => \cell_generator_i|Add13~1_cout\);

-- Location: LCCOMB_X22_Y8_N2
\cell_generator_i|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~2_combout\ = (\cell_generator_i|cell_y_t\(2) & (\cell_generator_i|Add13~1_cout\ & VCC)) # (!\cell_generator_i|cell_y_t\(2) & (!\cell_generator_i|Add13~1_cout\))
-- \cell_generator_i|Add13~3\ = CARRY((!\cell_generator_i|cell_y_t\(2) & !\cell_generator_i|Add13~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(2),
	datad => VCC,
	cin => \cell_generator_i|Add13~1_cout\,
	combout => \cell_generator_i|Add13~2_combout\,
	cout => \cell_generator_i|Add13~3\);

-- Location: LCCOMB_X22_Y8_N4
\cell_generator_i|Add13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~4_combout\ = (\cell_generator_i|cell_y_t\(3) & ((GND) # (!\cell_generator_i|Add13~3\))) # (!\cell_generator_i|cell_y_t\(3) & (\cell_generator_i|Add13~3\ $ (GND)))
-- \cell_generator_i|Add13~5\ = CARRY((\cell_generator_i|cell_y_t\(3)) # (!\cell_generator_i|Add13~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(3),
	datad => VCC,
	cin => \cell_generator_i|Add13~3\,
	combout => \cell_generator_i|Add13~4_combout\,
	cout => \cell_generator_i|Add13~5\);

-- Location: LCCOMB_X22_Y8_N6
\cell_generator_i|Add13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~6_combout\ = (\cell_generator_i|cell_y_t\(4) & (!\cell_generator_i|Add13~5\)) # (!\cell_generator_i|cell_y_t\(4) & ((\cell_generator_i|Add13~5\) # (GND)))
-- \cell_generator_i|Add13~7\ = CARRY((!\cell_generator_i|Add13~5\) # (!\cell_generator_i|cell_y_t\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(4),
	datad => VCC,
	cin => \cell_generator_i|Add13~5\,
	combout => \cell_generator_i|Add13~6_combout\,
	cout => \cell_generator_i|Add13~7\);

-- Location: LCCOMB_X22_Y8_N8
\cell_generator_i|Add13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~8_combout\ = (\cell_generator_i|cell_y_t\(5) & (\cell_generator_i|Add13~7\ $ (GND))) # (!\cell_generator_i|cell_y_t\(5) & (!\cell_generator_i|Add13~7\ & VCC))
-- \cell_generator_i|Add13~9\ = CARRY((\cell_generator_i|cell_y_t\(5) & !\cell_generator_i|Add13~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(5),
	datad => VCC,
	cin => \cell_generator_i|Add13~7\,
	combout => \cell_generator_i|Add13~8_combout\,
	cout => \cell_generator_i|Add13~9\);

-- Location: LCCOMB_X22_Y8_N10
\cell_generator_i|Add13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~10_combout\ = (\cell_generator_i|cell_y_t\(6) & (!\cell_generator_i|Add13~9\)) # (!\cell_generator_i|cell_y_t\(6) & ((\cell_generator_i|Add13~9\) # (GND)))
-- \cell_generator_i|Add13~11\ = CARRY((!\cell_generator_i|Add13~9\) # (!\cell_generator_i|cell_y_t\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(6),
	datad => VCC,
	cin => \cell_generator_i|Add13~9\,
	combout => \cell_generator_i|Add13~10_combout\,
	cout => \cell_generator_i|Add13~11\);

-- Location: LCCOMB_X22_Y8_N12
\cell_generator_i|Add13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~12_combout\ = (\cell_generator_i|cell_y_t\(7) & (\cell_generator_i|Add13~11\ $ (GND))) # (!\cell_generator_i|cell_y_t\(7) & (!\cell_generator_i|Add13~11\ & VCC))
-- \cell_generator_i|Add13~13\ = CARRY((\cell_generator_i|cell_y_t\(7) & !\cell_generator_i|Add13~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(7),
	datad => VCC,
	cin => \cell_generator_i|Add13~11\,
	combout => \cell_generator_i|Add13~12_combout\,
	cout => \cell_generator_i|Add13~13\);

-- Location: LCCOMB_X22_Y8_N14
\cell_generator_i|Add13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~14_combout\ = (\cell_generator_i|cell_y_t\(8) & (!\cell_generator_i|Add13~13\)) # (!\cell_generator_i|cell_y_t\(8) & ((\cell_generator_i|Add13~13\) # (GND)))
-- \cell_generator_i|Add13~15\ = CARRY((!\cell_generator_i|Add13~13\) # (!\cell_generator_i|cell_y_t\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(8),
	datad => VCC,
	cin => \cell_generator_i|Add13~13\,
	combout => \cell_generator_i|Add13~14_combout\,
	cout => \cell_generator_i|Add13~15\);

-- Location: LCCOMB_X22_Y8_N16
\cell_generator_i|Add13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add13~16_combout\ = \cell_generator_i|Add13~15\ $ (!\cell_generator_i|cell_y_t\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|cell_y_t\(9),
	cin => \cell_generator_i|Add13~15\,
	combout => \cell_generator_i|Add13~16_combout\);

-- Location: LCCOMB_X22_Y6_N12
\cell_generator_i|LessThan12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~1_cout\ = CARRY((!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & \cell_generator_i|cell_y_t\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \cell_generator_i|cell_y_t\(0),
	datad => VCC,
	cout => \cell_generator_i|LessThan12~1_cout\);

-- Location: LCCOMB_X22_Y6_N14
\cell_generator_i|LessThan12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~3_cout\ = CARRY((\cell_generator_i|cell_y_t\(1) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\) # (!\cell_generator_i|LessThan12~1_cout\))) # (!\cell_generator_i|cell_y_t\(1) & 
-- (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|LessThan12~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(1),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~1_cout\,
	cout => \cell_generator_i|LessThan12~3_cout\);

-- Location: LCCOMB_X22_Y6_N16
\cell_generator_i|LessThan12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~5_cout\ = CARRY((\cell_generator_i|Add13~2_combout\ & ((!\cell_generator_i|LessThan12~3_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\))) # (!\cell_generator_i|Add13~2_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & !\cell_generator_i|LessThan12~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add13~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~3_cout\,
	cout => \cell_generator_i|LessThan12~5_cout\);

-- Location: LCCOMB_X22_Y6_N18
\cell_generator_i|LessThan12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((!\cell_generator_i|LessThan12~5_cout\) # (!\cell_generator_i|Add13~4_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & 
-- (!\cell_generator_i|Add13~4_combout\ & !\cell_generator_i|LessThan12~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \cell_generator_i|Add13~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~5_cout\,
	cout => \cell_generator_i|LessThan12~7_cout\);

-- Location: LCCOMB_X22_Y6_N20
\cell_generator_i|LessThan12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~9_cout\ = CARRY((\cell_generator_i|Add13~6_combout\ & ((!\cell_generator_i|LessThan12~7_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\))) # (!\cell_generator_i|Add13~6_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & !\cell_generator_i|LessThan12~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add13~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~7_cout\,
	cout => \cell_generator_i|LessThan12~9_cout\);

-- Location: LCCOMB_X22_Y6_N22
\cell_generator_i|LessThan12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~11_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & ((!\cell_generator_i|LessThan12~9_cout\) # (!\cell_generator_i|Add13~8_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & 
-- (!\cell_generator_i|Add13~8_combout\ & !\cell_generator_i|LessThan12~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \cell_generator_i|Add13~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~9_cout\,
	cout => \cell_generator_i|LessThan12~11_cout\);

-- Location: LCCOMB_X22_Y6_N24
\cell_generator_i|LessThan12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~13_cout\ = CARRY((\cell_generator_i|Add13~10_combout\ & ((!\cell_generator_i|LessThan12~11_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\))) # (!\cell_generator_i|Add13~10_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & !\cell_generator_i|LessThan12~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add13~10_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~11_cout\,
	cout => \cell_generator_i|LessThan12~13_cout\);

-- Location: LCCOMB_X22_Y6_N26
\cell_generator_i|LessThan12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~15_cout\ = CARRY((\cell_generator_i|Add13~12_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & !\cell_generator_i|LessThan12~13_cout\)) # (!\cell_generator_i|Add13~12_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\) # (!\cell_generator_i|LessThan12~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add13~12_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~13_cout\,
	cout => \cell_generator_i|LessThan12~15_cout\);

-- Location: LCCOMB_X22_Y6_N28
\cell_generator_i|LessThan12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~17_cout\ = CARRY((\cell_generator_i|Add13~14_combout\ & ((!\cell_generator_i|LessThan12~15_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\))) # (!\cell_generator_i|Add13~14_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|LessThan12~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add13~14_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|LessThan12~15_cout\,
	cout => \cell_generator_i|LessThan12~17_cout\);

-- Location: LCCOMB_X22_Y6_N30
\cell_generator_i|LessThan12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan12~18_combout\ = (\cell_generator_i|Add13~16_combout\ & ((\cell_generator_i|LessThan12~17_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\))) # (!\cell_generator_i|Add13~16_combout\ & 
-- (\cell_generator_i|LessThan12~17_cout\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add13~16_combout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	cin => \cell_generator_i|LessThan12~17_cout\,
	combout => \cell_generator_i|LessThan12~18_combout\);

-- Location: LCCOMB_X17_Y7_N14
\cell_generator_i|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~0_combout\ = (\cell_generator_i|cell_y_t\(0) & (\cell_generator_i|cell_y_t\(1) $ (VCC))) # (!\cell_generator_i|cell_y_t\(0) & (\cell_generator_i|cell_y_t\(1) & VCC))
-- \cell_generator_i|Add14~1\ = CARRY((\cell_generator_i|cell_y_t\(0) & \cell_generator_i|cell_y_t\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(0),
	datab => \cell_generator_i|cell_y_t\(1),
	datad => VCC,
	combout => \cell_generator_i|Add14~0_combout\,
	cout => \cell_generator_i|Add14~1\);

-- Location: LCCOMB_X17_Y7_N16
\cell_generator_i|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~2_combout\ = (\cell_generator_i|cell_y_t\(2) & (!\cell_generator_i|Add14~1\)) # (!\cell_generator_i|cell_y_t\(2) & ((\cell_generator_i|Add14~1\) # (GND)))
-- \cell_generator_i|Add14~3\ = CARRY((!\cell_generator_i|Add14~1\) # (!\cell_generator_i|cell_y_t\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(2),
	datad => VCC,
	cin => \cell_generator_i|Add14~1\,
	combout => \cell_generator_i|Add14~2_combout\,
	cout => \cell_generator_i|Add14~3\);

-- Location: LCCOMB_X17_Y7_N18
\cell_generator_i|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~4_combout\ = (\cell_generator_i|cell_y_t\(3) & (\cell_generator_i|Add14~3\ $ (GND))) # (!\cell_generator_i|cell_y_t\(3) & (!\cell_generator_i|Add14~3\ & VCC))
-- \cell_generator_i|Add14~5\ = CARRY((\cell_generator_i|cell_y_t\(3) & !\cell_generator_i|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(3),
	datad => VCC,
	cin => \cell_generator_i|Add14~3\,
	combout => \cell_generator_i|Add14~4_combout\,
	cout => \cell_generator_i|Add14~5\);

-- Location: LCCOMB_X17_Y7_N20
\cell_generator_i|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~6_combout\ = (\cell_generator_i|cell_y_t\(4) & (\cell_generator_i|Add14~5\ & VCC)) # (!\cell_generator_i|cell_y_t\(4) & (!\cell_generator_i|Add14~5\))
-- \cell_generator_i|Add14~7\ = CARRY((!\cell_generator_i|cell_y_t\(4) & !\cell_generator_i|Add14~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(4),
	datad => VCC,
	cin => \cell_generator_i|Add14~5\,
	combout => \cell_generator_i|Add14~6_combout\,
	cout => \cell_generator_i|Add14~7\);

-- Location: LCCOMB_X17_Y7_N22
\cell_generator_i|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~8_combout\ = (\cell_generator_i|cell_y_t\(5) & (\cell_generator_i|Add14~7\ $ (GND))) # (!\cell_generator_i|cell_y_t\(5) & (!\cell_generator_i|Add14~7\ & VCC))
-- \cell_generator_i|Add14~9\ = CARRY((\cell_generator_i|cell_y_t\(5) & !\cell_generator_i|Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(5),
	datad => VCC,
	cin => \cell_generator_i|Add14~7\,
	combout => \cell_generator_i|Add14~8_combout\,
	cout => \cell_generator_i|Add14~9\);

-- Location: LCCOMB_X17_Y7_N24
\cell_generator_i|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~10_combout\ = (\cell_generator_i|cell_y_t\(6) & (!\cell_generator_i|Add14~9\)) # (!\cell_generator_i|cell_y_t\(6) & ((\cell_generator_i|Add14~9\) # (GND)))
-- \cell_generator_i|Add14~11\ = CARRY((!\cell_generator_i|Add14~9\) # (!\cell_generator_i|cell_y_t\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(6),
	datad => VCC,
	cin => \cell_generator_i|Add14~9\,
	combout => \cell_generator_i|Add14~10_combout\,
	cout => \cell_generator_i|Add14~11\);

-- Location: LCCOMB_X17_Y7_N26
\cell_generator_i|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~12_combout\ = (\cell_generator_i|cell_y_t\(7) & (\cell_generator_i|Add14~11\ $ (GND))) # (!\cell_generator_i|cell_y_t\(7) & (!\cell_generator_i|Add14~11\ & VCC))
-- \cell_generator_i|Add14~13\ = CARRY((\cell_generator_i|cell_y_t\(7) & !\cell_generator_i|Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(7),
	datad => VCC,
	cin => \cell_generator_i|Add14~11\,
	combout => \cell_generator_i|Add14~12_combout\,
	cout => \cell_generator_i|Add14~13\);

-- Location: LCCOMB_X17_Y7_N28
\cell_generator_i|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~14_combout\ = (\cell_generator_i|cell_y_t\(8) & (!\cell_generator_i|Add14~13\)) # (!\cell_generator_i|cell_y_t\(8) & ((\cell_generator_i|Add14~13\) # (GND)))
-- \cell_generator_i|Add14~15\ = CARRY((!\cell_generator_i|Add14~13\) # (!\cell_generator_i|cell_y_t\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(8),
	datad => VCC,
	cin => \cell_generator_i|Add14~13\,
	combout => \cell_generator_i|Add14~14_combout\,
	cout => \cell_generator_i|Add14~15\);

-- Location: LCCOMB_X17_Y7_N30
\cell_generator_i|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add14~16_combout\ = \cell_generator_i|cell_y_t\(9) $ (!\cell_generator_i|Add14~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(9),
	cin => \cell_generator_i|Add14~15\,
	combout => \cell_generator_i|Add14~16_combout\);

-- Location: LCCOMB_X22_Y7_N2
\cell_generator_i|LessThan13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~1_cout\ = CARRY((\cell_generator_i|cell_y_t\(0) & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datad => VCC,
	cout => \cell_generator_i|LessThan13~1_cout\);

-- Location: LCCOMB_X22_Y7_N4
\cell_generator_i|LessThan13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~3_cout\ = CARRY((\cell_generator_i|Add14~0_combout\ & ((!\cell_generator_i|LessThan13~1_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\))) # (!\cell_generator_i|Add14~0_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|LessThan13~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add14~0_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~1_cout\,
	cout => \cell_generator_i|LessThan13~3_cout\);

-- Location: LCCOMB_X22_Y7_N6
\cell_generator_i|LessThan13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((!\cell_generator_i|LessThan13~3_cout\) # (!\cell_generator_i|Add14~2_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- (!\cell_generator_i|Add14~2_combout\ & !\cell_generator_i|LessThan13~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \cell_generator_i|Add14~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~3_cout\,
	cout => \cell_generator_i|LessThan13~5_cout\);

-- Location: LCCOMB_X22_Y7_N8
\cell_generator_i|LessThan13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (\cell_generator_i|Add14~4_combout\ & !\cell_generator_i|LessThan13~5_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & 
-- ((\cell_generator_i|Add14~4_combout\) # (!\cell_generator_i|LessThan13~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \cell_generator_i|Add14~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~5_cout\,
	cout => \cell_generator_i|LessThan13~7_cout\);

-- Location: LCCOMB_X22_Y7_N10
\cell_generator_i|LessThan13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~9_cout\ = CARRY((\cell_generator_i|Add14~6_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & !\cell_generator_i|LessThan13~7_cout\)) # (!\cell_generator_i|Add14~6_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\) # (!\cell_generator_i|LessThan13~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add14~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~7_cout\,
	cout => \cell_generator_i|LessThan13~9_cout\);

-- Location: LCCOMB_X22_Y7_N12
\cell_generator_i|LessThan13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~11_cout\ = CARRY((\cell_generator_i|Add14~8_combout\ & ((!\cell_generator_i|LessThan13~9_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\))) # (!\cell_generator_i|Add14~8_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\cell_generator_i|LessThan13~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add14~8_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~9_cout\,
	cout => \cell_generator_i|LessThan13~11_cout\);

-- Location: LCCOMB_X22_Y7_N14
\cell_generator_i|LessThan13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~13_cout\ = CARRY((\cell_generator_i|Add14~10_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & !\cell_generator_i|LessThan13~11_cout\)) # (!\cell_generator_i|Add14~10_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\) # (!\cell_generator_i|LessThan13~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add14~10_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~11_cout\,
	cout => \cell_generator_i|LessThan13~13_cout\);

-- Location: LCCOMB_X22_Y7_N16
\cell_generator_i|LessThan13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~15_cout\ = CARRY((\cell_generator_i|Add14~12_combout\ & ((!\cell_generator_i|LessThan13~13_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\))) # (!\cell_generator_i|Add14~12_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & !\cell_generator_i|LessThan13~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add14~12_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~13_cout\,
	cout => \cell_generator_i|LessThan13~15_cout\);

-- Location: LCCOMB_X22_Y7_N18
\cell_generator_i|LessThan13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~17_cout\ = CARRY((\cell_generator_i|Add14~14_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|LessThan13~15_cout\)) # (!\cell_generator_i|Add14~14_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\) # (!\cell_generator_i|LessThan13~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add14~14_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|LessThan13~15_cout\,
	cout => \cell_generator_i|LessThan13~17_cout\);

-- Location: LCCOMB_X22_Y7_N20
\cell_generator_i|LessThan13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan13~18_combout\ = (\cell_generator_i|Add14~16_combout\ & (\cell_generator_i|LessThan13~17_cout\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)) # (!\cell_generator_i|Add14~16_combout\ & 
-- ((\cell_generator_i|LessThan13~17_cout\) # (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add14~16_combout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	cin => \cell_generator_i|LessThan13~17_cout\,
	combout => \cell_generator_i|LessThan13~18_combout\);

-- Location: LCCOMB_X22_Y7_N0
\cell_generator_i|water_is~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~8_combout\ = (!\cell_generator_i|LessThan12~18_combout\ & !\cell_generator_i|LessThan13~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cell_generator_i|LessThan12~18_combout\,
	datad => \cell_generator_i|LessThan13~18_combout\,
	combout => \cell_generator_i|water_is~8_combout\);

-- Location: LCCOMB_X23_Y16_N10
\cell_generator_i|rom_addr[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[6]~0_combout\ = (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ $ 
-- (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \cell_generator_i|rom_addr[6]~0_combout\);

-- Location: LCCOMB_X24_Y16_N22
\cell_generator_i|rom_addr[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[6]~7_combout\ = (\random_decoder_fifo_i|komp3_sig\(1) & \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \random_decoder_fifo_i|komp3_sig\(1),
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \cell_generator_i|rom_addr[6]~7_combout\);

-- Location: LCCOMB_X23_Y16_N30
\cell_generator_i|rom_addr[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[6]~1_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\) # (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ $ 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \cell_generator_i|rom_addr[6]~1_combout\);

-- Location: LCCOMB_X23_Y16_N28
\cell_generator_i|rom_addr[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[6]~2_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\) # ((!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \cell_generator_i|rom_addr[6]~2_combout\);

-- Location: M9K_X27_Y18_N0
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000F80000000000008000000000000002AA0000000000000082000000000000008800000000000000A00000000000000080000000000000000000000000000000000000000000001111001111000000000000000000000000010001000000000000000000000000001100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000F800000000000AAA000000000000000800000000000000A00000000000000200000000000000080200000000000002A80000000000000000000000000000000000000000000011110011110000000000000000000000000100010000000000000000000000000011001100000000000000000000000000000000000000000000F8000000000002A8000000000000080200000000000000A00000000000000200000000000000080200000000000002A800000000000000000000000000000000000000000000111100111100000000000000000000000001000100000000000000000000000000110011000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000452AAAAAA8000000050000000000000000000000000000000445000000000000000050000000000044400100000000000000000000000000000AAAAAA8000000000000000000000044400000000000000000000150000000440000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAA8000000011000011000000000000000000000000010000000000000000000000000000001100000000000000000000000000000010AAAAAA8000000110000000000000050000000000000000440000150000000451000000000000000000000000000000400000000",
	mem_init0 => X"00000000000000000000000000F80000000000AAAAAAAAAA000000000000000000000044000110000000000005000000000000440051114500000000400000000000000000000000000000AAAAAAAAAA00000000440000000000000000000000000000000444044000000000000000000000000044444440000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000005000000000000000800000000000000080000000000000008000000000000000800000000000000080000000000000008000000000000000800000000000000080000000000000008000000000000003C0000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "pipemania-fpga-game.TOP0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N24
\cell_generator_i|rom_addr[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[6]~8_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\)))) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & ((\random_decoder_fifo_i|komp1_sig\(1)))) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a4~portadataout\,
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \random_decoder_fifo_i|komp1_sig\(1),
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_generator_i|rom_addr[6]~8_combout\);

-- Location: LCCOMB_X24_Y16_N30
\cell_generator_i|rom_addr[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[6]~9_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\cell_generator_i|rom_addr[6]~8_combout\ & ((\random_decoder_fifo_i|komp2_sig\(1)))) # 
-- (!\cell_generator_i|rom_addr[6]~8_combout\ & (\random_decoder_fifo_i|komp0_sig\(1))))) # (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\cell_generator_i|rom_addr[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|komp0_sig\(1),
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \random_decoder_fifo_i|komp2_sig\(1),
	datad => \cell_generator_i|rom_addr[6]~8_combout\,
	combout => \cell_generator_i|rom_addr[6]~9_combout\);

-- Location: LCCOMB_X23_Y16_N14
\cell_generator_i|rom_addr[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[6]~10_combout\ = (\cell_generator_i|rom_addr[6]~1_combout\ & ((\cell_generator_i|rom_addr[6]~2_combout\ & (\cell_generator_i|rom_addr[6]~9_combout\)) # (!\cell_generator_i|rom_addr[6]~2_combout\ & 
-- ((\bram_i|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0\))))) # (!\cell_generator_i|rom_addr[6]~1_combout\ & (!\cell_generator_i|rom_addr[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[6]~1_combout\,
	datab => \cell_generator_i|rom_addr[6]~2_combout\,
	datac => \cell_generator_i|rom_addr[6]~9_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0\,
	combout => \cell_generator_i|rom_addr[6]~10_combout\);

-- Location: LCCOMB_X24_Y16_N18
\cell_generator_i|rom_addr[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr\(6) = (\cell_generator_i|rom_addr[6]~0_combout\ & ((\cell_generator_i|rom_addr[6]~10_combout\ & (\cell_generator_i|rom_addr[6]~7_combout\)) # (!\cell_generator_i|rom_addr[6]~10_combout\ & 
-- ((\random_decoder_fifo_i|komp4_sig\(1)))))) # (!\cell_generator_i|rom_addr[6]~0_combout\ & (((\cell_generator_i|rom_addr[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[6]~0_combout\,
	datab => \cell_generator_i|rom_addr[6]~7_combout\,
	datac => \random_decoder_fifo_i|komp4_sig\(1),
	datad => \cell_generator_i|rom_addr[6]~10_combout\,
	combout => \cell_generator_i|rom_addr\(6));

-- Location: FF_X24_Y16_N19
\cell_generator_i|sig_typ_roury2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|rom_addr\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|sig_typ_roury2\(1));

-- Location: LCCOMB_X22_Y16_N26
\cell_ctrl_i|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Mux3~0_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & (\random_decoder_fifo_i|komp1_sig\(2))) # (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & 
-- ((\random_decoder_fifo_i|komp4_sig\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datac => \random_decoder_fifo_i|komp1_sig\(2),
	datad => \random_decoder_fifo_i|komp4_sig\(2),
	combout => \cell_ctrl_i|Mux3~0_combout\);

-- Location: LCCOMB_X22_Y16_N28
\cell_generator_i|rom_addr[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[8]~11_combout\ = (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\) # 
-- (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_generator_i|rom_addr[8]~11_combout\);

-- Location: LCCOMB_X22_Y16_N20
\cell_generator_i|rom_addr[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[8]~13_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))) # (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_generator_i|rom_addr[8]~13_combout\);

-- Location: LCCOMB_X22_Y16_N18
\cell_generator_i|rom_addr[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[8]~12_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\) # ((!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & 
-- !\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_generator_i|rom_addr[8]~12_combout\);

-- Location: LCCOMB_X22_Y16_N6
\cell_ctrl_i|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Mux3~1_combout\ = (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & (\random_decoder_fifo_i|komp0_sig\(2))) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & ((\random_decoder_fifo_i|komp3_sig\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|komp0_sig\(2),
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datac => \random_decoder_fifo_i|komp3_sig\(2),
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_ctrl_i|Mux3~1_combout\);

-- Location: LCCOMB_X22_Y16_N0
\cell_ctrl_i|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Mux3~2_combout\ = (\cell_ctrl_i|Mux3~1_combout\) # ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & (\random_decoder_fifo_i|komp2_sig\(2) & \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|Mux3~1_combout\,
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datac => \random_decoder_fifo_i|komp2_sig\(2),
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_ctrl_i|Mux3~2_combout\);

-- Location: LCCOMB_X22_Y16_N14
\cell_generator_i|rom_addr[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[7]~14_combout\ = (\cell_generator_i|rom_addr[8]~13_combout\ & (((\cell_ctrl_i|Mux3~2_combout\)) # (!\cell_generator_i|rom_addr[8]~12_combout\))) # (!\cell_generator_i|rom_addr[8]~13_combout\ & 
-- (\cell_generator_i|rom_addr[8]~12_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[8]~13_combout\,
	datab => \cell_generator_i|rom_addr[8]~12_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0\,
	datad => \cell_ctrl_i|Mux3~2_combout\,
	combout => \cell_generator_i|rom_addr[7]~14_combout\);

-- Location: LCCOMB_X22_Y16_N8
\cell_generator_i|rom_addr[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr\(7) = (\cell_generator_i|rom_addr[8]~11_combout\ & ((\cell_generator_i|rom_addr[7]~14_combout\ & (\cell_ctrl_i|Mux3~0_combout\)) # (!\cell_generator_i|rom_addr[7]~14_combout\ & 
-- ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a5\))))) # (!\cell_generator_i|rom_addr[8]~11_combout\ & (((\cell_generator_i|rom_addr[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|Mux3~0_combout\,
	datab => \cell_generator_i|rom_addr[8]~11_combout\,
	datac => \cell_generator_i|rom_addr[7]~14_combout\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a5\,
	combout => \cell_generator_i|rom_addr\(7));

-- Location: LCCOMB_X22_Y16_N4
\cell_generator_i|sig_typ_roury2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_typ_roury2[2]~feeder_combout\ = \cell_generator_i|rom_addr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|rom_addr\(7),
	combout => \cell_generator_i|sig_typ_roury2[2]~feeder_combout\);

-- Location: FF_X22_Y16_N5
\cell_generator_i|sig_typ_roury2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|sig_typ_roury2[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|sig_typ_roury2\(2));

-- Location: M9K_X27_Y22_N0
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000550000000000004000000000000001550000000000000041000000000000004400000000000000500000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000550000000000055500000000000000040000000000000050000000000000010000000000000004010000000000000154000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055000000000001540000000000000401000000000000005000000000000001000000000000000401000000000000015400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000001555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000550000000000555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055555555550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "pipemania-fpga-game.TOP0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y16_N2
\cell_generator_i|rom_addr[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[8]~15_combout\ = (\cell_generator_i|rom_addr[8]~13_combout\ & (((\cell_ctrl_i|Mux3~2_combout\)) # (!\cell_generator_i|rom_addr[8]~12_combout\))) # (!\cell_generator_i|rom_addr[8]~13_combout\ & 
-- (\cell_generator_i|rom_addr[8]~12_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[8]~13_combout\,
	datab => \cell_generator_i|rom_addr[8]~12_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0\,
	datad => \cell_ctrl_i|Mux3~2_combout\,
	combout => \cell_generator_i|rom_addr[8]~15_combout\);

-- Location: LCCOMB_X22_Y16_N12
\cell_generator_i|rom_addr[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr\(8) = (\cell_generator_i|rom_addr[8]~15_combout\ & (((\cell_ctrl_i|Mux3~0_combout\) # (!\cell_generator_i|rom_addr[8]~11_combout\)))) # (!\cell_generator_i|rom_addr[8]~15_combout\ & 
-- (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6~portadataout\ & ((\cell_generator_i|rom_addr[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a6~portadataout\,
	datab => \cell_generator_i|rom_addr[8]~15_combout\,
	datac => \cell_ctrl_i|Mux3~0_combout\,
	datad => \cell_generator_i|rom_addr[8]~11_combout\,
	combout => \cell_generator_i|rom_addr\(8));

-- Location: LCCOMB_X22_Y16_N22
\cell_generator_i|sig_typ_roury2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_typ_roury2[3]~feeder_combout\ = \cell_generator_i|rom_addr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|rom_addr\(8),
	combout => \cell_generator_i|sig_typ_roury2[3]~feeder_combout\);

-- Location: FF_X22_Y16_N23
\cell_generator_i|sig_typ_roury2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|sig_typ_roury2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|sig_typ_roury2\(3));

-- Location: LCCOMB_X16_Y13_N16
\cell_generator_i|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~0_combout\ = (!\cell_generator_i|sig_typ_roury2\(2) & (\bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\ & !\cell_generator_i|sig_typ_roury2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|sig_typ_roury2\(2),
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\,
	datad => \cell_generator_i|sig_typ_roury2\(3),
	combout => \cell_generator_i|process_5~0_combout\);

-- Location: M9K_X15_Y17_N0
\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000004500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025250C252500000003030C030300000003053305030000000303330303000000030533050300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000004500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025250C252500000003030C03030000000305330503000000030333030300000003053305030000000000000000000000000000000000000000004500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025250C252500000003030C03030000000305330503000000030333030300000003053305030000000000000000",
	mem_init1 => X"00000000000000000000000C000000000000009400000000000000C20C330CC0000000C00C330CC0000000C904333330000000CCCC133330000000158C3133300000000C000000000000000C000000000000000C004040C000000095033330C0000000CCC333324000000018C333333000000000C330433000000000C0000000000000000000000000000000000000000000000000000000000000025050425000000000330330300000000050433030000000003033303000000000514040300000000000000000000000040000000000000026004040C0000000A0433330C0000000C90333324000000018C333333000000030C330433000000004C0000000",
	mem_init0 => X"000000000000000000000000004500000000000000000000000000CCCC33330300000054CC315303000000CCC433331300000008CC102181000000104C3043030000000000000000000000000000000000000000940CC0C0000000000C0CC0C0000000001494C940000000000CCCCCC0000000001418418000000000000000000000000000000000000000000000000000000050000000000000000000000000000000000000000100000000000000000000000000000004000000000000000400000000000000040000000000000004000000000000000400000000000000040000000000000004000000000000000400000000000000100000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "pipemania-fpga-game.TOP0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N6
\cell_generator_i|rom_addr[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[5]~4_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & (((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\)))) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\random_decoder_fifo_i|komp0_sig\(0))) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \random_decoder_fifo_i|komp0_sig\(0),
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a3~portadataout\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \cell_generator_i|rom_addr[5]~4_combout\);

-- Location: LCCOMB_X24_Y16_N16
\cell_generator_i|rom_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[5]~5_combout\ = (\cell_generator_i|rom_addr[5]~4_combout\ & (((\random_decoder_fifo_i|komp2_sig\(0))) # (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))) # (!\cell_generator_i|rom_addr[5]~4_combout\ & 
-- (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & ((\random_decoder_fifo_i|komp1_sig\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[5]~4_combout\,
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datac => \random_decoder_fifo_i|komp2_sig\(0),
	datad => \random_decoder_fifo_i|komp1_sig\(0),
	combout => \cell_generator_i|rom_addr[5]~5_combout\);

-- Location: LCCOMB_X24_Y16_N4
\cell_generator_i|rom_addr[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[5]~6_combout\ = (\cell_generator_i|rom_addr[6]~2_combout\ & (\cell_generator_i|rom_addr[6]~1_combout\ & ((\cell_generator_i|rom_addr[5]~5_combout\)))) # (!\cell_generator_i|rom_addr[6]~2_combout\ & 
-- (((\bram_i|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0\)) # (!\cell_generator_i|rom_addr[6]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[6]~2_combout\,
	datab => \cell_generator_i|rom_addr[6]~1_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0\,
	datad => \cell_generator_i|rom_addr[5]~5_combout\,
	combout => \cell_generator_i|rom_addr[5]~6_combout\);

-- Location: LCCOMB_X24_Y16_N26
\cell_generator_i|rom_addr[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr[5]~3_combout\ = (\random_decoder_fifo_i|komp3_sig\(0) & \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \random_decoder_fifo_i|komp3_sig\(0),
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \cell_generator_i|rom_addr[5]~3_combout\);

-- Location: LCCOMB_X24_Y16_N10
\cell_generator_i|rom_addr[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|rom_addr\(5) = (\cell_generator_i|rom_addr[6]~0_combout\ & ((\cell_generator_i|rom_addr[5]~6_combout\ & ((\cell_generator_i|rom_addr[5]~3_combout\))) # (!\cell_generator_i|rom_addr[5]~6_combout\ & 
-- (\random_decoder_fifo_i|komp4_sig\(0))))) # (!\cell_generator_i|rom_addr[6]~0_combout\ & (((\cell_generator_i|rom_addr[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[6]~0_combout\,
	datab => \random_decoder_fifo_i|komp4_sig\(0),
	datac => \cell_generator_i|rom_addr[5]~6_combout\,
	datad => \cell_generator_i|rom_addr[5]~3_combout\,
	combout => \cell_generator_i|rom_addr\(5));

-- Location: FF_X24_Y16_N11
\cell_generator_i|sig_typ_roury2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|rom_addr\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|sig_typ_roury2\(0));

-- Location: LCCOMB_X16_Y13_N10
\cell_generator_i|process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~1_combout\ = (\cell_generator_i|sig_typ_roury2\(1) & (\cell_generator_i|process_5~0_combout\ & (!\cell_generator_i|sig_typ_roury2\(0) & \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_typ_roury2\(1),
	datab => \cell_generator_i|process_5~0_combout\,
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_5~1_combout\);

-- Location: LCCOMB_X16_Y13_N26
\cell_generator_i|process_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~4_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\))) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ & 
-- (\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_5~4_combout\);

-- Location: LCCOMB_X13_Y13_N30
\cell_generator_i|process_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~7_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_5~7_combout\);

-- Location: LCCOMB_X18_Y13_N0
\cell_generator_i|process_5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~3_combout\ = (\cell_generator_i|sig_typ_roury2\(1) & (\cell_generator_i|process_5~0_combout\ & !\cell_generator_i|sig_typ_roury2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datac => \cell_generator_i|process_5~0_combout\,
	datad => \cell_generator_i|sig_typ_roury2\(0),
	combout => \cell_generator_i|process_5~3_combout\);

-- Location: LCCOMB_X13_Y13_N10
\cell_generator_i|roura_water_h~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_h~2_combout\ = (\cell_generator_i|process_5~1_combout\ & (\cell_generator_i|process_5~7_combout\ & ((!\cell_generator_i|process_5~3_combout\) # (!\cell_generator_i|process_5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~1_combout\,
	datab => \cell_generator_i|process_5~4_combout\,
	datac => \cell_generator_i|process_5~7_combout\,
	datad => \cell_generator_i|process_5~3_combout\,
	combout => \cell_generator_i|roura_water_h~2_combout\);

-- Location: LCCOMB_X13_Y13_N16
\cell_generator_i|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Equal7~0_combout\ = (!\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	combout => \cell_generator_i|Equal7~0_combout\);

-- Location: LCCOMB_X13_Y13_N12
\cell_generator_i|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Equal7~2_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & !\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	combout => \cell_generator_i|Equal7~2_combout\);

-- Location: LCCOMB_X13_Y13_N22
\cell_generator_i|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Equal7~3_combout\ = (\cell_generator_i|Equal7~2_combout\ & (!\cell_generator_i|sig_typ_roury2\(2) & (\cell_generator_i|sig_typ_roury2\(0) & !\cell_generator_i|sig_typ_roury2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Equal7~2_combout\,
	datab => \cell_generator_i|sig_typ_roury2\(2),
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \cell_generator_i|sig_typ_roury2\(3),
	combout => \cell_generator_i|Equal7~3_combout\);

-- Location: LCCOMB_X14_Y13_N12
\cell_generator_i|process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~2_combout\ = (!\cell_generator_i|sig_typ_roury2\(3) & (!\cell_generator_i|sig_typ_roury2\(2) & (\bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\ & !\cell_generator_i|sig_typ_roury2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_typ_roury2\(3),
	datab => \cell_generator_i|sig_typ_roury2\(2),
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\,
	datad => \cell_generator_i|sig_typ_roury2\(0),
	combout => \cell_generator_i|process_5~2_combout\);

-- Location: LCCOMB_X16_Y13_N4
\cell_generator_i|process_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~8_combout\ = (!\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ $ 
-- (\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_5~8_combout\);

-- Location: LCCOMB_X14_Y13_N6
\cell_generator_i|process_5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~9_combout\ = (\cell_generator_i|process_5~2_combout\ & (\cell_generator_i|sig_typ_roury2\(1) & \cell_generator_i|process_5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~2_combout\,
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datad => \cell_generator_i|process_5~8_combout\,
	combout => \cell_generator_i|process_5~9_combout\);

-- Location: LCCOMB_X13_Y13_N28
\cell_generator_i|roura_water_h~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_h~3_combout\ = (\cell_generator_i|roura_water_h~2_combout\ & (((!\cell_generator_i|Equal7~3_combout\)) # (!\cell_generator_i|Equal7~0_combout\))) # (!\cell_generator_i|roura_water_h~2_combout\ & 
-- (\cell_generator_i|process_5~9_combout\ & ((!\cell_generator_i|Equal7~3_combout\) # (!\cell_generator_i|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_h~2_combout\,
	datab => \cell_generator_i|Equal7~0_combout\,
	datac => \cell_generator_i|Equal7~3_combout\,
	datad => \cell_generator_i|process_5~9_combout\,
	combout => \cell_generator_i|roura_water_h~3_combout\);

-- Location: LCCOMB_X13_Y13_N8
\cell_generator_i|Equal7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Equal7~4_combout\ = (\cell_generator_i|Equal7~3_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & !\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Equal7~3_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	combout => \cell_generator_i|Equal7~4_combout\);

-- Location: LCCOMB_X16_Y13_N18
\cell_generator_i|roura_water_lenght_h[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[4]~17_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ $ (((!\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ & !\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\)))) 
-- # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	combout => \cell_generator_i|roura_water_lenght_h[4]~17_combout\);

-- Location: LCCOMB_X16_Y13_N20
\cell_generator_i|roura_water_h_offset[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_h_offset[4]~3_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & (!\cell_generator_i|roura_water_lenght_h[4]~17_combout\ & (!\cell_generator_i|process_5~8_combout\ & 
-- !\cell_generator_i|process_5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_h[4]~17_combout\,
	datac => \cell_generator_i|process_5~8_combout\,
	datad => \cell_generator_i|process_5~4_combout\,
	combout => \cell_generator_i|roura_water_h_offset[4]~3_combout\);

-- Location: LCCOMB_X16_Y13_N30
\cell_generator_i|roura_water_h_offset[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_h_offset[4]~2_combout\ = (\cell_generator_i|sig_typ_roury2\(1) & (\cell_generator_i|roura_water_h_offset[4]~3_combout\ & (!\cell_generator_i|sig_typ_roury2\(0) & \cell_generator_i|process_5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_typ_roury2\(1),
	datab => \cell_generator_i|roura_water_h_offset[4]~3_combout\,
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \cell_generator_i|process_5~0_combout\,
	combout => \cell_generator_i|roura_water_h_offset[4]~2_combout\);

-- Location: LCCOMB_X19_Y13_N20
\cell_generator_i|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add9~0_combout\ = (\cell_generator_i|roura_water_h_offset[4]~2_combout\ & (\cell_generator_i|cell_x_l\(4) $ (VCC))) # (!\cell_generator_i|roura_water_h_offset[4]~2_combout\ & (\cell_generator_i|cell_x_l\(4) & VCC))
-- \cell_generator_i|Add9~1\ = CARRY((\cell_generator_i|roura_water_h_offset[4]~2_combout\ & \cell_generator_i|cell_x_l\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_h_offset[4]~2_combout\,
	datab => \cell_generator_i|cell_x_l\(4),
	datad => VCC,
	combout => \cell_generator_i|Add9~0_combout\,
	cout => \cell_generator_i|Add9~1\);

-- Location: LCCOMB_X19_Y13_N22
\cell_generator_i|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add9~2_combout\ = (\cell_generator_i|cell_x_l\(5) & (!\cell_generator_i|Add9~1\)) # (!\cell_generator_i|cell_x_l\(5) & ((\cell_generator_i|Add9~1\) # (GND)))
-- \cell_generator_i|Add9~3\ = CARRY((!\cell_generator_i|Add9~1\) # (!\cell_generator_i|cell_x_l\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(5),
	datad => VCC,
	cin => \cell_generator_i|Add9~1\,
	combout => \cell_generator_i|Add9~2_combout\,
	cout => \cell_generator_i|Add9~3\);

-- Location: LCCOMB_X19_Y13_N24
\cell_generator_i|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add9~4_combout\ = (\cell_generator_i|cell_x_l\(6) & (\cell_generator_i|Add9~3\ $ (GND))) # (!\cell_generator_i|cell_x_l\(6) & (!\cell_generator_i|Add9~3\ & VCC))
-- \cell_generator_i|Add9~5\ = CARRY((\cell_generator_i|cell_x_l\(6) & !\cell_generator_i|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(6),
	datad => VCC,
	cin => \cell_generator_i|Add9~3\,
	combout => \cell_generator_i|Add9~4_combout\,
	cout => \cell_generator_i|Add9~5\);

-- Location: LCCOMB_X19_Y13_N26
\cell_generator_i|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add9~6_combout\ = (\cell_generator_i|cell_x_l\(7) & (!\cell_generator_i|Add9~5\)) # (!\cell_generator_i|cell_x_l\(7) & ((\cell_generator_i|Add9~5\) # (GND)))
-- \cell_generator_i|Add9~7\ = CARRY((!\cell_generator_i|Add9~5\) # (!\cell_generator_i|cell_x_l\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(7),
	datad => VCC,
	cin => \cell_generator_i|Add9~5\,
	combout => \cell_generator_i|Add9~6_combout\,
	cout => \cell_generator_i|Add9~7\);

-- Location: LCCOMB_X19_Y13_N28
\cell_generator_i|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add9~8_combout\ = (\cell_generator_i|cell_x_l\(8) & (\cell_generator_i|Add9~7\ $ (GND))) # (!\cell_generator_i|cell_x_l\(8) & (!\cell_generator_i|Add9~7\ & VCC))
-- \cell_generator_i|Add9~9\ = CARRY((\cell_generator_i|cell_x_l\(8) & !\cell_generator_i|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(8),
	datad => VCC,
	cin => \cell_generator_i|Add9~7\,
	combout => \cell_generator_i|Add9~8_combout\,
	cout => \cell_generator_i|Add9~9\);

-- Location: LCCOMB_X19_Y13_N30
\cell_generator_i|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add9~10_combout\ = \cell_generator_i|cell_x_l\(9) $ (\cell_generator_i|Add9~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(9),
	cin => \cell_generator_i|Add9~9\,
	combout => \cell_generator_i|Add9~10_combout\);

-- Location: LCCOMB_X19_Y13_N0
\cell_generator_i|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~1_cout\ = CARRY((\cell_generator_i|cell_x_l\(0) & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cout => \cell_generator_i|LessThan8~1_cout\);

-- Location: LCCOMB_X19_Y13_N2
\cell_generator_i|LessThan8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~3_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((!\cell_generator_i|LessThan8~1_cout\) # (!\cell_generator_i|cell_x_l\(1)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- (!\cell_generator_i|cell_x_l\(1) & !\cell_generator_i|LessThan8~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \cell_generator_i|cell_x_l\(1),
	datad => VCC,
	cin => \cell_generator_i|LessThan8~1_cout\,
	cout => \cell_generator_i|LessThan8~3_cout\);

-- Location: LCCOMB_X19_Y13_N4
\cell_generator_i|LessThan8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~5_cout\ = CARRY((\cell_generator_i|cell_x_l\(2) & ((!\cell_generator_i|LessThan8~3_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\))) # (!\cell_generator_i|cell_x_l\(2) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & !\cell_generator_i|LessThan8~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(2),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \cell_generator_i|LessThan8~3_cout\,
	cout => \cell_generator_i|LessThan8~5_cout\);

-- Location: LCCOMB_X19_Y13_N6
\cell_generator_i|LessThan8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~7_cout\ = CARRY((\cell_generator_i|cell_x_l\(3) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & !\cell_generator_i|LessThan8~5_cout\)) # (!\cell_generator_i|cell_x_l\(3) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\) # (!\cell_generator_i|LessThan8~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \cell_generator_i|LessThan8~5_cout\,
	cout => \cell_generator_i|LessThan8~7_cout\);

-- Location: LCCOMB_X19_Y13_N8
\cell_generator_i|LessThan8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (\cell_generator_i|Add9~0_combout\ & !\cell_generator_i|LessThan8~7_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & 
-- ((\cell_generator_i|Add9~0_combout\) # (!\cell_generator_i|LessThan8~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datab => \cell_generator_i|Add9~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan8~7_cout\,
	cout => \cell_generator_i|LessThan8~9_cout\);

-- Location: LCCOMB_X19_Y13_N10
\cell_generator_i|LessThan8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~11_cout\ = CARRY((\cell_generator_i|Add9~2_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & !\cell_generator_i|LessThan8~9_cout\)) # (!\cell_generator_i|Add9~2_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\) # (!\cell_generator_i|LessThan8~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add9~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \cell_generator_i|LessThan8~9_cout\,
	cout => \cell_generator_i|LessThan8~11_cout\);

-- Location: LCCOMB_X19_Y13_N12
\cell_generator_i|LessThan8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\cell_generator_i|Add9~4_combout\ & !\cell_generator_i|LessThan8~11_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & 
-- ((\cell_generator_i|Add9~4_combout\) # (!\cell_generator_i|LessThan8~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \cell_generator_i|Add9~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan8~11_cout\,
	cout => \cell_generator_i|LessThan8~13_cout\);

-- Location: LCCOMB_X19_Y13_N14
\cell_generator_i|LessThan8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~15_cout\ = CARRY((\cell_generator_i|Add9~6_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\cell_generator_i|LessThan8~13_cout\)) # (!\cell_generator_i|Add9~6_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\) # (!\cell_generator_i|LessThan8~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add9~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \cell_generator_i|LessThan8~13_cout\,
	cout => \cell_generator_i|LessThan8~15_cout\);

-- Location: LCCOMB_X19_Y13_N16
\cell_generator_i|LessThan8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~17_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (\cell_generator_i|Add9~8_combout\ & !\cell_generator_i|LessThan8~15_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & 
-- ((\cell_generator_i|Add9~8_combout\) # (!\cell_generator_i|LessThan8~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datab => \cell_generator_i|Add9~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan8~15_cout\,
	cout => \cell_generator_i|LessThan8~17_cout\);

-- Location: LCCOMB_X19_Y13_N18
\cell_generator_i|LessThan8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan8~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\cell_generator_i|LessThan8~17_cout\ & \cell_generator_i|Add9~10_combout\)) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & ((\cell_generator_i|LessThan8~17_cout\) # (\cell_generator_i|Add9~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \cell_generator_i|Add9~10_combout\,
	cin => \cell_generator_i|LessThan8~17_cout\,
	combout => \cell_generator_i|LessThan8~18_combout\);

-- Location: LCCOMB_X14_Y13_N8
\cell_generator_i|roura_water_lenght_h[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[4]~18_combout\ = \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ $ ((((!\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & !\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\)) # 
-- (!\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	combout => \cell_generator_i|roura_water_lenght_h[4]~18_combout\);

-- Location: LCCOMB_X17_Y13_N16
\cell_generator_i|roura_water_lenght_h[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[4]~12_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & ((\cell_generator_i|roura_water_lenght_h[4]~18_combout\) # (!\cell_generator_i|process_5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_h[4]~18_combout\,
	datac => \cell_generator_i|process_5~3_combout\,
	combout => \cell_generator_i|roura_water_lenght_h[4]~12_combout\);

-- Location: LCCOMB_X18_Y13_N2
\cell_generator_i|roura_water_lenght_h[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[4]~11_combout\ = (!\cell_generator_i|process_5~4_combout\ & !\cell_generator_i|process_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cell_generator_i|process_5~4_combout\,
	datad => \cell_generator_i|process_5~8_combout\,
	combout => \cell_generator_i|roura_water_lenght_h[4]~11_combout\);

-- Location: LCCOMB_X18_Y13_N4
\cell_generator_i|roura_water_lenght_h[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[3]~13_combout\ = (\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\)) # (!\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & 
-- ((\cell_generator_i|process_5~1_combout\ & ((\cell_generator_i|process_5~3_combout\))) # (!\cell_generator_i|process_5~1_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_h[4]~11_combout\,
	datac => \cell_generator_i|process_5~1_combout\,
	datad => \cell_generator_i|process_5~3_combout\,
	combout => \cell_generator_i|roura_water_lenght_h[3]~13_combout\);

-- Location: LCCOMB_X18_Y13_N30
\cell_generator_i|roura_water_lenght_h[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[2]~14_combout\ = (\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\)) # (!\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & 
-- ((\cell_generator_i|process_5~1_combout\ & ((\cell_generator_i|process_5~3_combout\))) # (!\cell_generator_i|process_5~1_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_h[4]~11_combout\,
	datac => \cell_generator_i|process_5~1_combout\,
	datad => \cell_generator_i|process_5~3_combout\,
	combout => \cell_generator_i|roura_water_lenght_h[2]~14_combout\);

-- Location: LCCOMB_X18_Y13_N28
\cell_generator_i|roura_water_lenght_h[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[1]~15_combout\ = (\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0\)) # (!\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & 
-- ((\cell_generator_i|process_5~1_combout\ & ((\cell_generator_i|process_5~3_combout\))) # (!\cell_generator_i|process_5~1_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_h[4]~11_combout\,
	datac => \cell_generator_i|process_5~1_combout\,
	datad => \cell_generator_i|process_5~3_combout\,
	combout => \cell_generator_i|roura_water_lenght_h[1]~15_combout\);

-- Location: LCCOMB_X18_Y13_N6
\cell_generator_i|roura_water_lenght_h[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[0]~16_combout\ = (\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0\)) # (!\cell_generator_i|roura_water_lenght_h[4]~11_combout\ & 
-- ((\cell_generator_i|process_5~1_combout\ & ((\cell_generator_i|process_5~3_combout\))) # (!\cell_generator_i|process_5~1_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_h[4]~11_combout\,
	datac => \cell_generator_i|process_5~1_combout\,
	datad => \cell_generator_i|process_5~3_combout\,
	combout => \cell_generator_i|roura_water_lenght_h[0]~16_combout\);

-- Location: LCCOMB_X18_Y13_N8
\cell_generator_i|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~0_combout\ = (\cell_generator_i|roura_water_lenght_h[0]~16_combout\ & (\cell_generator_i|cell_x_l\(0) $ (VCC))) # (!\cell_generator_i|roura_water_lenght_h[0]~16_combout\ & (\cell_generator_i|cell_x_l\(0) & VCC))
-- \cell_generator_i|Add10~1\ = CARRY((\cell_generator_i|roura_water_lenght_h[0]~16_combout\ & \cell_generator_i|cell_x_l\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_h[0]~16_combout\,
	datab => \cell_generator_i|cell_x_l\(0),
	datad => VCC,
	combout => \cell_generator_i|Add10~0_combout\,
	cout => \cell_generator_i|Add10~1\);

-- Location: LCCOMB_X18_Y13_N10
\cell_generator_i|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~2_combout\ = (\cell_generator_i|cell_x_l\(1) & ((\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & (\cell_generator_i|Add10~1\ & VCC)) # (!\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & 
-- (!\cell_generator_i|Add10~1\)))) # (!\cell_generator_i|cell_x_l\(1) & ((\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & (!\cell_generator_i|Add10~1\)) # (!\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & ((\cell_generator_i|Add10~1\) # 
-- (GND)))))
-- \cell_generator_i|Add10~3\ = CARRY((\cell_generator_i|cell_x_l\(1) & (!\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & !\cell_generator_i|Add10~1\)) # (!\cell_generator_i|cell_x_l\(1) & ((!\cell_generator_i|Add10~1\) # 
-- (!\cell_generator_i|roura_water_lenght_h[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(1),
	datab => \cell_generator_i|roura_water_lenght_h[1]~15_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add10~1\,
	combout => \cell_generator_i|Add10~2_combout\,
	cout => \cell_generator_i|Add10~3\);

-- Location: LCCOMB_X18_Y13_N12
\cell_generator_i|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~4_combout\ = ((\cell_generator_i|roura_water_lenght_h[2]~14_combout\ $ (\cell_generator_i|cell_x_l\(2) $ (!\cell_generator_i|Add10~3\)))) # (GND)
-- \cell_generator_i|Add10~5\ = CARRY((\cell_generator_i|roura_water_lenght_h[2]~14_combout\ & ((\cell_generator_i|cell_x_l\(2)) # (!\cell_generator_i|Add10~3\))) # (!\cell_generator_i|roura_water_lenght_h[2]~14_combout\ & (\cell_generator_i|cell_x_l\(2) & 
-- !\cell_generator_i|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_h[2]~14_combout\,
	datab => \cell_generator_i|cell_x_l\(2),
	datad => VCC,
	cin => \cell_generator_i|Add10~3\,
	combout => \cell_generator_i|Add10~4_combout\,
	cout => \cell_generator_i|Add10~5\);

-- Location: LCCOMB_X18_Y13_N14
\cell_generator_i|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~6_combout\ = (\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & ((\cell_generator_i|cell_x_l\(3) & (\cell_generator_i|Add10~5\ & VCC)) # (!\cell_generator_i|cell_x_l\(3) & (!\cell_generator_i|Add10~5\)))) # 
-- (!\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & ((\cell_generator_i|cell_x_l\(3) & (!\cell_generator_i|Add10~5\)) # (!\cell_generator_i|cell_x_l\(3) & ((\cell_generator_i|Add10~5\) # (GND)))))
-- \cell_generator_i|Add10~7\ = CARRY((\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & (!\cell_generator_i|cell_x_l\(3) & !\cell_generator_i|Add10~5\)) # (!\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & ((!\cell_generator_i|Add10~5\) # 
-- (!\cell_generator_i|cell_x_l\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_h[3]~13_combout\,
	datab => \cell_generator_i|cell_x_l\(3),
	datad => VCC,
	cin => \cell_generator_i|Add10~5\,
	combout => \cell_generator_i|Add10~6_combout\,
	cout => \cell_generator_i|Add10~7\);

-- Location: LCCOMB_X18_Y13_N16
\cell_generator_i|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~8_combout\ = ((\cell_generator_i|Add9~0_combout\ $ (\cell_generator_i|roura_water_lenght_h[4]~12_combout\ $ (!\cell_generator_i|Add10~7\)))) # (GND)
-- \cell_generator_i|Add10~9\ = CARRY((\cell_generator_i|Add9~0_combout\ & ((\cell_generator_i|roura_water_lenght_h[4]~12_combout\) # (!\cell_generator_i|Add10~7\))) # (!\cell_generator_i|Add9~0_combout\ & 
-- (\cell_generator_i|roura_water_lenght_h[4]~12_combout\ & !\cell_generator_i|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add9~0_combout\,
	datab => \cell_generator_i|roura_water_lenght_h[4]~12_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add10~7\,
	combout => \cell_generator_i|Add10~8_combout\,
	cout => \cell_generator_i|Add10~9\);

-- Location: LCCOMB_X18_Y13_N18
\cell_generator_i|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~10_combout\ = (\cell_generator_i|Add9~2_combout\ & (!\cell_generator_i|Add10~9\)) # (!\cell_generator_i|Add9~2_combout\ & ((\cell_generator_i|Add10~9\) # (GND)))
-- \cell_generator_i|Add10~11\ = CARRY((!\cell_generator_i|Add10~9\) # (!\cell_generator_i|Add9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add9~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add10~9\,
	combout => \cell_generator_i|Add10~10_combout\,
	cout => \cell_generator_i|Add10~11\);

-- Location: LCCOMB_X18_Y13_N20
\cell_generator_i|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~12_combout\ = (\cell_generator_i|Add9~4_combout\ & (\cell_generator_i|Add10~11\ $ (GND))) # (!\cell_generator_i|Add9~4_combout\ & (!\cell_generator_i|Add10~11\ & VCC))
-- \cell_generator_i|Add10~13\ = CARRY((\cell_generator_i|Add9~4_combout\ & !\cell_generator_i|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add9~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add10~11\,
	combout => \cell_generator_i|Add10~12_combout\,
	cout => \cell_generator_i|Add10~13\);

-- Location: LCCOMB_X18_Y13_N22
\cell_generator_i|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~14_combout\ = (\cell_generator_i|Add9~6_combout\ & (!\cell_generator_i|Add10~13\)) # (!\cell_generator_i|Add9~6_combout\ & ((\cell_generator_i|Add10~13\) # (GND)))
-- \cell_generator_i|Add10~15\ = CARRY((!\cell_generator_i|Add10~13\) # (!\cell_generator_i|Add9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add9~6_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add10~13\,
	combout => \cell_generator_i|Add10~14_combout\,
	cout => \cell_generator_i|Add10~15\);

-- Location: LCCOMB_X18_Y13_N24
\cell_generator_i|Add10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~16_combout\ = (\cell_generator_i|Add9~8_combout\ & (\cell_generator_i|Add10~15\ $ (GND))) # (!\cell_generator_i|Add9~8_combout\ & (!\cell_generator_i|Add10~15\ & VCC))
-- \cell_generator_i|Add10~17\ = CARRY((\cell_generator_i|Add9~8_combout\ & !\cell_generator_i|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add9~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add10~15\,
	combout => \cell_generator_i|Add10~16_combout\,
	cout => \cell_generator_i|Add10~17\);

-- Location: LCCOMB_X18_Y13_N26
\cell_generator_i|Add10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add10~18_combout\ = \cell_generator_i|Add9~10_combout\ $ (\cell_generator_i|Add10~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add9~10_combout\,
	cin => \cell_generator_i|Add10~17\,
	combout => \cell_generator_i|Add10~18_combout\);

-- Location: LCCOMB_X19_Y11_N6
\cell_generator_i|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~1_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & !\cell_generator_i|Add10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datab => \cell_generator_i|Add10~0_combout\,
	datad => VCC,
	cout => \cell_generator_i|LessThan9~1_cout\);

-- Location: LCCOMB_X19_Y11_N8
\cell_generator_i|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~3_cout\ = CARRY((\cell_generator_i|Add10~2_combout\ & ((!\cell_generator_i|LessThan9~1_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\))) # (!\cell_generator_i|Add10~2_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & !\cell_generator_i|LessThan9~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add10~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~1_cout\,
	cout => \cell_generator_i|LessThan9~3_cout\);

-- Location: LCCOMB_X19_Y11_N10
\cell_generator_i|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~5_cout\ = CARRY((\cell_generator_i|Add10~4_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & !\cell_generator_i|LessThan9~3_cout\)) # (!\cell_generator_i|Add10~4_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\) # (!\cell_generator_i|LessThan9~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add10~4_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~3_cout\,
	cout => \cell_generator_i|LessThan9~5_cout\);

-- Location: LCCOMB_X19_Y11_N12
\cell_generator_i|LessThan9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~7_cout\ = CARRY((\cell_generator_i|Add10~6_combout\ & ((!\cell_generator_i|LessThan9~5_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\))) # (!\cell_generator_i|Add10~6_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & !\cell_generator_i|LessThan9~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add10~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~5_cout\,
	cout => \cell_generator_i|LessThan9~7_cout\);

-- Location: LCCOMB_X19_Y11_N14
\cell_generator_i|LessThan9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((!\cell_generator_i|LessThan9~7_cout\) # (!\cell_generator_i|Add10~8_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & 
-- (!\cell_generator_i|Add10~8_combout\ & !\cell_generator_i|LessThan9~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datab => \cell_generator_i|Add10~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~7_cout\,
	cout => \cell_generator_i|LessThan9~9_cout\);

-- Location: LCCOMB_X19_Y11_N16
\cell_generator_i|LessThan9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~11_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & (\cell_generator_i|Add10~10_combout\ & !\cell_generator_i|LessThan9~9_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & 
-- ((\cell_generator_i|Add10~10_combout\) # (!\cell_generator_i|LessThan9~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datab => \cell_generator_i|Add10~10_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~9_cout\,
	cout => \cell_generator_i|LessThan9~11_cout\);

-- Location: LCCOMB_X19_Y11_N18
\cell_generator_i|LessThan9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((!\cell_generator_i|LessThan9~11_cout\) # (!\cell_generator_i|Add10~12_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & 
-- (!\cell_generator_i|Add10~12_combout\ & !\cell_generator_i|LessThan9~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \cell_generator_i|Add10~12_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~11_cout\,
	cout => \cell_generator_i|LessThan9~13_cout\);

-- Location: LCCOMB_X19_Y11_N20
\cell_generator_i|LessThan9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~15_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & (\cell_generator_i|Add10~14_combout\ & !\cell_generator_i|LessThan9~13_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & 
-- ((\cell_generator_i|Add10~14_combout\) # (!\cell_generator_i|LessThan9~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datab => \cell_generator_i|Add10~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~13_cout\,
	cout => \cell_generator_i|LessThan9~15_cout\);

-- Location: LCCOMB_X19_Y11_N22
\cell_generator_i|LessThan9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~17_cout\ = CARRY((\cell_generator_i|Add10~16_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & !\cell_generator_i|LessThan9~15_cout\)) # (!\cell_generator_i|Add10~16_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\) # (!\cell_generator_i|LessThan9~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add10~16_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => VCC,
	cin => \cell_generator_i|LessThan9~15_cout\,
	cout => \cell_generator_i|LessThan9~17_cout\);

-- Location: LCCOMB_X19_Y11_N24
\cell_generator_i|LessThan9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan9~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & ((\cell_generator_i|LessThan9~17_cout\) # (!\cell_generator_i|Add10~18_combout\))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\cell_generator_i|LessThan9~17_cout\ & !\cell_generator_i|Add10~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \cell_generator_i|Add10~18_combout\,
	cin => \cell_generator_i|LessThan9~17_cout\,
	combout => \cell_generator_i|LessThan9~18_combout\);

-- Location: LCCOMB_X24_Y11_N16
\cell_generator_i|water_is~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~10_combout\ = (!\cell_generator_i|LessThan8~18_combout\ & (!\cell_generator_i|LessThan9~18_combout\ & ((\cell_generator_i|roura_water_h~3_combout\) # (\cell_generator_i|Equal7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_h~3_combout\,
	datab => \cell_generator_i|Equal7~4_combout\,
	datac => \cell_generator_i|LessThan8~18_combout\,
	datad => \cell_generator_i|LessThan9~18_combout\,
	combout => \cell_generator_i|water_is~10_combout\);

-- Location: LCCOMB_X13_Y13_N20
\cell_generator_i|process_5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~5_combout\ = (\cell_generator_i|process_5~0_combout\ & (\cell_generator_i|process_5~4_combout\ & (!\cell_generator_i|sig_typ_roury2\(0) & \cell_generator_i|sig_typ_roury2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~0_combout\,
	datab => \cell_generator_i|process_5~4_combout\,
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \cell_generator_i|sig_typ_roury2\(1),
	combout => \cell_generator_i|process_5~5_combout\);

-- Location: LCCOMB_X13_Y13_N6
\cell_generator_i|roura_water_lenght_h[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_h[4]~10_combout\ = (\cell_generator_i|sig_typ_roury2\(0) & (!\cell_generator_i|sig_typ_roury2\(2) & (\bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\ & !\cell_generator_i|sig_typ_roury2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_typ_roury2\(0),
	datab => \cell_generator_i|sig_typ_roury2\(2),
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0\,
	datad => \cell_generator_i|sig_typ_roury2\(3),
	combout => \cell_generator_i|roura_water_lenght_h[4]~10_combout\);

-- Location: LCCOMB_X13_Y13_N26
\cell_generator_i|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Equal7~1_combout\ = (\cell_generator_i|roura_water_lenght_h[4]~10_combout\ & (\cell_generator_i|Equal7~0_combout\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_h[4]~10_combout\,
	datab => \cell_generator_i|Equal7~0_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	combout => \cell_generator_i|Equal7~1_combout\);

-- Location: LCCOMB_X14_Y13_N20
\cell_generator_i|process_5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_5~6_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ $ 
-- (\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_5~6_combout\);

-- Location: LCCOMB_X13_Y13_N24
\cell_generator_i|roura_water_h~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_h~0_combout\ = (\cell_generator_i|process_5~6_combout\ & (!\cell_generator_i|process_5~7_combout\ & \cell_generator_i|process_5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~6_combout\,
	datac => \cell_generator_i|process_5~7_combout\,
	datad => \cell_generator_i|process_5~1_combout\,
	combout => \cell_generator_i|roura_water_h~0_combout\);

-- Location: LCCOMB_X13_Y13_N18
\cell_generator_i|roura_water_h~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_h~1_combout\ = (\cell_generator_i|Equal7~1_combout\) # ((!\cell_generator_i|process_5~9_combout\ & ((\cell_generator_i|process_5~5_combout\) # (\cell_generator_i|roura_water_h~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~9_combout\,
	datab => \cell_generator_i|process_5~5_combout\,
	datac => \cell_generator_i|Equal7~1_combout\,
	datad => \cell_generator_i|roura_water_h~0_combout\,
	combout => \cell_generator_i|roura_water_h~1_combout\);

-- Location: LCCOMB_X19_Y12_N0
\cell_generator_i|Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add11~0_combout\ = (\cell_generator_i|roura_water_h_offset[4]~2_combout\ & (\cell_generator_i|cell_x_r\(4) $ (VCC))) # (!\cell_generator_i|roura_water_h_offset[4]~2_combout\ & ((\cell_generator_i|cell_x_r\(4)) # (GND)))
-- \cell_generator_i|Add11~1\ = CARRY((\cell_generator_i|cell_x_r\(4)) # (!\cell_generator_i|roura_water_h_offset[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_h_offset[4]~2_combout\,
	datab => \cell_generator_i|cell_x_r\(4),
	datad => VCC,
	combout => \cell_generator_i|Add11~0_combout\,
	cout => \cell_generator_i|Add11~1\);

-- Location: LCCOMB_X19_Y12_N2
\cell_generator_i|Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add11~2_combout\ = (\cell_generator_i|cell_x_r\(5) & (\cell_generator_i|Add11~1\ & VCC)) # (!\cell_generator_i|cell_x_r\(5) & (!\cell_generator_i|Add11~1\))
-- \cell_generator_i|Add11~3\ = CARRY((!\cell_generator_i|cell_x_r\(5) & !\cell_generator_i|Add11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_r\(5),
	datad => VCC,
	cin => \cell_generator_i|Add11~1\,
	combout => \cell_generator_i|Add11~2_combout\,
	cout => \cell_generator_i|Add11~3\);

-- Location: LCCOMB_X19_Y12_N4
\cell_generator_i|Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add11~4_combout\ = (\cell_generator_i|cell_x_r\(6) & ((GND) # (!\cell_generator_i|Add11~3\))) # (!\cell_generator_i|cell_x_r\(6) & (\cell_generator_i|Add11~3\ $ (GND)))
-- \cell_generator_i|Add11~5\ = CARRY((\cell_generator_i|cell_x_r\(6)) # (!\cell_generator_i|Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_r\(6),
	datad => VCC,
	cin => \cell_generator_i|Add11~3\,
	combout => \cell_generator_i|Add11~4_combout\,
	cout => \cell_generator_i|Add11~5\);

-- Location: LCCOMB_X19_Y12_N6
\cell_generator_i|Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add11~6_combout\ = (\cell_generator_i|cell_x_r\(7) & (\cell_generator_i|Add11~5\ & VCC)) # (!\cell_generator_i|cell_x_r\(7) & (!\cell_generator_i|Add11~5\))
-- \cell_generator_i|Add11~7\ = CARRY((!\cell_generator_i|cell_x_r\(7) & !\cell_generator_i|Add11~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_r\(7),
	datad => VCC,
	cin => \cell_generator_i|Add11~5\,
	combout => \cell_generator_i|Add11~6_combout\,
	cout => \cell_generator_i|Add11~7\);

-- Location: LCCOMB_X19_Y12_N8
\cell_generator_i|Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add11~8_combout\ = (\cell_generator_i|cell_x_r\(8) & ((GND) # (!\cell_generator_i|Add11~7\))) # (!\cell_generator_i|cell_x_r\(8) & (\cell_generator_i|Add11~7\ $ (GND)))
-- \cell_generator_i|Add11~9\ = CARRY((\cell_generator_i|cell_x_r\(8)) # (!\cell_generator_i|Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_r\(8),
	datad => VCC,
	cin => \cell_generator_i|Add11~7\,
	combout => \cell_generator_i|Add11~8_combout\,
	cout => \cell_generator_i|Add11~9\);

-- Location: LCCOMB_X19_Y12_N10
\cell_generator_i|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add11~10_combout\ = \cell_generator_i|Add11~9\ $ (!\cell_generator_i|cell_x_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|cell_x_r\(9),
	cin => \cell_generator_i|Add11~9\,
	combout => \cell_generator_i|Add11~10_combout\);

-- Location: LCCOMB_X18_Y12_N12
\cell_generator_i|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~1_cout\ = CARRY((!\cell_generator_i|cell_x_r\(0) & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cout => \cell_generator_i|LessThan11~1_cout\);

-- Location: LCCOMB_X18_Y12_N14
\cell_generator_i|LessThan11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~3_cout\ = CARRY((\cell_generator_i|cell_x_r\(1) & ((!\cell_generator_i|LessThan11~1_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\))) # (!\cell_generator_i|cell_x_r\(1) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & !\cell_generator_i|LessThan11~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(1),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datad => VCC,
	cin => \cell_generator_i|LessThan11~1_cout\,
	cout => \cell_generator_i|LessThan11~3_cout\);

-- Location: LCCOMB_X18_Y12_N16
\cell_generator_i|LessThan11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~5_cout\ = CARRY((\cell_generator_i|cell_x_r\(2) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & !\cell_generator_i|LessThan11~3_cout\)) # (!\cell_generator_i|cell_x_r\(2) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\) # (!\cell_generator_i|LessThan11~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(2),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \cell_generator_i|LessThan11~3_cout\,
	cout => \cell_generator_i|LessThan11~5_cout\);

-- Location: LCCOMB_X18_Y12_N18
\cell_generator_i|LessThan11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (\cell_generator_i|cell_x_r\(3) & !\cell_generator_i|LessThan11~5_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & 
-- ((\cell_generator_i|cell_x_r\(3)) # (!\cell_generator_i|LessThan11~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datab => \cell_generator_i|cell_x_r\(3),
	datad => VCC,
	cin => \cell_generator_i|LessThan11~5_cout\,
	cout => \cell_generator_i|LessThan11~7_cout\);

-- Location: LCCOMB_X18_Y12_N20
\cell_generator_i|LessThan11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((!\cell_generator_i|LessThan11~7_cout\) # (!\cell_generator_i|Add11~0_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & 
-- (!\cell_generator_i|Add11~0_combout\ & !\cell_generator_i|LessThan11~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datab => \cell_generator_i|Add11~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan11~7_cout\,
	cout => \cell_generator_i|LessThan11~9_cout\);

-- Location: LCCOMB_X18_Y12_N22
\cell_generator_i|LessThan11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~11_cout\ = CARRY((\cell_generator_i|Add11~2_combout\ & ((!\cell_generator_i|LessThan11~9_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\))) # (!\cell_generator_i|Add11~2_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & !\cell_generator_i|LessThan11~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add11~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \cell_generator_i|LessThan11~9_cout\,
	cout => \cell_generator_i|LessThan11~11_cout\);

-- Location: LCCOMB_X18_Y12_N24
\cell_generator_i|LessThan11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~13_cout\ = CARRY((\cell_generator_i|Add11~4_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & !\cell_generator_i|LessThan11~11_cout\)) # (!\cell_generator_i|Add11~4_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\) # (!\cell_generator_i|LessThan11~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add11~4_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datad => VCC,
	cin => \cell_generator_i|LessThan11~11_cout\,
	cout => \cell_generator_i|LessThan11~13_cout\);

-- Location: LCCOMB_X18_Y12_N26
\cell_generator_i|LessThan11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~15_cout\ = CARRY((\cell_generator_i|Add11~6_combout\ & ((!\cell_generator_i|LessThan11~13_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\))) # (!\cell_generator_i|Add11~6_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\cell_generator_i|LessThan11~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add11~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \cell_generator_i|LessThan11~13_cout\,
	cout => \cell_generator_i|LessThan11~15_cout\);

-- Location: LCCOMB_X18_Y12_N28
\cell_generator_i|LessThan11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~17_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & ((!\cell_generator_i|LessThan11~15_cout\) # (!\cell_generator_i|Add11~8_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & 
-- (!\cell_generator_i|Add11~8_combout\ & !\cell_generator_i|LessThan11~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datab => \cell_generator_i|Add11~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan11~15_cout\,
	cout => \cell_generator_i|LessThan11~17_cout\);

-- Location: LCCOMB_X18_Y12_N30
\cell_generator_i|LessThan11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan11~18_combout\ = (\cell_generator_i|Add11~10_combout\ & (\cell_generator_i|LessThan11~17_cout\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)) # (!\cell_generator_i|Add11~10_combout\ & 
-- ((\cell_generator_i|LessThan11~17_cout\) # (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add11~10_combout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	cin => \cell_generator_i|LessThan11~17_cout\,
	combout => \cell_generator_i|LessThan11~18_combout\);

-- Location: LCCOMB_X19_Y12_N12
\cell_generator_i|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~0_combout\ = (\cell_generator_i|roura_water_lenght_h[0]~16_combout\ & (\cell_generator_i|cell_x_r\(0) $ (VCC))) # (!\cell_generator_i|roura_water_lenght_h[0]~16_combout\ & ((\cell_generator_i|cell_x_r\(0)) # (GND)))
-- \cell_generator_i|Add12~1\ = CARRY((\cell_generator_i|cell_x_r\(0)) # (!\cell_generator_i|roura_water_lenght_h[0]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_h[0]~16_combout\,
	datab => \cell_generator_i|cell_x_r\(0),
	datad => VCC,
	combout => \cell_generator_i|Add12~0_combout\,
	cout => \cell_generator_i|Add12~1\);

-- Location: LCCOMB_X19_Y12_N14
\cell_generator_i|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~2_combout\ = (\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & ((\cell_generator_i|cell_x_r\(1) & (!\cell_generator_i|Add12~1\)) # (!\cell_generator_i|cell_x_r\(1) & ((\cell_generator_i|Add12~1\) # (GND))))) # 
-- (!\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & ((\cell_generator_i|cell_x_r\(1) & (\cell_generator_i|Add12~1\ & VCC)) # (!\cell_generator_i|cell_x_r\(1) & (!\cell_generator_i|Add12~1\))))
-- \cell_generator_i|Add12~3\ = CARRY((\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & ((!\cell_generator_i|Add12~1\) # (!\cell_generator_i|cell_x_r\(1)))) # (!\cell_generator_i|roura_water_lenght_h[1]~15_combout\ & (!\cell_generator_i|cell_x_r\(1) & 
-- !\cell_generator_i|Add12~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_h[1]~15_combout\,
	datab => \cell_generator_i|cell_x_r\(1),
	datad => VCC,
	cin => \cell_generator_i|Add12~1\,
	combout => \cell_generator_i|Add12~2_combout\,
	cout => \cell_generator_i|Add12~3\);

-- Location: LCCOMB_X19_Y12_N16
\cell_generator_i|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~4_combout\ = ((\cell_generator_i|cell_x_r\(2) $ (\cell_generator_i|roura_water_lenght_h[2]~14_combout\ $ (\cell_generator_i|Add12~3\)))) # (GND)
-- \cell_generator_i|Add12~5\ = CARRY((\cell_generator_i|cell_x_r\(2) & ((!\cell_generator_i|Add12~3\) # (!\cell_generator_i|roura_water_lenght_h[2]~14_combout\))) # (!\cell_generator_i|cell_x_r\(2) & (!\cell_generator_i|roura_water_lenght_h[2]~14_combout\ & 
-- !\cell_generator_i|Add12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(2),
	datab => \cell_generator_i|roura_water_lenght_h[2]~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add12~3\,
	combout => \cell_generator_i|Add12~4_combout\,
	cout => \cell_generator_i|Add12~5\);

-- Location: LCCOMB_X19_Y12_N18
\cell_generator_i|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~6_combout\ = (\cell_generator_i|cell_x_r\(3) & ((\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & (!\cell_generator_i|Add12~5\)) # (!\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & (\cell_generator_i|Add12~5\ & 
-- VCC)))) # (!\cell_generator_i|cell_x_r\(3) & ((\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & ((\cell_generator_i|Add12~5\) # (GND))) # (!\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & (!\cell_generator_i|Add12~5\))))
-- \cell_generator_i|Add12~7\ = CARRY((\cell_generator_i|cell_x_r\(3) & (\cell_generator_i|roura_water_lenght_h[3]~13_combout\ & !\cell_generator_i|Add12~5\)) # (!\cell_generator_i|cell_x_r\(3) & ((\cell_generator_i|roura_water_lenght_h[3]~13_combout\) # 
-- (!\cell_generator_i|Add12~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_r\(3),
	datab => \cell_generator_i|roura_water_lenght_h[3]~13_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add12~5\,
	combout => \cell_generator_i|Add12~6_combout\,
	cout => \cell_generator_i|Add12~7\);

-- Location: LCCOMB_X19_Y12_N20
\cell_generator_i|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~8_combout\ = ((\cell_generator_i|roura_water_lenght_h[4]~12_combout\ $ (\cell_generator_i|Add11~0_combout\ $ (\cell_generator_i|Add12~7\)))) # (GND)
-- \cell_generator_i|Add12~9\ = CARRY((\cell_generator_i|roura_water_lenght_h[4]~12_combout\ & (\cell_generator_i|Add11~0_combout\ & !\cell_generator_i|Add12~7\)) # (!\cell_generator_i|roura_water_lenght_h[4]~12_combout\ & 
-- ((\cell_generator_i|Add11~0_combout\) # (!\cell_generator_i|Add12~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_h[4]~12_combout\,
	datab => \cell_generator_i|Add11~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add12~7\,
	combout => \cell_generator_i|Add12~8_combout\,
	cout => \cell_generator_i|Add12~9\);

-- Location: LCCOMB_X19_Y12_N22
\cell_generator_i|Add12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~10_combout\ = (\cell_generator_i|Add11~2_combout\ & (\cell_generator_i|Add12~9\ & VCC)) # (!\cell_generator_i|Add11~2_combout\ & (!\cell_generator_i|Add12~9\))
-- \cell_generator_i|Add12~11\ = CARRY((!\cell_generator_i|Add11~2_combout\ & !\cell_generator_i|Add12~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add11~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add12~9\,
	combout => \cell_generator_i|Add12~10_combout\,
	cout => \cell_generator_i|Add12~11\);

-- Location: LCCOMB_X19_Y12_N24
\cell_generator_i|Add12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~12_combout\ = (\cell_generator_i|Add11~4_combout\ & ((GND) # (!\cell_generator_i|Add12~11\))) # (!\cell_generator_i|Add11~4_combout\ & (\cell_generator_i|Add12~11\ $ (GND)))
-- \cell_generator_i|Add12~13\ = CARRY((\cell_generator_i|Add11~4_combout\) # (!\cell_generator_i|Add12~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add11~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add12~11\,
	combout => \cell_generator_i|Add12~12_combout\,
	cout => \cell_generator_i|Add12~13\);

-- Location: LCCOMB_X19_Y12_N26
\cell_generator_i|Add12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~14_combout\ = (\cell_generator_i|Add11~6_combout\ & (\cell_generator_i|Add12~13\ & VCC)) # (!\cell_generator_i|Add11~6_combout\ & (!\cell_generator_i|Add12~13\))
-- \cell_generator_i|Add12~15\ = CARRY((!\cell_generator_i|Add11~6_combout\ & !\cell_generator_i|Add12~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add11~6_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add12~13\,
	combout => \cell_generator_i|Add12~14_combout\,
	cout => \cell_generator_i|Add12~15\);

-- Location: LCCOMB_X19_Y12_N28
\cell_generator_i|Add12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~16_combout\ = (\cell_generator_i|Add11~8_combout\ & ((GND) # (!\cell_generator_i|Add12~15\))) # (!\cell_generator_i|Add11~8_combout\ & (\cell_generator_i|Add12~15\ $ (GND)))
-- \cell_generator_i|Add12~17\ = CARRY((\cell_generator_i|Add11~8_combout\) # (!\cell_generator_i|Add12~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add11~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add12~15\,
	combout => \cell_generator_i|Add12~16_combout\,
	cout => \cell_generator_i|Add12~17\);

-- Location: LCCOMB_X19_Y12_N30
\cell_generator_i|Add12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add12~18_combout\ = \cell_generator_i|Add12~17\ $ (!\cell_generator_i|Add11~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|Add11~10_combout\,
	cin => \cell_generator_i|Add12~17\,
	combout => \cell_generator_i|Add12~18_combout\);

-- Location: LCCOMB_X21_Y12_N8
\cell_generator_i|LessThan10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~1_cout\ = CARRY((\cell_generator_i|Add12~0_combout\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add12~0_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cout => \cell_generator_i|LessThan10~1_cout\);

-- Location: LCCOMB_X21_Y12_N10
\cell_generator_i|LessThan10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~3_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((!\cell_generator_i|LessThan10~1_cout\) # (!\cell_generator_i|Add12~2_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- (!\cell_generator_i|Add12~2_combout\ & !\cell_generator_i|LessThan10~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \cell_generator_i|Add12~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~1_cout\,
	cout => \cell_generator_i|LessThan10~3_cout\);

-- Location: LCCOMB_X21_Y12_N12
\cell_generator_i|LessThan10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~5_cout\ = CARRY((\cell_generator_i|Add12~4_combout\ & ((!\cell_generator_i|LessThan10~3_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\))) # (!\cell_generator_i|Add12~4_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & !\cell_generator_i|LessThan10~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add12~4_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~3_cout\,
	cout => \cell_generator_i|LessThan10~5_cout\);

-- Location: LCCOMB_X21_Y12_N14
\cell_generator_i|LessThan10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((!\cell_generator_i|LessThan10~5_cout\) # (!\cell_generator_i|Add12~6_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & 
-- (!\cell_generator_i|Add12~6_combout\ & !\cell_generator_i|LessThan10~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datab => \cell_generator_i|Add12~6_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~5_cout\,
	cout => \cell_generator_i|LessThan10~7_cout\);

-- Location: LCCOMB_X21_Y12_N16
\cell_generator_i|LessThan10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~9_cout\ = CARRY((\cell_generator_i|Add12~8_combout\ & ((!\cell_generator_i|LessThan10~7_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\))) # (!\cell_generator_i|Add12~8_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & !\cell_generator_i|LessThan10~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add12~8_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~7_cout\,
	cout => \cell_generator_i|LessThan10~9_cout\);

-- Location: LCCOMB_X21_Y12_N18
\cell_generator_i|LessThan10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~11_cout\ = CARRY((\cell_generator_i|Add12~10_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & !\cell_generator_i|LessThan10~9_cout\)) # (!\cell_generator_i|Add12~10_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\) # (!\cell_generator_i|LessThan10~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add12~10_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~9_cout\,
	cout => \cell_generator_i|LessThan10~11_cout\);

-- Location: LCCOMB_X21_Y12_N20
\cell_generator_i|LessThan10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\cell_generator_i|Add12~12_combout\ & !\cell_generator_i|LessThan10~11_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & 
-- ((\cell_generator_i|Add12~12_combout\) # (!\cell_generator_i|LessThan10~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \cell_generator_i|Add12~12_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~11_cout\,
	cout => \cell_generator_i|LessThan10~13_cout\);

-- Location: LCCOMB_X21_Y12_N22
\cell_generator_i|LessThan10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~15_cout\ = CARRY((\cell_generator_i|Add12~14_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\cell_generator_i|LessThan10~13_cout\)) # (!\cell_generator_i|Add12~14_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\) # (!\cell_generator_i|LessThan10~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add12~14_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~13_cout\,
	cout => \cell_generator_i|LessThan10~15_cout\);

-- Location: LCCOMB_X21_Y12_N24
\cell_generator_i|LessThan10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~17_cout\ = CARRY((\cell_generator_i|Add12~16_combout\ & ((!\cell_generator_i|LessThan10~15_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\))) # (!\cell_generator_i|Add12~16_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & !\cell_generator_i|LessThan10~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add12~16_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => VCC,
	cin => \cell_generator_i|LessThan10~15_cout\,
	cout => \cell_generator_i|LessThan10~17_cout\);

-- Location: LCCOMB_X21_Y12_N26
\cell_generator_i|LessThan10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan10~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\cell_generator_i|LessThan10~17_cout\ & \cell_generator_i|Add12~18_combout\)) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & ((\cell_generator_i|LessThan10~17_cout\) # (\cell_generator_i|Add12~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \cell_generator_i|Add12~18_combout\,
	cin => \cell_generator_i|LessThan10~17_cout\,
	combout => \cell_generator_i|LessThan10~18_combout\);

-- Location: LCCOMB_X24_Y11_N22
\cell_generator_i|water_is~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~9_combout\ = (\cell_generator_i|roura_water_h~1_combout\ & (!\cell_generator_i|Equal7~4_combout\ & (!\cell_generator_i|LessThan11~18_combout\ & !\cell_generator_i|LessThan10~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_h~1_combout\,
	datab => \cell_generator_i|Equal7~4_combout\,
	datac => \cell_generator_i|LessThan11~18_combout\,
	datad => \cell_generator_i|LessThan10~18_combout\,
	combout => \cell_generator_i|water_is~9_combout\);

-- Location: LCCOMB_X14_Y13_N22
\cell_generator_i|process_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_6~2_combout\ = (!\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ $ 
-- (\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_6~2_combout\);

-- Location: LCCOMB_X14_Y13_N16
\cell_generator_i|process_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_6~0_combout\ = (!\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & 
-- \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\)) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_6~0_combout\);

-- Location: LCCOMB_X13_Y13_N4
\cell_generator_i|roura_water_v~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~6_combout\ = (\cell_generator_i|process_6~2_combout\ & (\cell_generator_i|process_5~3_combout\ & ((!\cell_generator_i|process_6~0_combout\) # (!\cell_generator_i|process_5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~1_combout\,
	datab => \cell_generator_i|process_6~2_combout\,
	datac => \cell_generator_i|process_6~0_combout\,
	datad => \cell_generator_i|process_5~3_combout\,
	combout => \cell_generator_i|roura_water_v~6_combout\);

-- Location: LCCOMB_X14_Y13_N10
\cell_generator_i|process_6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_6~1_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_6~1_combout\);

-- Location: LCCOMB_X14_Y13_N30
\cell_generator_i|process_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_6~4_combout\ = (\cell_generator_i|process_5~2_combout\ & (\cell_generator_i|sig_typ_roury2\(1) & (\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & \cell_generator_i|process_6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~2_combout\,
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datad => \cell_generator_i|process_6~1_combout\,
	combout => \cell_generator_i|process_6~4_combout\);

-- Location: LCCOMB_X16_Y13_N8
\cell_generator_i|process_6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_6~5_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0\ & (!\cell_generator_i|sig_typ_roury2\(2) & (\cell_generator_i|sig_typ_roury2\(0) & !\cell_generator_i|sig_typ_roury2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0\,
	datab => \cell_generator_i|sig_typ_roury2\(2),
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \cell_generator_i|sig_typ_roury2\(3),
	combout => \cell_generator_i|process_6~5_combout\);

-- Location: LCCOMB_X17_Y13_N6
\cell_generator_i|process_6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_6~6_combout\ = (\cell_generator_i|process_6~5_combout\ & !\bram_i|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|process_6~5_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_6~6_combout\);

-- Location: LCCOMB_X24_Y11_N24
\cell_generator_i|roura_water_v~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~7_combout\ = (\cell_generator_i|process_6~6_combout\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\)) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\ & 
-- \bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\,
	datad => \cell_generator_i|process_6~6_combout\,
	combout => \cell_generator_i|roura_water_v~7_combout\);

-- Location: LCCOMB_X24_Y11_N10
\cell_generator_i|roura_water_v~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~8_combout\ = (\cell_generator_i|roura_water_v~7_combout\ & (((\bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\)))) # (!\cell_generator_i|roura_water_v~7_combout\ & ((\cell_generator_i|roura_water_v~6_combout\) 
-- # ((\cell_generator_i|process_6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_v~6_combout\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\,
	datac => \cell_generator_i|process_6~4_combout\,
	datad => \cell_generator_i|roura_water_v~7_combout\,
	combout => \cell_generator_i|roura_water_v~8_combout\);

-- Location: LCCOMB_X16_Y13_N0
\cell_generator_i|roura_water_v_offset~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v_offset~3_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\))) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & 
-- ((\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\) # (\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	combout => \cell_generator_i|roura_water_v_offset~3_combout\);

-- Location: LCCOMB_X17_Y13_N0
\cell_generator_i|roura_water_lenght_v[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[4]~0_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\ & 
-- \bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\)) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0\,
	combout => \cell_generator_i|roura_water_lenght_v[4]~0_combout\);

-- Location: LCCOMB_X17_Y13_N26
\cell_generator_i|roura_water_lenght_v[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[4]~1_combout\ = (!\bram_i|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0\ & \cell_generator_i|roura_water_lenght_v[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0\,
	datad => \cell_generator_i|roura_water_lenght_v[4]~0_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[4]~1_combout\);

-- Location: LCCOMB_X17_Y13_N12
\cell_generator_i|roura_water_lenght_v[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[4]~2_combout\ = (\cell_generator_i|roura_water_lenght_v[4]~1_combout\ & (!\cell_generator_i|sig_typ_roury2\(2) & (\cell_generator_i|sig_typ_roury2\(0) & !\cell_generator_i|sig_typ_roury2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[4]~1_combout\,
	datab => \cell_generator_i|sig_typ_roury2\(2),
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \cell_generator_i|sig_typ_roury2\(3),
	combout => \cell_generator_i|roura_water_lenght_v[4]~2_combout\);

-- Location: LCCOMB_X17_Y13_N30
\cell_generator_i|roura_water_v_offset[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v_offset[4]~2_combout\ = (\cell_generator_i|process_5~1_combout\ & (\cell_generator_i|roura_water_v_offset~3_combout\ & !\cell_generator_i|roura_water_lenght_v[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~1_combout\,
	datac => \cell_generator_i|roura_water_v_offset~3_combout\,
	datad => \cell_generator_i|roura_water_lenght_v[4]~2_combout\,
	combout => \cell_generator_i|roura_water_v_offset[4]~2_combout\);

-- Location: LCCOMB_X21_Y11_N20
\cell_generator_i|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add15~0_combout\ = (\cell_generator_i|roura_water_v_offset[4]~2_combout\ & (\cell_generator_i|cell_y_b\(4) $ (VCC))) # (!\cell_generator_i|roura_water_v_offset[4]~2_combout\ & ((\cell_generator_i|cell_y_b\(4)) # (GND)))
-- \cell_generator_i|Add15~1\ = CARRY((\cell_generator_i|cell_y_b\(4)) # (!\cell_generator_i|roura_water_v_offset[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_v_offset[4]~2_combout\,
	datab => \cell_generator_i|cell_y_b\(4),
	datad => VCC,
	combout => \cell_generator_i|Add15~0_combout\,
	cout => \cell_generator_i|Add15~1\);

-- Location: LCCOMB_X21_Y11_N22
\cell_generator_i|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add15~2_combout\ = (\cell_generator_i|cell_y_b\(5) & (\cell_generator_i|Add15~1\ & VCC)) # (!\cell_generator_i|cell_y_b\(5) & (!\cell_generator_i|Add15~1\))
-- \cell_generator_i|Add15~3\ = CARRY((!\cell_generator_i|cell_y_b\(5) & !\cell_generator_i|Add15~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_b\(5),
	datad => VCC,
	cin => \cell_generator_i|Add15~1\,
	combout => \cell_generator_i|Add15~2_combout\,
	cout => \cell_generator_i|Add15~3\);

-- Location: LCCOMB_X21_Y11_N24
\cell_generator_i|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add15~4_combout\ = (\cell_generator_i|cell_y_b\(6) & ((GND) # (!\cell_generator_i|Add15~3\))) # (!\cell_generator_i|cell_y_b\(6) & (\cell_generator_i|Add15~3\ $ (GND)))
-- \cell_generator_i|Add15~5\ = CARRY((\cell_generator_i|cell_y_b\(6)) # (!\cell_generator_i|Add15~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_b\(6),
	datad => VCC,
	cin => \cell_generator_i|Add15~3\,
	combout => \cell_generator_i|Add15~4_combout\,
	cout => \cell_generator_i|Add15~5\);

-- Location: LCCOMB_X21_Y11_N26
\cell_generator_i|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add15~6_combout\ = (\cell_generator_i|cell_y_b\(7) & (\cell_generator_i|Add15~5\ & VCC)) # (!\cell_generator_i|cell_y_b\(7) & (!\cell_generator_i|Add15~5\))
-- \cell_generator_i|Add15~7\ = CARRY((!\cell_generator_i|cell_y_b\(7) & !\cell_generator_i|Add15~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_b\(7),
	datad => VCC,
	cin => \cell_generator_i|Add15~5\,
	combout => \cell_generator_i|Add15~6_combout\,
	cout => \cell_generator_i|Add15~7\);

-- Location: LCCOMB_X21_Y11_N28
\cell_generator_i|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add15~8_combout\ = (\cell_generator_i|cell_y_b\(8) & ((GND) # (!\cell_generator_i|Add15~7\))) # (!\cell_generator_i|cell_y_b\(8) & (\cell_generator_i|Add15~7\ $ (GND)))
-- \cell_generator_i|Add15~9\ = CARRY((\cell_generator_i|cell_y_b\(8)) # (!\cell_generator_i|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_b\(8),
	datad => VCC,
	cin => \cell_generator_i|Add15~7\,
	combout => \cell_generator_i|Add15~8_combout\,
	cout => \cell_generator_i|Add15~9\);

-- Location: LCCOMB_X21_Y11_N30
\cell_generator_i|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add15~10_combout\ = \cell_generator_i|Add15~9\ $ (!\cell_generator_i|cell_y_b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|cell_y_b\(9),
	cin => \cell_generator_i|Add15~9\,
	combout => \cell_generator_i|Add15~10_combout\);

-- Location: LCCOMB_X25_Y11_N0
\cell_generator_i|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~1_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & !\cell_generator_i|cell_y_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \cell_generator_i|cell_y_b\(0),
	datad => VCC,
	cout => \cell_generator_i|LessThan15~1_cout\);

-- Location: LCCOMB_X25_Y11_N2
\cell_generator_i|LessThan15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~3_cout\ = CARRY((\cell_generator_i|cell_y_b\(1) & ((!\cell_generator_i|LessThan15~1_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\))) # (!\cell_generator_i|cell_y_b\(1) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|LessThan15~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_b\(1),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|LessThan15~1_cout\,
	cout => \cell_generator_i|LessThan15~3_cout\);

-- Location: LCCOMB_X25_Y11_N4
\cell_generator_i|LessThan15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((!\cell_generator_i|LessThan15~3_cout\) # (!\cell_generator_i|cell_y_b\(2)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- (!\cell_generator_i|cell_y_b\(2) & !\cell_generator_i|LessThan15~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \cell_generator_i|cell_y_b\(2),
	datad => VCC,
	cin => \cell_generator_i|LessThan15~3_cout\,
	cout => \cell_generator_i|LessThan15~5_cout\);

-- Location: LCCOMB_X25_Y11_N6
\cell_generator_i|LessThan15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~7_cout\ = CARRY((\cell_generator_i|cell_y_b\(3) & ((!\cell_generator_i|LessThan15~5_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\))) # (!\cell_generator_i|cell_y_b\(3) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & !\cell_generator_i|LessThan15~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_b\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datad => VCC,
	cin => \cell_generator_i|LessThan15~5_cout\,
	cout => \cell_generator_i|LessThan15~7_cout\);

-- Location: LCCOMB_X25_Y11_N8
\cell_generator_i|LessThan15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & ((!\cell_generator_i|LessThan15~7_cout\) # (!\cell_generator_i|Add15~0_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & 
-- (!\cell_generator_i|Add15~0_combout\ & !\cell_generator_i|LessThan15~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datab => \cell_generator_i|Add15~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan15~7_cout\,
	cout => \cell_generator_i|LessThan15~9_cout\);

-- Location: LCCOMB_X25_Y11_N10
\cell_generator_i|LessThan15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~11_cout\ = CARRY((\cell_generator_i|Add15~2_combout\ & ((!\cell_generator_i|LessThan15~9_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\))) # (!\cell_generator_i|Add15~2_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\cell_generator_i|LessThan15~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \cell_generator_i|LessThan15~9_cout\,
	cout => \cell_generator_i|LessThan15~11_cout\);

-- Location: LCCOMB_X25_Y11_N12
\cell_generator_i|LessThan15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~13_cout\ = CARRY((\cell_generator_i|Add15~4_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & !\cell_generator_i|LessThan15~11_cout\)) # (!\cell_generator_i|Add15~4_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\) # (!\cell_generator_i|LessThan15~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~4_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => VCC,
	cin => \cell_generator_i|LessThan15~11_cout\,
	cout => \cell_generator_i|LessThan15~13_cout\);

-- Location: LCCOMB_X25_Y11_N14
\cell_generator_i|LessThan15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~15_cout\ = CARRY((\cell_generator_i|Add15~6_combout\ & ((!\cell_generator_i|LessThan15~13_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\))) # (!\cell_generator_i|Add15~6_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & !\cell_generator_i|LessThan15~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => VCC,
	cin => \cell_generator_i|LessThan15~13_cout\,
	cout => \cell_generator_i|LessThan15~15_cout\);

-- Location: LCCOMB_X25_Y11_N16
\cell_generator_i|LessThan15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~17_cout\ = CARRY((\cell_generator_i|Add15~8_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|LessThan15~15_cout\)) # (!\cell_generator_i|Add15~8_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\) # (!\cell_generator_i|LessThan15~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~8_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|LessThan15~15_cout\,
	cout => \cell_generator_i|LessThan15~17_cout\);

-- Location: LCCOMB_X25_Y11_N18
\cell_generator_i|LessThan15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan15~18_combout\ = (\cell_generator_i|Add15~10_combout\ & (\cell_generator_i|LessThan15~17_cout\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)) # (!\cell_generator_i|Add15~10_combout\ & 
-- ((\cell_generator_i|LessThan15~17_cout\) # (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~10_combout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	cin => \cell_generator_i|LessThan15~17_cout\,
	combout => \cell_generator_i|LessThan15~18_combout\);

-- Location: LCCOMB_X25_Y12_N12
\cell_generator_i|Add17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~1_cout\ = CARRY(\cell_generator_i|cell_x_l\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(1),
	datad => VCC,
	cout => \cell_generator_i|Add17~1_cout\);

-- Location: LCCOMB_X25_Y12_N14
\cell_generator_i|Add17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~2_combout\ = (\cell_generator_i|cell_x_l\(2) & (\cell_generator_i|Add17~1_cout\ & VCC)) # (!\cell_generator_i|cell_x_l\(2) & (!\cell_generator_i|Add17~1_cout\))
-- \cell_generator_i|Add17~3\ = CARRY((!\cell_generator_i|cell_x_l\(2) & !\cell_generator_i|Add17~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(2),
	datad => VCC,
	cin => \cell_generator_i|Add17~1_cout\,
	combout => \cell_generator_i|Add17~2_combout\,
	cout => \cell_generator_i|Add17~3\);

-- Location: LCCOMB_X25_Y12_N16
\cell_generator_i|Add17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~4_combout\ = (\cell_generator_i|cell_x_l\(3) & ((GND) # (!\cell_generator_i|Add17~3\))) # (!\cell_generator_i|cell_x_l\(3) & (\cell_generator_i|Add17~3\ $ (GND)))
-- \cell_generator_i|Add17~5\ = CARRY((\cell_generator_i|cell_x_l\(3)) # (!\cell_generator_i|Add17~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(3),
	datad => VCC,
	cin => \cell_generator_i|Add17~3\,
	combout => \cell_generator_i|Add17~4_combout\,
	cout => \cell_generator_i|Add17~5\);

-- Location: LCCOMB_X25_Y12_N18
\cell_generator_i|Add17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~6_combout\ = (\cell_generator_i|cell_x_l\(4) & (!\cell_generator_i|Add17~5\)) # (!\cell_generator_i|cell_x_l\(4) & ((\cell_generator_i|Add17~5\) # (GND)))
-- \cell_generator_i|Add17~7\ = CARRY((!\cell_generator_i|Add17~5\) # (!\cell_generator_i|cell_x_l\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(4),
	datad => VCC,
	cin => \cell_generator_i|Add17~5\,
	combout => \cell_generator_i|Add17~6_combout\,
	cout => \cell_generator_i|Add17~7\);

-- Location: LCCOMB_X25_Y12_N20
\cell_generator_i|Add17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~8_combout\ = (\cell_generator_i|cell_x_l\(5) & (\cell_generator_i|Add17~7\ $ (GND))) # (!\cell_generator_i|cell_x_l\(5) & (!\cell_generator_i|Add17~7\ & VCC))
-- \cell_generator_i|Add17~9\ = CARRY((\cell_generator_i|cell_x_l\(5) & !\cell_generator_i|Add17~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(5),
	datad => VCC,
	cin => \cell_generator_i|Add17~7\,
	combout => \cell_generator_i|Add17~8_combout\,
	cout => \cell_generator_i|Add17~9\);

-- Location: LCCOMB_X25_Y12_N22
\cell_generator_i|Add17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~10_combout\ = (\cell_generator_i|cell_x_l\(6) & (!\cell_generator_i|Add17~9\)) # (!\cell_generator_i|cell_x_l\(6) & ((\cell_generator_i|Add17~9\) # (GND)))
-- \cell_generator_i|Add17~11\ = CARRY((!\cell_generator_i|Add17~9\) # (!\cell_generator_i|cell_x_l\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(6),
	datad => VCC,
	cin => \cell_generator_i|Add17~9\,
	combout => \cell_generator_i|Add17~10_combout\,
	cout => \cell_generator_i|Add17~11\);

-- Location: LCCOMB_X25_Y12_N24
\cell_generator_i|Add17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~12_combout\ = (\cell_generator_i|cell_x_l\(7) & (\cell_generator_i|Add17~11\ $ (GND))) # (!\cell_generator_i|cell_x_l\(7) & (!\cell_generator_i|Add17~11\ & VCC))
-- \cell_generator_i|Add17~13\ = CARRY((\cell_generator_i|cell_x_l\(7) & !\cell_generator_i|Add17~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(7),
	datad => VCC,
	cin => \cell_generator_i|Add17~11\,
	combout => \cell_generator_i|Add17~12_combout\,
	cout => \cell_generator_i|Add17~13\);

-- Location: LCCOMB_X25_Y12_N26
\cell_generator_i|Add17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~14_combout\ = (\cell_generator_i|cell_x_l\(8) & (!\cell_generator_i|Add17~13\)) # (!\cell_generator_i|cell_x_l\(8) & ((\cell_generator_i|Add17~13\) # (GND)))
-- \cell_generator_i|Add17~15\ = CARRY((!\cell_generator_i|Add17~13\) # (!\cell_generator_i|cell_x_l\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(8),
	datad => VCC,
	cin => \cell_generator_i|Add17~13\,
	combout => \cell_generator_i|Add17~14_combout\,
	cout => \cell_generator_i|Add17~15\);

-- Location: LCCOMB_X25_Y12_N28
\cell_generator_i|Add17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add17~16_combout\ = \cell_generator_i|Add17~15\ $ (!\cell_generator_i|cell_x_l\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|cell_x_l\(9),
	cin => \cell_generator_i|Add17~15\,
	combout => \cell_generator_i|Add17~16_combout\);

-- Location: LCCOMB_X26_Y11_N8
\cell_generator_i|LessThan16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~1_cout\ = CARRY((\cell_generator_i|cell_x_l\(0) & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cout => \cell_generator_i|LessThan16~1_cout\);

-- Location: LCCOMB_X26_Y11_N10
\cell_generator_i|LessThan16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~3_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((\cell_generator_i|cell_x_l\(1)) # (!\cell_generator_i|LessThan16~1_cout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- (\cell_generator_i|cell_x_l\(1) & !\cell_generator_i|LessThan16~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \cell_generator_i|cell_x_l\(1),
	datad => VCC,
	cin => \cell_generator_i|LessThan16~1_cout\,
	cout => \cell_generator_i|LessThan16~3_cout\);

-- Location: LCCOMB_X26_Y11_N12
\cell_generator_i|LessThan16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (\cell_generator_i|Add17~2_combout\ & !\cell_generator_i|LessThan16~3_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
-- ((\cell_generator_i|Add17~2_combout\) # (!\cell_generator_i|LessThan16~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datab => \cell_generator_i|Add17~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan16~3_cout\,
	cout => \cell_generator_i|LessThan16~5_cout\);

-- Location: LCCOMB_X26_Y11_N14
\cell_generator_i|LessThan16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((!\cell_generator_i|LessThan16~5_cout\) # (!\cell_generator_i|Add17~4_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & 
-- (!\cell_generator_i|Add17~4_combout\ & !\cell_generator_i|LessThan16~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datab => \cell_generator_i|Add17~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan16~5_cout\,
	cout => \cell_generator_i|LessThan16~7_cout\);

-- Location: LCCOMB_X26_Y11_N16
\cell_generator_i|LessThan16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~9_cout\ = CARRY((\cell_generator_i|Add17~6_combout\ & ((!\cell_generator_i|LessThan16~7_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\))) # (!\cell_generator_i|Add17~6_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & !\cell_generator_i|LessThan16~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add17~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \cell_generator_i|LessThan16~7_cout\,
	cout => \cell_generator_i|LessThan16~9_cout\);

-- Location: LCCOMB_X26_Y11_N18
\cell_generator_i|LessThan16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~11_cout\ = CARRY((\cell_generator_i|Add17~8_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & !\cell_generator_i|LessThan16~9_cout\)) # (!\cell_generator_i|Add17~8_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\) # (!\cell_generator_i|LessThan16~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add17~8_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \cell_generator_i|LessThan16~9_cout\,
	cout => \cell_generator_i|LessThan16~11_cout\);

-- Location: LCCOMB_X26_Y11_N20
\cell_generator_i|LessThan16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~13_cout\ = CARRY((\cell_generator_i|Add17~10_combout\ & ((!\cell_generator_i|LessThan16~11_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\))) # (!\cell_generator_i|Add17~10_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & !\cell_generator_i|LessThan16~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add17~10_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datad => VCC,
	cin => \cell_generator_i|LessThan16~11_cout\,
	cout => \cell_generator_i|LessThan16~13_cout\);

-- Location: LCCOMB_X26_Y11_N22
\cell_generator_i|LessThan16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~15_cout\ = CARRY((\cell_generator_i|Add17~12_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\cell_generator_i|LessThan16~13_cout\)) # (!\cell_generator_i|Add17~12_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\) # (!\cell_generator_i|LessThan16~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add17~12_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \cell_generator_i|LessThan16~13_cout\,
	cout => \cell_generator_i|LessThan16~15_cout\);

-- Location: LCCOMB_X26_Y11_N24
\cell_generator_i|LessThan16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~17_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (\cell_generator_i|Add17~14_combout\ & !\cell_generator_i|LessThan16~15_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & 
-- ((\cell_generator_i|Add17~14_combout\) # (!\cell_generator_i|LessThan16~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datab => \cell_generator_i|Add17~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan16~15_cout\,
	cout => \cell_generator_i|LessThan16~17_cout\);

-- Location: LCCOMB_X26_Y11_N26
\cell_generator_i|LessThan16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan16~18_combout\ = (\cell_generator_i|Add17~16_combout\ & ((\cell_generator_i|LessThan16~17_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\))) # (!\cell_generator_i|Add17~16_combout\ & 
-- (\cell_generator_i|LessThan16~17_cout\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add17~16_combout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	cin => \cell_generator_i|LessThan16~17_cout\,
	combout => \cell_generator_i|LessThan16~18_combout\);

-- Location: LCCOMB_X25_Y13_N10
\cell_generator_i|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~0_combout\ = (\cell_generator_i|cell_x_l\(0) & (\cell_generator_i|cell_x_l\(1) $ (VCC))) # (!\cell_generator_i|cell_x_l\(0) & (\cell_generator_i|cell_x_l\(1) & VCC))
-- \cell_generator_i|Add18~1\ = CARRY((\cell_generator_i|cell_x_l\(0) & \cell_generator_i|cell_x_l\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(0),
	datab => \cell_generator_i|cell_x_l\(1),
	datad => VCC,
	combout => \cell_generator_i|Add18~0_combout\,
	cout => \cell_generator_i|Add18~1\);

-- Location: LCCOMB_X25_Y13_N12
\cell_generator_i|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~2_combout\ = (\cell_generator_i|cell_x_l\(2) & (!\cell_generator_i|Add18~1\)) # (!\cell_generator_i|cell_x_l\(2) & ((\cell_generator_i|Add18~1\) # (GND)))
-- \cell_generator_i|Add18~3\ = CARRY((!\cell_generator_i|Add18~1\) # (!\cell_generator_i|cell_x_l\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(2),
	datad => VCC,
	cin => \cell_generator_i|Add18~1\,
	combout => \cell_generator_i|Add18~2_combout\,
	cout => \cell_generator_i|Add18~3\);

-- Location: LCCOMB_X25_Y13_N14
\cell_generator_i|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~4_combout\ = (\cell_generator_i|cell_x_l\(3) & (\cell_generator_i|Add18~3\ $ (GND))) # (!\cell_generator_i|cell_x_l\(3) & (!\cell_generator_i|Add18~3\ & VCC))
-- \cell_generator_i|Add18~5\ = CARRY((\cell_generator_i|cell_x_l\(3) & !\cell_generator_i|Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(3),
	datad => VCC,
	cin => \cell_generator_i|Add18~3\,
	combout => \cell_generator_i|Add18~4_combout\,
	cout => \cell_generator_i|Add18~5\);

-- Location: LCCOMB_X25_Y13_N16
\cell_generator_i|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~6_combout\ = (\cell_generator_i|cell_x_l\(4) & (\cell_generator_i|Add18~5\ & VCC)) # (!\cell_generator_i|cell_x_l\(4) & (!\cell_generator_i|Add18~5\))
-- \cell_generator_i|Add18~7\ = CARRY((!\cell_generator_i|cell_x_l\(4) & !\cell_generator_i|Add18~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(4),
	datad => VCC,
	cin => \cell_generator_i|Add18~5\,
	combout => \cell_generator_i|Add18~6_combout\,
	cout => \cell_generator_i|Add18~7\);

-- Location: LCCOMB_X25_Y13_N18
\cell_generator_i|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~8_combout\ = (\cell_generator_i|cell_x_l\(5) & (\cell_generator_i|Add18~7\ $ (GND))) # (!\cell_generator_i|cell_x_l\(5) & (!\cell_generator_i|Add18~7\ & VCC))
-- \cell_generator_i|Add18~9\ = CARRY((\cell_generator_i|cell_x_l\(5) & !\cell_generator_i|Add18~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(5),
	datad => VCC,
	cin => \cell_generator_i|Add18~7\,
	combout => \cell_generator_i|Add18~8_combout\,
	cout => \cell_generator_i|Add18~9\);

-- Location: LCCOMB_X25_Y13_N20
\cell_generator_i|Add18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~10_combout\ = (\cell_generator_i|cell_x_l\(6) & (!\cell_generator_i|Add18~9\)) # (!\cell_generator_i|cell_x_l\(6) & ((\cell_generator_i|Add18~9\) # (GND)))
-- \cell_generator_i|Add18~11\ = CARRY((!\cell_generator_i|Add18~9\) # (!\cell_generator_i|cell_x_l\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(6),
	datad => VCC,
	cin => \cell_generator_i|Add18~9\,
	combout => \cell_generator_i|Add18~10_combout\,
	cout => \cell_generator_i|Add18~11\);

-- Location: LCCOMB_X25_Y13_N22
\cell_generator_i|Add18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~12_combout\ = (\cell_generator_i|cell_x_l\(7) & (\cell_generator_i|Add18~11\ $ (GND))) # (!\cell_generator_i|cell_x_l\(7) & (!\cell_generator_i|Add18~11\ & VCC))
-- \cell_generator_i|Add18~13\ = CARRY((\cell_generator_i|cell_x_l\(7) & !\cell_generator_i|Add18~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(7),
	datad => VCC,
	cin => \cell_generator_i|Add18~11\,
	combout => \cell_generator_i|Add18~12_combout\,
	cout => \cell_generator_i|Add18~13\);

-- Location: LCCOMB_X25_Y13_N24
\cell_generator_i|Add18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~14_combout\ = (\cell_generator_i|cell_x_l\(8) & (!\cell_generator_i|Add18~13\)) # (!\cell_generator_i|cell_x_l\(8) & ((\cell_generator_i|Add18~13\) # (GND)))
-- \cell_generator_i|Add18~15\ = CARRY((!\cell_generator_i|Add18~13\) # (!\cell_generator_i|cell_x_l\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_x_l\(8),
	datad => VCC,
	cin => \cell_generator_i|Add18~13\,
	combout => \cell_generator_i|Add18~14_combout\,
	cout => \cell_generator_i|Add18~15\);

-- Location: LCCOMB_X25_Y13_N26
\cell_generator_i|Add18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add18~16_combout\ = \cell_generator_i|Add18~15\ $ (!\cell_generator_i|cell_x_l\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|cell_x_l\(9),
	cin => \cell_generator_i|Add18~15\,
	combout => \cell_generator_i|Add18~16_combout\);

-- Location: LCCOMB_X24_Y10_N2
\cell_generator_i|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~1_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & \cell_generator_i|cell_x_l\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datab => \cell_generator_i|cell_x_l\(0),
	datad => VCC,
	cout => \cell_generator_i|LessThan17~1_cout\);

-- Location: LCCOMB_X24_Y10_N4
\cell_generator_i|LessThan17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~3_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & (\cell_generator_i|Add18~0_combout\ & !\cell_generator_i|LessThan17~1_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & 
-- ((\cell_generator_i|Add18~0_combout\) # (!\cell_generator_i|LessThan17~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \cell_generator_i|Add18~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~1_cout\,
	cout => \cell_generator_i|LessThan17~3_cout\);

-- Location: LCCOMB_X24_Y10_N6
\cell_generator_i|LessThan17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((!\cell_generator_i|LessThan17~3_cout\) # (!\cell_generator_i|Add18~2_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & 
-- (!\cell_generator_i|Add18~2_combout\ & !\cell_generator_i|LessThan17~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datab => \cell_generator_i|Add18~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~3_cout\,
	cout => \cell_generator_i|LessThan17~5_cout\);

-- Location: LCCOMB_X24_Y10_N8
\cell_generator_i|LessThan17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (\cell_generator_i|Add18~4_combout\ & !\cell_generator_i|LessThan17~5_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & 
-- ((\cell_generator_i|Add18~4_combout\) # (!\cell_generator_i|LessThan17~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datab => \cell_generator_i|Add18~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~5_cout\,
	cout => \cell_generator_i|LessThan17~7_cout\);

-- Location: LCCOMB_X24_Y10_N10
\cell_generator_i|LessThan17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((!\cell_generator_i|LessThan17~7_cout\) # (!\cell_generator_i|Add18~6_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & 
-- (!\cell_generator_i|Add18~6_combout\ & !\cell_generator_i|LessThan17~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datab => \cell_generator_i|Add18~6_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~7_cout\,
	cout => \cell_generator_i|LessThan17~9_cout\);

-- Location: LCCOMB_X24_Y10_N12
\cell_generator_i|LessThan17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~11_cout\ = CARRY((\cell_generator_i|Add18~8_combout\ & ((!\cell_generator_i|LessThan17~9_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\))) # (!\cell_generator_i|Add18~8_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & !\cell_generator_i|LessThan17~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add18~8_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~9_cout\,
	cout => \cell_generator_i|LessThan17~11_cout\);

-- Location: LCCOMB_X24_Y10_N14
\cell_generator_i|LessThan17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((!\cell_generator_i|LessThan17~11_cout\) # (!\cell_generator_i|Add18~10_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & 
-- (!\cell_generator_i|Add18~10_combout\ & !\cell_generator_i|LessThan17~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \cell_generator_i|Add18~10_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~11_cout\,
	cout => \cell_generator_i|LessThan17~13_cout\);

-- Location: LCCOMB_X24_Y10_N16
\cell_generator_i|LessThan17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~15_cout\ = CARRY((\cell_generator_i|Add18~12_combout\ & ((!\cell_generator_i|LessThan17~13_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\))) # (!\cell_generator_i|Add18~12_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\cell_generator_i|LessThan17~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add18~12_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~13_cout\,
	cout => \cell_generator_i|LessThan17~15_cout\);

-- Location: LCCOMB_X24_Y10_N18
\cell_generator_i|LessThan17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~17_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & ((!\cell_generator_i|LessThan17~15_cout\) # (!\cell_generator_i|Add18~14_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & 
-- (!\cell_generator_i|Add18~14_combout\ & !\cell_generator_i|LessThan17~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datab => \cell_generator_i|Add18~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan17~15_cout\,
	cout => \cell_generator_i|LessThan17~17_cout\);

-- Location: LCCOMB_X24_Y10_N20
\cell_generator_i|LessThan17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan17~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & ((\cell_generator_i|LessThan17~17_cout\) # (!\cell_generator_i|Add18~16_combout\))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\cell_generator_i|LessThan17~17_cout\ & !\cell_generator_i|Add18~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \cell_generator_i|Add18~16_combout\,
	cin => \cell_generator_i|LessThan17~17_cout\,
	combout => \cell_generator_i|LessThan17~18_combout\);

-- Location: LCCOMB_X26_Y11_N0
\cell_generator_i|roura_water_v~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~0_combout\ = (!\cell_generator_i|LessThan16~18_combout\ & !\cell_generator_i|LessThan17~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cell_generator_i|LessThan16~18_combout\,
	datad => \cell_generator_i|LessThan17~18_combout\,
	combout => \cell_generator_i|roura_water_v~0_combout\);

-- Location: LCCOMB_X14_Y13_N0
\cell_generator_i|process_6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_6~3_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & 
-- \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\)) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0\,
	combout => \cell_generator_i|process_6~3_combout\);

-- Location: LCCOMB_X14_Y13_N26
\cell_generator_i|roura_water_lenght_v~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v~3_combout\ = (\cell_generator_i|process_5~2_combout\ & (\cell_generator_i|sig_typ_roury2\(1) & ((\cell_generator_i|process_6~2_combout\) # (\cell_generator_i|process_6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~2_combout\,
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datac => \cell_generator_i|process_6~2_combout\,
	datad => \cell_generator_i|process_6~3_combout\,
	combout => \cell_generator_i|roura_water_lenght_v~3_combout\);

-- Location: LCCOMB_X14_Y13_N28
\cell_generator_i|roura_water_lenght_v[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[4]~4_combout\ = (!\cell_generator_i|roura_water_lenght_v~3_combout\ & (((!\cell_generator_i|process_6~1_combout\ & !\cell_generator_i|process_6~0_combout\)) # (!\cell_generator_i|process_5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_6~1_combout\,
	datab => \cell_generator_i|process_6~0_combout\,
	datac => \cell_generator_i|roura_water_lenght_v~3_combout\,
	datad => \cell_generator_i|process_5~1_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[4]~4_combout\);

-- Location: LCCOMB_X17_Y13_N8
\cell_generator_i|roura_water_lenght_v[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[4]~5_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0\ & ((\cell_generator_i|roura_water_lenght_v[4]~4_combout\) # (\cell_generator_i|roura_water_lenght_v[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0\,
	datac => \cell_generator_i|roura_water_lenght_v[4]~4_combout\,
	datad => \cell_generator_i|roura_water_lenght_v[4]~2_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[4]~5_combout\);

-- Location: LCCOMB_X16_Y13_N12
\cell_generator_i|roura_water_lenght_v[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[3]~6_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\) # ((!\cell_generator_i|process_5~1_combout\) # 
-- (!\cell_generator_i|roura_water_v_offset~3_combout\)))) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\ & ((!\cell_generator_i|process_5~1_combout\) # 
-- (!\cell_generator_i|roura_water_v_offset~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0\,
	datac => \cell_generator_i|roura_water_v_offset~3_combout\,
	datad => \cell_generator_i|process_5~1_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[3]~6_combout\);

-- Location: LCCOMB_X17_Y13_N18
\cell_generator_i|roura_water_lenght_v[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[2]~7_combout\ = (!\cell_generator_i|process_6~2_combout\ & (!\cell_generator_i|process_6~3_combout\ & ((!\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\) # 
-- (!\cell_generator_i|roura_water_v_offset~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_6~2_combout\,
	datab => \cell_generator_i|process_6~3_combout\,
	datac => \cell_generator_i|roura_water_v_offset~3_combout\,
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	combout => \cell_generator_i|roura_water_lenght_v[2]~7_combout\);

-- Location: LCCOMB_X17_Y13_N20
\cell_generator_i|roura_water_lenght_v[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[2]~8_combout\ = (((\cell_generator_i|sig_typ_roury2\(0)) # (\cell_generator_i|roura_water_lenght_v[2]~7_combout\)) # (!\cell_generator_i|sig_typ_roury2\(1))) # (!\cell_generator_i|process_5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~0_combout\,
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \cell_generator_i|roura_water_lenght_v[2]~7_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[2]~8_combout\);

-- Location: LCCOMB_X17_Y13_N22
\cell_generator_i|roura_water_lenght_v[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[3]~9_combout\ = (\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & (((\bram_i|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0\)))) # (!\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & 
-- ((\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0\))) # (!\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & (\cell_generator_i|roura_water_lenght_v[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[3]~6_combout\,
	datab => \cell_generator_i|roura_water_lenght_v[2]~8_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0\,
	datad => \cell_generator_i|roura_water_lenght_v[4]~2_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[3]~9_combout\);

-- Location: LCCOMB_X16_Y13_N6
\cell_generator_i|roura_water_lenght_v[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[2]~10_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & (((\bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\) # (!\cell_generator_i|process_5~1_combout\)) # 
-- (!\cell_generator_i|roura_water_v_offset~3_combout\))) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\ & ((!\cell_generator_i|process_5~1_combout\) # 
-- (!\cell_generator_i|roura_water_v_offset~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_v_offset~3_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0\,
	datad => \cell_generator_i|process_5~1_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[2]~10_combout\);

-- Location: LCCOMB_X17_Y13_N24
\cell_generator_i|roura_water_lenght_v[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[2]~11_combout\ = (\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0\)) # (!\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & 
-- ((\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0\)) # (!\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & ((\cell_generator_i|roura_water_lenght_v[2]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_v[2]~8_combout\,
	datac => \cell_generator_i|roura_water_lenght_v[2]~10_combout\,
	datad => \cell_generator_i|roura_water_lenght_v[4]~2_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[2]~11_combout\);

-- Location: LCCOMB_X16_Y13_N24
\cell_generator_i|roura_water_lenght_v[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[1]~12_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0\) # ((\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & ((\cell_generator_i|sig_typ_roury2\(0)) # 
-- (!\cell_generator_i|roura_water_v_offset~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0\,
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \cell_generator_i|roura_water_v_offset~3_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[1]~12_combout\);

-- Location: LCCOMB_X16_Y13_N2
\cell_generator_i|roura_water_lenght_v[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[1]~13_combout\ = (\cell_generator_i|roura_water_lenght_v[1]~12_combout\) # ((\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & ((!\cell_generator_i|process_5~0_combout\) # 
-- (!\cell_generator_i|sig_typ_roury2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_v[1]~12_combout\,
	datac => \cell_generator_i|sig_typ_roury2\(1),
	datad => \cell_generator_i|process_5~0_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[1]~13_combout\);

-- Location: LCCOMB_X17_Y13_N10
\cell_generator_i|roura_water_lenght_v[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[1]~14_combout\ = (\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & (((\bram_i|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0\)))) # (!\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & 
-- ((\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0\))) # (!\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & (\cell_generator_i|roura_water_lenght_v[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[1]~13_combout\,
	datab => \cell_generator_i|roura_water_lenght_v[2]~8_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0\,
	datad => \cell_generator_i|roura_water_lenght_v[4]~2_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[1]~14_combout\);

-- Location: LCCOMB_X16_Y13_N28
\cell_generator_i|roura_water_lenght_v[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[0]~15_combout\ = (\bram_i|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0\) # ((\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & ((\cell_generator_i|sig_typ_roury2\(0)) # 
-- (!\cell_generator_i|roura_water_v_offset~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_v_offset~3_combout\,
	datac => \cell_generator_i|sig_typ_roury2\(0),
	datad => \bram_i|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0\,
	combout => \cell_generator_i|roura_water_lenght_v[0]~15_combout\);

-- Location: LCCOMB_X16_Y13_N14
\cell_generator_i|roura_water_lenght_v[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[0]~16_combout\ = (\cell_generator_i|roura_water_lenght_v[0]~15_combout\) # ((\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & ((!\cell_generator_i|process_5~0_combout\) # 
-- (!\cell_generator_i|sig_typ_roury2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datab => \cell_generator_i|roura_water_lenght_v[0]~15_combout\,
	datac => \cell_generator_i|sig_typ_roury2\(1),
	datad => \cell_generator_i|process_5~0_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[0]~16_combout\);

-- Location: LCCOMB_X17_Y13_N4
\cell_generator_i|roura_water_lenght_v[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_lenght_v[0]~17_combout\ = (\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & (((\bram_i|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0\)))) # (!\cell_generator_i|roura_water_lenght_v[2]~8_combout\ & 
-- ((\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0\))) # (!\cell_generator_i|roura_water_lenght_v[4]~2_combout\ & (\cell_generator_i|roura_water_lenght_v[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[0]~16_combout\,
	datab => \cell_generator_i|roura_water_lenght_v[2]~8_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0\,
	datad => \cell_generator_i|roura_water_lenght_v[4]~2_combout\,
	combout => \cell_generator_i|roura_water_lenght_v[0]~17_combout\);

-- Location: LCCOMB_X21_Y11_N0
\cell_generator_i|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~0_combout\ = (\cell_generator_i|cell_y_b\(0) & ((GND) # (!\cell_generator_i|roura_water_lenght_v[0]~17_combout\))) # (!\cell_generator_i|cell_y_b\(0) & (\cell_generator_i|roura_water_lenght_v[0]~17_combout\ $ (GND)))
-- \cell_generator_i|Add16~1\ = CARRY((\cell_generator_i|cell_y_b\(0)) # (!\cell_generator_i|roura_water_lenght_v[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_b\(0),
	datab => \cell_generator_i|roura_water_lenght_v[0]~17_combout\,
	datad => VCC,
	combout => \cell_generator_i|Add16~0_combout\,
	cout => \cell_generator_i|Add16~1\);

-- Location: LCCOMB_X21_Y11_N2
\cell_generator_i|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~2_combout\ = (\cell_generator_i|cell_y_b\(1) & ((\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & (!\cell_generator_i|Add16~1\)) # (!\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & (\cell_generator_i|Add16~1\ & 
-- VCC)))) # (!\cell_generator_i|cell_y_b\(1) & ((\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & ((\cell_generator_i|Add16~1\) # (GND))) # (!\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & (!\cell_generator_i|Add16~1\))))
-- \cell_generator_i|Add16~3\ = CARRY((\cell_generator_i|cell_y_b\(1) & (\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & !\cell_generator_i|Add16~1\)) # (!\cell_generator_i|cell_y_b\(1) & ((\cell_generator_i|roura_water_lenght_v[1]~14_combout\) # 
-- (!\cell_generator_i|Add16~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_b\(1),
	datab => \cell_generator_i|roura_water_lenght_v[1]~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add16~1\,
	combout => \cell_generator_i|Add16~2_combout\,
	cout => \cell_generator_i|Add16~3\);

-- Location: LCCOMB_X21_Y11_N4
\cell_generator_i|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~4_combout\ = ((\cell_generator_i|cell_y_b\(2) $ (\cell_generator_i|roura_water_lenght_v[2]~11_combout\ $ (\cell_generator_i|Add16~3\)))) # (GND)
-- \cell_generator_i|Add16~5\ = CARRY((\cell_generator_i|cell_y_b\(2) & ((!\cell_generator_i|Add16~3\) # (!\cell_generator_i|roura_water_lenght_v[2]~11_combout\))) # (!\cell_generator_i|cell_y_b\(2) & (!\cell_generator_i|roura_water_lenght_v[2]~11_combout\ & 
-- !\cell_generator_i|Add16~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_b\(2),
	datab => \cell_generator_i|roura_water_lenght_v[2]~11_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add16~3\,
	combout => \cell_generator_i|Add16~4_combout\,
	cout => \cell_generator_i|Add16~5\);

-- Location: LCCOMB_X21_Y11_N6
\cell_generator_i|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~6_combout\ = (\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & ((\cell_generator_i|cell_y_b\(3) & (!\cell_generator_i|Add16~5\)) # (!\cell_generator_i|cell_y_b\(3) & ((\cell_generator_i|Add16~5\) # (GND))))) # 
-- (!\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & ((\cell_generator_i|cell_y_b\(3) & (\cell_generator_i|Add16~5\ & VCC)) # (!\cell_generator_i|cell_y_b\(3) & (!\cell_generator_i|Add16~5\))))
-- \cell_generator_i|Add16~7\ = CARRY((\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & ((!\cell_generator_i|Add16~5\) # (!\cell_generator_i|cell_y_b\(3)))) # (!\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & (!\cell_generator_i|cell_y_b\(3) & 
-- !\cell_generator_i|Add16~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[3]~9_combout\,
	datab => \cell_generator_i|cell_y_b\(3),
	datad => VCC,
	cin => \cell_generator_i|Add16~5\,
	combout => \cell_generator_i|Add16~6_combout\,
	cout => \cell_generator_i|Add16~7\);

-- Location: LCCOMB_X21_Y11_N8
\cell_generator_i|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~8_combout\ = ((\cell_generator_i|roura_water_lenght_v[4]~5_combout\ $ (\cell_generator_i|Add15~0_combout\ $ (\cell_generator_i|Add16~7\)))) # (GND)
-- \cell_generator_i|Add16~9\ = CARRY((\cell_generator_i|roura_water_lenght_v[4]~5_combout\ & (\cell_generator_i|Add15~0_combout\ & !\cell_generator_i|Add16~7\)) # (!\cell_generator_i|roura_water_lenght_v[4]~5_combout\ & ((\cell_generator_i|Add15~0_combout\) 
-- # (!\cell_generator_i|Add16~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[4]~5_combout\,
	datab => \cell_generator_i|Add15~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add16~7\,
	combout => \cell_generator_i|Add16~8_combout\,
	cout => \cell_generator_i|Add16~9\);

-- Location: LCCOMB_X21_Y11_N10
\cell_generator_i|Add16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~10_combout\ = (\cell_generator_i|Add15~2_combout\ & (\cell_generator_i|Add16~9\ & VCC)) # (!\cell_generator_i|Add15~2_combout\ & (!\cell_generator_i|Add16~9\))
-- \cell_generator_i|Add16~11\ = CARRY((!\cell_generator_i|Add15~2_combout\ & !\cell_generator_i|Add16~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add16~9\,
	combout => \cell_generator_i|Add16~10_combout\,
	cout => \cell_generator_i|Add16~11\);

-- Location: LCCOMB_X21_Y11_N12
\cell_generator_i|Add16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~12_combout\ = (\cell_generator_i|Add15~4_combout\ & ((GND) # (!\cell_generator_i|Add16~11\))) # (!\cell_generator_i|Add15~4_combout\ & (\cell_generator_i|Add16~11\ $ (GND)))
-- \cell_generator_i|Add16~13\ = CARRY((\cell_generator_i|Add15~4_combout\) # (!\cell_generator_i|Add16~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add15~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add16~11\,
	combout => \cell_generator_i|Add16~12_combout\,
	cout => \cell_generator_i|Add16~13\);

-- Location: LCCOMB_X21_Y11_N14
\cell_generator_i|Add16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~14_combout\ = (\cell_generator_i|Add15~6_combout\ & (\cell_generator_i|Add16~13\ & VCC)) # (!\cell_generator_i|Add15~6_combout\ & (!\cell_generator_i|Add16~13\))
-- \cell_generator_i|Add16~15\ = CARRY((!\cell_generator_i|Add15~6_combout\ & !\cell_generator_i|Add16~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~6_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add16~13\,
	combout => \cell_generator_i|Add16~14_combout\,
	cout => \cell_generator_i|Add16~15\);

-- Location: LCCOMB_X21_Y11_N16
\cell_generator_i|Add16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~16_combout\ = (\cell_generator_i|Add15~8_combout\ & ((GND) # (!\cell_generator_i|Add16~15\))) # (!\cell_generator_i|Add15~8_combout\ & (\cell_generator_i|Add16~15\ $ (GND)))
-- \cell_generator_i|Add16~17\ = CARRY((\cell_generator_i|Add15~8_combout\) # (!\cell_generator_i|Add16~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add15~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add16~15\,
	combout => \cell_generator_i|Add16~16_combout\,
	cout => \cell_generator_i|Add16~17\);

-- Location: LCCOMB_X21_Y11_N18
\cell_generator_i|Add16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add16~18_combout\ = \cell_generator_i|Add15~10_combout\ $ (!\cell_generator_i|Add16~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add15~10_combout\,
	cin => \cell_generator_i|Add16~17\,
	combout => \cell_generator_i|Add16~18_combout\);

-- Location: LCCOMB_X22_Y11_N0
\cell_generator_i|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~1_cout\ = CARRY((\cell_generator_i|Add16~0_combout\ & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add16~0_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datad => VCC,
	cout => \cell_generator_i|LessThan14~1_cout\);

-- Location: LCCOMB_X22_Y11_N2
\cell_generator_i|LessThan14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~3_cout\ = CARRY((\cell_generator_i|Add16~2_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|LessThan14~1_cout\)) # (!\cell_generator_i|Add16~2_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\) # (!\cell_generator_i|LessThan14~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add16~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~1_cout\,
	cout => \cell_generator_i|LessThan14~3_cout\);

-- Location: LCCOMB_X22_Y11_N4
\cell_generator_i|LessThan14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~5_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & (\cell_generator_i|Add16~4_combout\ & !\cell_generator_i|LessThan14~3_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- ((\cell_generator_i|Add16~4_combout\) # (!\cell_generator_i|LessThan14~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \cell_generator_i|Add16~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~3_cout\,
	cout => \cell_generator_i|LessThan14~5_cout\);

-- Location: LCCOMB_X22_Y11_N6
\cell_generator_i|LessThan14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((!\cell_generator_i|LessThan14~5_cout\) # (!\cell_generator_i|Add16~6_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & 
-- (!\cell_generator_i|Add16~6_combout\ & !\cell_generator_i|LessThan14~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \cell_generator_i|Add16~6_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~5_cout\,
	cout => \cell_generator_i|LessThan14~7_cout\);

-- Location: LCCOMB_X22_Y11_N8
\cell_generator_i|LessThan14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~9_cout\ = CARRY((\cell_generator_i|Add16~8_combout\ & ((!\cell_generator_i|LessThan14~7_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\))) # (!\cell_generator_i|Add16~8_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & !\cell_generator_i|LessThan14~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add16~8_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~7_cout\,
	cout => \cell_generator_i|LessThan14~9_cout\);

-- Location: LCCOMB_X22_Y11_N10
\cell_generator_i|LessThan14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~11_cout\ = CARRY((\cell_generator_i|Add16~10_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\cell_generator_i|LessThan14~9_cout\)) # (!\cell_generator_i|Add16~10_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\) # (!\cell_generator_i|LessThan14~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add16~10_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~9_cout\,
	cout => \cell_generator_i|LessThan14~11_cout\);

-- Location: LCCOMB_X22_Y11_N12
\cell_generator_i|LessThan14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~13_cout\ = CARRY((\cell_generator_i|Add16~12_combout\ & ((!\cell_generator_i|LessThan14~11_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\))) # (!\cell_generator_i|Add16~12_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & !\cell_generator_i|LessThan14~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add16~12_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~11_cout\,
	cout => \cell_generator_i|LessThan14~13_cout\);

-- Location: LCCOMB_X22_Y11_N14
\cell_generator_i|LessThan14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~15_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & ((!\cell_generator_i|LessThan14~13_cout\) # (!\cell_generator_i|Add16~14_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- (!\cell_generator_i|Add16~14_combout\ & !\cell_generator_i|LessThan14~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datab => \cell_generator_i|Add16~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~13_cout\,
	cout => \cell_generator_i|LessThan14~15_cout\);

-- Location: LCCOMB_X22_Y11_N16
\cell_generator_i|LessThan14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~17_cout\ = CARRY((\cell_generator_i|Add16~16_combout\ & ((!\cell_generator_i|LessThan14~15_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\))) # (!\cell_generator_i|Add16~16_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|LessThan14~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add16~16_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|LessThan14~15_cout\,
	cout => \cell_generator_i|LessThan14~17_cout\);

-- Location: LCCOMB_X22_Y11_N18
\cell_generator_i|LessThan14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan14~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & (\cell_generator_i|LessThan14~17_cout\ & \cell_generator_i|Add16~18_combout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
-- ((\cell_generator_i|LessThan14~17_cout\) # (\cell_generator_i|Add16~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datad => \cell_generator_i|Add16~18_combout\,
	cin => \cell_generator_i|LessThan14~17_cout\,
	combout => \cell_generator_i|LessThan14~18_combout\);

-- Location: LCCOMB_X24_Y11_N12
\cell_generator_i|roura_water_v~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~9_combout\ = (\cell_generator_i|roura_water_v~8_combout\ & (!\cell_generator_i|LessThan15~18_combout\ & (\cell_generator_i|roura_water_v~0_combout\ & !\cell_generator_i|LessThan14~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_v~8_combout\,
	datab => \cell_generator_i|LessThan15~18_combout\,
	datac => \cell_generator_i|roura_water_v~0_combout\,
	datad => \cell_generator_i|LessThan14~18_combout\,
	combout => \cell_generator_i|roura_water_v~9_combout\);

-- Location: LCCOMB_X24_Y11_N26
\cell_generator_i|water_is~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~11_combout\ = (\cell_generator_i|roura_water_v~9_combout\) # ((\cell_generator_i|water_is~8_combout\ & ((\cell_generator_i|water_is~10_combout\) # (\cell_generator_i|water_is~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|water_is~8_combout\,
	datab => \cell_generator_i|water_is~10_combout\,
	datac => \cell_generator_i|water_is~9_combout\,
	datad => \cell_generator_i|roura_water_v~9_combout\,
	combout => \cell_generator_i|water_is~11_combout\);

-- Location: LCCOMB_X18_Y11_N20
\cell_generator_i|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add19~0_combout\ = (\cell_generator_i|cell_y_t\(4) & (\cell_generator_i|roura_water_v_offset[4]~2_combout\ $ (VCC))) # (!\cell_generator_i|cell_y_t\(4) & (\cell_generator_i|roura_water_v_offset[4]~2_combout\ & VCC))
-- \cell_generator_i|Add19~1\ = CARRY((\cell_generator_i|cell_y_t\(4) & \cell_generator_i|roura_water_v_offset[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(4),
	datab => \cell_generator_i|roura_water_v_offset[4]~2_combout\,
	datad => VCC,
	combout => \cell_generator_i|Add19~0_combout\,
	cout => \cell_generator_i|Add19~1\);

-- Location: LCCOMB_X18_Y11_N22
\cell_generator_i|Add19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add19~2_combout\ = (\cell_generator_i|cell_y_t\(5) & (!\cell_generator_i|Add19~1\)) # (!\cell_generator_i|cell_y_t\(5) & ((\cell_generator_i|Add19~1\) # (GND)))
-- \cell_generator_i|Add19~3\ = CARRY((!\cell_generator_i|Add19~1\) # (!\cell_generator_i|cell_y_t\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(5),
	datad => VCC,
	cin => \cell_generator_i|Add19~1\,
	combout => \cell_generator_i|Add19~2_combout\,
	cout => \cell_generator_i|Add19~3\);

-- Location: LCCOMB_X18_Y11_N24
\cell_generator_i|Add19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add19~4_combout\ = (\cell_generator_i|cell_y_t\(6) & (\cell_generator_i|Add19~3\ $ (GND))) # (!\cell_generator_i|cell_y_t\(6) & (!\cell_generator_i|Add19~3\ & VCC))
-- \cell_generator_i|Add19~5\ = CARRY((\cell_generator_i|cell_y_t\(6) & !\cell_generator_i|Add19~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(6),
	datad => VCC,
	cin => \cell_generator_i|Add19~3\,
	combout => \cell_generator_i|Add19~4_combout\,
	cout => \cell_generator_i|Add19~5\);

-- Location: LCCOMB_X18_Y11_N26
\cell_generator_i|Add19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add19~6_combout\ = (\cell_generator_i|cell_y_t\(7) & (!\cell_generator_i|Add19~5\)) # (!\cell_generator_i|cell_y_t\(7) & ((\cell_generator_i|Add19~5\) # (GND)))
-- \cell_generator_i|Add19~7\ = CARRY((!\cell_generator_i|Add19~5\) # (!\cell_generator_i|cell_y_t\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(7),
	datad => VCC,
	cin => \cell_generator_i|Add19~5\,
	combout => \cell_generator_i|Add19~6_combout\,
	cout => \cell_generator_i|Add19~7\);

-- Location: LCCOMB_X18_Y11_N28
\cell_generator_i|Add19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add19~8_combout\ = (\cell_generator_i|cell_y_t\(8) & (\cell_generator_i|Add19~7\ $ (GND))) # (!\cell_generator_i|cell_y_t\(8) & (!\cell_generator_i|Add19~7\ & VCC))
-- \cell_generator_i|Add19~9\ = CARRY((\cell_generator_i|cell_y_t\(8) & !\cell_generator_i|Add19~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(8),
	datad => VCC,
	cin => \cell_generator_i|Add19~7\,
	combout => \cell_generator_i|Add19~8_combout\,
	cout => \cell_generator_i|Add19~9\);

-- Location: LCCOMB_X18_Y11_N30
\cell_generator_i|Add19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add19~10_combout\ = \cell_generator_i|Add19~9\ $ (\cell_generator_i|cell_y_t\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cell_generator_i|cell_y_t\(9),
	cin => \cell_generator_i|Add19~9\,
	combout => \cell_generator_i|Add19~10_combout\);

-- Location: LCCOMB_X18_Y11_N0
\cell_generator_i|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~0_combout\ = (\cell_generator_i|roura_water_lenght_v[0]~17_combout\ & (\cell_generator_i|cell_y_t\(0) $ (VCC))) # (!\cell_generator_i|roura_water_lenght_v[0]~17_combout\ & (\cell_generator_i|cell_y_t\(0) & VCC))
-- \cell_generator_i|Add20~1\ = CARRY((\cell_generator_i|roura_water_lenght_v[0]~17_combout\ & \cell_generator_i|cell_y_t\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[0]~17_combout\,
	datab => \cell_generator_i|cell_y_t\(0),
	datad => VCC,
	combout => \cell_generator_i|Add20~0_combout\,
	cout => \cell_generator_i|Add20~1\);

-- Location: LCCOMB_X18_Y11_N2
\cell_generator_i|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~2_combout\ = (\cell_generator_i|cell_y_t\(1) & ((\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & (\cell_generator_i|Add20~1\ & VCC)) # (!\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & 
-- (!\cell_generator_i|Add20~1\)))) # (!\cell_generator_i|cell_y_t\(1) & ((\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & (!\cell_generator_i|Add20~1\)) # (!\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & ((\cell_generator_i|Add20~1\) # 
-- (GND)))))
-- \cell_generator_i|Add20~3\ = CARRY((\cell_generator_i|cell_y_t\(1) & (!\cell_generator_i|roura_water_lenght_v[1]~14_combout\ & !\cell_generator_i|Add20~1\)) # (!\cell_generator_i|cell_y_t\(1) & ((!\cell_generator_i|Add20~1\) # 
-- (!\cell_generator_i|roura_water_lenght_v[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(1),
	datab => \cell_generator_i|roura_water_lenght_v[1]~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~1\,
	combout => \cell_generator_i|Add20~2_combout\,
	cout => \cell_generator_i|Add20~3\);

-- Location: LCCOMB_X18_Y11_N4
\cell_generator_i|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~4_combout\ = ((\cell_generator_i|cell_y_t\(2) $ (\cell_generator_i|roura_water_lenght_v[2]~11_combout\ $ (!\cell_generator_i|Add20~3\)))) # (GND)
-- \cell_generator_i|Add20~5\ = CARRY((\cell_generator_i|cell_y_t\(2) & ((\cell_generator_i|roura_water_lenght_v[2]~11_combout\) # (!\cell_generator_i|Add20~3\))) # (!\cell_generator_i|cell_y_t\(2) & (\cell_generator_i|roura_water_lenght_v[2]~11_combout\ & 
-- !\cell_generator_i|Add20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(2),
	datab => \cell_generator_i|roura_water_lenght_v[2]~11_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~3\,
	combout => \cell_generator_i|Add20~4_combout\,
	cout => \cell_generator_i|Add20~5\);

-- Location: LCCOMB_X18_Y11_N6
\cell_generator_i|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~6_combout\ = (\cell_generator_i|cell_y_t\(3) & ((\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & (\cell_generator_i|Add20~5\ & VCC)) # (!\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & (!\cell_generator_i|Add20~5\)))) 
-- # (!\cell_generator_i|cell_y_t\(3) & ((\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & (!\cell_generator_i|Add20~5\)) # (!\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & ((\cell_generator_i|Add20~5\) # (GND)))))
-- \cell_generator_i|Add20~7\ = CARRY((\cell_generator_i|cell_y_t\(3) & (!\cell_generator_i|roura_water_lenght_v[3]~9_combout\ & !\cell_generator_i|Add20~5\)) # (!\cell_generator_i|cell_y_t\(3) & ((!\cell_generator_i|Add20~5\) # 
-- (!\cell_generator_i|roura_water_lenght_v[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(3),
	datab => \cell_generator_i|roura_water_lenght_v[3]~9_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~5\,
	combout => \cell_generator_i|Add20~6_combout\,
	cout => \cell_generator_i|Add20~7\);

-- Location: LCCOMB_X18_Y11_N8
\cell_generator_i|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~8_combout\ = ((\cell_generator_i|roura_water_lenght_v[4]~5_combout\ $ (\cell_generator_i|Add19~0_combout\ $ (!\cell_generator_i|Add20~7\)))) # (GND)
-- \cell_generator_i|Add20~9\ = CARRY((\cell_generator_i|roura_water_lenght_v[4]~5_combout\ & ((\cell_generator_i|Add19~0_combout\) # (!\cell_generator_i|Add20~7\))) # (!\cell_generator_i|roura_water_lenght_v[4]~5_combout\ & 
-- (\cell_generator_i|Add19~0_combout\ & !\cell_generator_i|Add20~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|roura_water_lenght_v[4]~5_combout\,
	datab => \cell_generator_i|Add19~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~7\,
	combout => \cell_generator_i|Add20~8_combout\,
	cout => \cell_generator_i|Add20~9\);

-- Location: LCCOMB_X18_Y11_N10
\cell_generator_i|Add20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~10_combout\ = (\cell_generator_i|Add19~2_combout\ & (!\cell_generator_i|Add20~9\)) # (!\cell_generator_i|Add19~2_combout\ & ((\cell_generator_i|Add20~9\) # (GND)))
-- \cell_generator_i|Add20~11\ = CARRY((!\cell_generator_i|Add20~9\) # (!\cell_generator_i|Add19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add19~2_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~9\,
	combout => \cell_generator_i|Add20~10_combout\,
	cout => \cell_generator_i|Add20~11\);

-- Location: LCCOMB_X18_Y11_N12
\cell_generator_i|Add20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~12_combout\ = (\cell_generator_i|Add19~4_combout\ & (\cell_generator_i|Add20~11\ $ (GND))) # (!\cell_generator_i|Add19~4_combout\ & (!\cell_generator_i|Add20~11\ & VCC))
-- \cell_generator_i|Add20~13\ = CARRY((\cell_generator_i|Add19~4_combout\ & !\cell_generator_i|Add20~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add19~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~11\,
	combout => \cell_generator_i|Add20~12_combout\,
	cout => \cell_generator_i|Add20~13\);

-- Location: LCCOMB_X18_Y11_N14
\cell_generator_i|Add20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~14_combout\ = (\cell_generator_i|Add19~6_combout\ & (!\cell_generator_i|Add20~13\)) # (!\cell_generator_i|Add19~6_combout\ & ((\cell_generator_i|Add20~13\) # (GND)))
-- \cell_generator_i|Add20~15\ = CARRY((!\cell_generator_i|Add20~13\) # (!\cell_generator_i|Add19~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add19~6_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~13\,
	combout => \cell_generator_i|Add20~14_combout\,
	cout => \cell_generator_i|Add20~15\);

-- Location: LCCOMB_X18_Y11_N16
\cell_generator_i|Add20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~16_combout\ = (\cell_generator_i|Add19~8_combout\ & (\cell_generator_i|Add20~15\ $ (GND))) # (!\cell_generator_i|Add19~8_combout\ & (!\cell_generator_i|Add20~15\ & VCC))
-- \cell_generator_i|Add20~17\ = CARRY((\cell_generator_i|Add19~8_combout\ & !\cell_generator_i|Add20~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add19~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|Add20~15\,
	combout => \cell_generator_i|Add20~16_combout\,
	cout => \cell_generator_i|Add20~17\);

-- Location: LCCOMB_X18_Y11_N18
\cell_generator_i|Add20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add20~18_combout\ = \cell_generator_i|Add19~10_combout\ $ (\cell_generator_i|Add20~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add19~10_combout\,
	cin => \cell_generator_i|Add20~17\,
	combout => \cell_generator_i|Add20~18_combout\);

-- Location: LCCOMB_X23_Y11_N8
\cell_generator_i|LessThan19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~1_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & !\cell_generator_i|Add20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \cell_generator_i|Add20~0_combout\,
	datad => VCC,
	cout => \cell_generator_i|LessThan19~1_cout\);

-- Location: LCCOMB_X23_Y11_N10
\cell_generator_i|LessThan19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~3_cout\ = CARRY((\cell_generator_i|Add20~2_combout\ & ((!\cell_generator_i|LessThan19~1_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\))) # (!\cell_generator_i|Add20~2_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|LessThan19~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add20~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~1_cout\,
	cout => \cell_generator_i|LessThan19~3_cout\);

-- Location: LCCOMB_X23_Y11_N12
\cell_generator_i|LessThan19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~5_cout\ = CARRY((\cell_generator_i|Add20~4_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & !\cell_generator_i|LessThan19~3_cout\)) # (!\cell_generator_i|Add20~4_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\) # (!\cell_generator_i|LessThan19~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add20~4_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~3_cout\,
	cout => \cell_generator_i|LessThan19~5_cout\);

-- Location: LCCOMB_X23_Y11_N14
\cell_generator_i|LessThan19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~7_cout\ = CARRY((\cell_generator_i|Add20~6_combout\ & ((!\cell_generator_i|LessThan19~5_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\))) # (!\cell_generator_i|Add20~6_combout\ & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & !\cell_generator_i|LessThan19~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add20~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~5_cout\,
	cout => \cell_generator_i|LessThan19~7_cout\);

-- Location: LCCOMB_X23_Y11_N16
\cell_generator_i|LessThan19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & ((!\cell_generator_i|LessThan19~7_cout\) # (!\cell_generator_i|Add20~8_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & 
-- (!\cell_generator_i|Add20~8_combout\ & !\cell_generator_i|LessThan19~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datab => \cell_generator_i|Add20~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~7_cout\,
	cout => \cell_generator_i|LessThan19~9_cout\);

-- Location: LCCOMB_X23_Y11_N18
\cell_generator_i|LessThan19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~11_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\cell_generator_i|Add20~10_combout\ & !\cell_generator_i|LessThan19~9_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & 
-- ((\cell_generator_i|Add20~10_combout\) # (!\cell_generator_i|LessThan19~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \cell_generator_i|Add20~10_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~9_cout\,
	cout => \cell_generator_i|LessThan19~11_cout\);

-- Location: LCCOMB_X23_Y11_N20
\cell_generator_i|LessThan19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & ((!\cell_generator_i|LessThan19~11_cout\) # (!\cell_generator_i|Add20~12_combout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & 
-- (!\cell_generator_i|Add20~12_combout\ & !\cell_generator_i|LessThan19~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datab => \cell_generator_i|Add20~12_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~11_cout\,
	cout => \cell_generator_i|LessThan19~13_cout\);

-- Location: LCCOMB_X23_Y11_N22
\cell_generator_i|LessThan19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~15_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (\cell_generator_i|Add20~14_combout\ & !\cell_generator_i|LessThan19~13_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- ((\cell_generator_i|Add20~14_combout\) # (!\cell_generator_i|LessThan19~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datab => \cell_generator_i|Add20~14_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~13_cout\,
	cout => \cell_generator_i|LessThan19~15_cout\);

-- Location: LCCOMB_X23_Y11_N24
\cell_generator_i|LessThan19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~17_cout\ = CARRY((\cell_generator_i|Add20~16_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\cell_generator_i|LessThan19~15_cout\)) # (!\cell_generator_i|Add20~16_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\) # (!\cell_generator_i|LessThan19~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add20~16_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \cell_generator_i|LessThan19~15_cout\,
	cout => \cell_generator_i|LessThan19~17_cout\);

-- Location: LCCOMB_X23_Y11_N26
\cell_generator_i|LessThan19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan19~18_combout\ = (\cell_generator_i|Add20~18_combout\ & (\cell_generator_i|LessThan19~17_cout\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)) # (!\cell_generator_i|Add20~18_combout\ & 
-- ((\cell_generator_i|LessThan19~17_cout\) # (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|Add20~18_combout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	cin => \cell_generator_i|LessThan19~17_cout\,
	combout => \cell_generator_i|LessThan19~18_combout\);

-- Location: LCCOMB_X24_Y11_N18
\cell_generator_i|roura_water_v~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~3_combout\ = (\cell_generator_i|process_6~6_combout\ & ((\bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ & (\bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\ & 
-- !\bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\)) # (!\bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\ & (!\bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\ & 
-- \bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bram_i|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0\,
	datab => \bram_i|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\,
	datad => \cell_generator_i|process_6~6_combout\,
	combout => \cell_generator_i|roura_water_v~3_combout\);

-- Location: LCCOMB_X14_Y13_N24
\cell_generator_i|roura_water_v~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~1_combout\ = (\cell_generator_i|process_5~2_combout\ & (\cell_generator_i|sig_typ_roury2\(1) & (\bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\ & \cell_generator_i|process_6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~2_combout\,
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0\,
	datad => \cell_generator_i|process_6~0_combout\,
	combout => \cell_generator_i|roura_water_v~1_combout\);

-- Location: LCCOMB_X14_Y13_N18
\cell_generator_i|roura_water_v~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~2_combout\ = (\cell_generator_i|roura_water_v~1_combout\) # ((\cell_generator_i|process_5~3_combout\ & (\cell_generator_i|process_6~3_combout\ & !\cell_generator_i|process_6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_5~3_combout\,
	datab => \cell_generator_i|process_6~3_combout\,
	datac => \cell_generator_i|process_6~2_combout\,
	datad => \cell_generator_i|roura_water_v~1_combout\,
	combout => \cell_generator_i|roura_water_v~2_combout\);

-- Location: LCCOMB_X24_Y11_N20
\cell_generator_i|roura_water_v~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~4_combout\ = (\cell_generator_i|roura_water_v~3_combout\ & (((\bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\)))) # (!\cell_generator_i|roura_water_v~3_combout\ & (!\cell_generator_i|process_6~4_combout\ & 
-- ((\cell_generator_i|roura_water_v~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_6~4_combout\,
	datab => \cell_generator_i|roura_water_v~3_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0\,
	datad => \cell_generator_i|roura_water_v~2_combout\,
	combout => \cell_generator_i|roura_water_v~4_combout\);

-- Location: LCCOMB_X22_Y10_N0
\cell_generator_i|LessThan18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~1_cout\ = CARRY((\cell_generator_i|cell_y_t\(0) & !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datad => VCC,
	cout => \cell_generator_i|LessThan18~1_cout\);

-- Location: LCCOMB_X22_Y10_N2
\cell_generator_i|LessThan18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~3_cout\ = CARRY((\cell_generator_i|cell_y_t\(1) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\cell_generator_i|LessThan18~1_cout\)) # (!\cell_generator_i|cell_y_t\(1) & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\) # (!\cell_generator_i|LessThan18~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(1),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \cell_generator_i|LessThan18~1_cout\,
	cout => \cell_generator_i|LessThan18~3_cout\);

-- Location: LCCOMB_X22_Y10_N4
\cell_generator_i|LessThan18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~5_cout\ = CARRY((\cell_generator_i|cell_y_t\(2) & ((!\cell_generator_i|LessThan18~3_cout\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\))) # (!\cell_generator_i|cell_y_t\(2) & 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & !\cell_generator_i|LessThan18~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(2),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datad => VCC,
	cin => \cell_generator_i|LessThan18~3_cout\,
	cout => \cell_generator_i|LessThan18~5_cout\);

-- Location: LCCOMB_X22_Y10_N6
\cell_generator_i|LessThan18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~7_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((!\cell_generator_i|LessThan18~5_cout\) # (!\cell_generator_i|cell_y_t\(3)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & 
-- (!\cell_generator_i|cell_y_t\(3) & !\cell_generator_i|LessThan18~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \cell_generator_i|cell_y_t\(3),
	datad => VCC,
	cin => \cell_generator_i|LessThan18~5_cout\,
	cout => \cell_generator_i|LessThan18~7_cout\);

-- Location: LCCOMB_X22_Y10_N8
\cell_generator_i|LessThan18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~9_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & (\cell_generator_i|Add19~0_combout\ & !\cell_generator_i|LessThan18~7_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & 
-- ((\cell_generator_i|Add19~0_combout\) # (!\cell_generator_i|LessThan18~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datab => \cell_generator_i|Add19~0_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan18~7_cout\,
	cout => \cell_generator_i|LessThan18~9_cout\);

-- Location: LCCOMB_X22_Y10_N10
\cell_generator_i|LessThan18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~11_cout\ = CARRY((\cell_generator_i|Add19~2_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\cell_generator_i|LessThan18~9_cout\)) # (!\cell_generator_i|Add19~2_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\) # (!\cell_generator_i|LessThan18~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add19~2_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \cell_generator_i|LessThan18~9_cout\,
	cout => \cell_generator_i|LessThan18~11_cout\);

-- Location: LCCOMB_X22_Y10_N12
\cell_generator_i|LessThan18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~13_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & (\cell_generator_i|Add19~4_combout\ & !\cell_generator_i|LessThan18~11_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & 
-- ((\cell_generator_i|Add19~4_combout\) # (!\cell_generator_i|LessThan18~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datab => \cell_generator_i|Add19~4_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan18~11_cout\,
	cout => \cell_generator_i|LessThan18~13_cout\);

-- Location: LCCOMB_X22_Y10_N14
\cell_generator_i|LessThan18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~15_cout\ = CARRY((\cell_generator_i|Add19~6_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & !\cell_generator_i|LessThan18~13_cout\)) # (!\cell_generator_i|Add19~6_combout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\) # (!\cell_generator_i|LessThan18~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add19~6_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => VCC,
	cin => \cell_generator_i|LessThan18~13_cout\,
	cout => \cell_generator_i|LessThan18~15_cout\);

-- Location: LCCOMB_X22_Y10_N16
\cell_generator_i|LessThan18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~17_cout\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (\cell_generator_i|Add19~8_combout\ & !\cell_generator_i|LessThan18~15_cout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & 
-- ((\cell_generator_i|Add19~8_combout\) # (!\cell_generator_i|LessThan18~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datab => \cell_generator_i|Add19~8_combout\,
	datad => VCC,
	cin => \cell_generator_i|LessThan18~15_cout\,
	cout => \cell_generator_i|LessThan18~17_cout\);

-- Location: LCCOMB_X22_Y10_N18
\cell_generator_i|LessThan18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|LessThan18~18_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & (\cell_generator_i|LessThan18~17_cout\ & \cell_generator_i|Add19~10_combout\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & 
-- ((\cell_generator_i|LessThan18~17_cout\) # (\cell_generator_i|Add19~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datad => \cell_generator_i|Add19~10_combout\,
	cin => \cell_generator_i|LessThan18~17_cout\,
	combout => \cell_generator_i|LessThan18~18_combout\);

-- Location: LCCOMB_X24_Y11_N6
\cell_generator_i|roura_water_v~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|roura_water_v~5_combout\ = (!\cell_generator_i|LessThan19~18_combout\ & (\cell_generator_i|roura_water_v~4_combout\ & (\cell_generator_i|roura_water_v~0_combout\ & !\cell_generator_i|LessThan18~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|LessThan19~18_combout\,
	datab => \cell_generator_i|roura_water_v~4_combout\,
	datac => \cell_generator_i|roura_water_v~0_combout\,
	datad => \cell_generator_i|LessThan18~18_combout\,
	combout => \cell_generator_i|roura_water_v~5_combout\);

-- Location: LCCOMB_X24_Y11_N8
\cell_generator_i|water_is~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|water_is~12_combout\ = (\cell_generator_i|water_is~5_combout\) # ((\cell_generator_i|water_is~7_combout\ & ((\cell_generator_i|water_is~11_combout\) # (\cell_generator_i|roura_water_v~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|water_is~7_combout\,
	datab => \cell_generator_i|water_is~5_combout\,
	datac => \cell_generator_i|water_is~11_combout\,
	datad => \cell_generator_i|roura_water_v~5_combout\,
	combout => \cell_generator_i|water_is~12_combout\);

-- Location: FF_X24_Y11_N9
\cell_generator_i|water_is_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|water_is~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|water_is_reg~q\);

-- Location: LCCOMB_X13_Y13_N0
\cell_generator_i|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Equal21~0_combout\ = (!\cell_generator_i|sig_typ_roury2\(0) & (!\cell_generator_i|sig_typ_roury2\(1) & (\cell_generator_i|sig_typ_roury2\(2) & \cell_generator_i|sig_typ_roury2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_typ_roury2\(0),
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datac => \cell_generator_i|sig_typ_roury2\(2),
	datad => \cell_generator_i|sig_typ_roury2\(3),
	combout => \cell_generator_i|Equal21~0_combout\);

-- Location: FF_X13_Y13_N1
\cell_generator_i|wall_is_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|Equal21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|wall_is_reg~q\);

-- Location: LCCOMB_X13_Y13_N2
\cell_generator_i|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux11~0_combout\ = (\cell_generator_i|sig_typ_roury2\(1) & (((\cell_generator_i|sig_typ_roury2\(2) & \cell_generator_i|sig_typ_roury2\(3))))) # (!\cell_generator_i|sig_typ_roury2\(1) & ((\cell_generator_i|sig_typ_roury2\(0) & 
-- ((\cell_generator_i|sig_typ_roury2\(3)))) # (!\cell_generator_i|sig_typ_roury2\(0) & (!\cell_generator_i|sig_typ_roury2\(2) & !\cell_generator_i|sig_typ_roury2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_typ_roury2\(0),
	datab => \cell_generator_i|sig_typ_roury2\(1),
	datac => \cell_generator_i|sig_typ_roury2\(2),
	datad => \cell_generator_i|sig_typ_roury2\(3),
	combout => \cell_generator_i|Mux11~0_combout\);

-- Location: FF_X13_Y13_N3
\cell_generator_i|game_field_text_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|game_field_text_reg~q\);

-- Location: LCCOMB_X14_Y12_N6
\cell_ctrl_i|Equal36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal36~0_combout\ = (\cell_ctrl_i|addr_y\(0) & (\kurzor_ctrl_i|kurzor_y\(0) & (\kurzor_ctrl_i|kurzor_y\(1) $ (!\cell_ctrl_i|addr_y\(1))))) # (!\cell_ctrl_i|addr_y\(0) & (!\kurzor_ctrl_i|kurzor_y\(0) & (\kurzor_ctrl_i|kurzor_y\(1) $ 
-- (!\cell_ctrl_i|addr_y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|addr_y\(0),
	datab => \kurzor_ctrl_i|kurzor_y\(0),
	datac => \kurzor_ctrl_i|kurzor_y\(1),
	datad => \cell_ctrl_i|addr_y\(1),
	combout => \cell_ctrl_i|Equal36~0_combout\);

-- Location: LCCOMB_X14_Y12_N24
\cell_ctrl_i|Equal36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal36~1_combout\ = (\cell_ctrl_i|addr_y\(3) & (\kurzor_ctrl_i|kurzor_y\(3) & (\kurzor_ctrl_i|kurzor_y\(2) $ (!\cell_ctrl_i|addr_y\(2))))) # (!\cell_ctrl_i|addr_y\(3) & (!\kurzor_ctrl_i|kurzor_y\(3) & (\kurzor_ctrl_i|kurzor_y\(2) $ 
-- (!\cell_ctrl_i|addr_y\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|addr_y\(3),
	datab => \kurzor_ctrl_i|kurzor_y\(3),
	datac => \kurzor_ctrl_i|kurzor_y\(2),
	datad => \cell_ctrl_i|addr_y\(2),
	combout => \cell_ctrl_i|Equal36~1_combout\);

-- Location: LCCOMB_X14_Y12_N26
\cell_ctrl_i|Equal36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal36~2_combout\ = (\cell_ctrl_i|Equal36~0_combout\ & \cell_ctrl_i|Equal36~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|Equal36~0_combout\,
	datad => \cell_ctrl_i|Equal36~1_combout\,
	combout => \cell_ctrl_i|Equal36~2_combout\);

-- Location: FF_X14_Y12_N27
\cell_ctrl_i|kurzor_set_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|Equal36~2_combout\,
	ena => \cell_ctrl_i|PIXEL_SET_Y~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|kurzor_set_y~q\);

-- Location: LCCOMB_X25_Y14_N22
\cell_ctrl_i|Equal35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal35~1_combout\ = (\kurzor_ctrl_i|kurzor_x\(2) & (\cell_ctrl_i|addr_x\(2) & (\kurzor_ctrl_i|kurzor_x\(3) $ (!\cell_ctrl_i|addr_x\(3))))) # (!\kurzor_ctrl_i|kurzor_x\(2) & (!\cell_ctrl_i|addr_x\(2) & (\kurzor_ctrl_i|kurzor_x\(3) $ 
-- (!\cell_ctrl_i|addr_x\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_x\(2),
	datab => \kurzor_ctrl_i|kurzor_x\(3),
	datac => \cell_ctrl_i|addr_x\(3),
	datad => \cell_ctrl_i|addr_x\(2),
	combout => \cell_ctrl_i|Equal35~1_combout\);

-- Location: LCCOMB_X25_Y14_N12
\cell_ctrl_i|Equal35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal35~0_combout\ = (\kurzor_ctrl_i|kurzor_x\(1) & (\cell_ctrl_i|addr_x\(1) & (\kurzor_ctrl_i|kurzor_x\(0) $ (!\cell_ctrl_i|addr_x\(0))))) # (!\kurzor_ctrl_i|kurzor_x\(1) & (!\cell_ctrl_i|addr_x\(1) & (\kurzor_ctrl_i|kurzor_x\(0) $ 
-- (!\cell_ctrl_i|addr_x\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kurzor_ctrl_i|kurzor_x\(1),
	datab => \kurzor_ctrl_i|kurzor_x\(0),
	datac => \cell_ctrl_i|addr_x\(0),
	datad => \cell_ctrl_i|addr_x\(1),
	combout => \cell_ctrl_i|Equal35~0_combout\);

-- Location: LCCOMB_X25_Y14_N6
\cell_ctrl_i|Equal35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal35~2_combout\ = (\cell_ctrl_i|Equal35~1_combout\ & \cell_ctrl_i|Equal35~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cell_ctrl_i|Equal35~1_combout\,
	datad => \cell_ctrl_i|Equal35~0_combout\,
	combout => \cell_ctrl_i|Equal35~2_combout\);

-- Location: FF_X25_Y14_N7
\cell_ctrl_i|kurzor_set_x\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|Equal35~2_combout\,
	ena => \cell_ctrl_i|pix_set_x~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_ctrl_i|kurzor_set_x~q\);

-- Location: LCCOMB_X25_Y14_N8
\cell_ctrl_i|KURZOR\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|KURZOR~combout\ = (\cell_ctrl_i|kurzor_set_y~q\ & \cell_ctrl_i|kurzor_set_x~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|kurzor_set_y~q\,
	datad => \cell_ctrl_i|kurzor_set_x~q\,
	combout => \cell_ctrl_i|KURZOR~combout\);

-- Location: FF_X25_Y14_N9
\cell_generator_i|sig_kurzor\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|KURZOR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|sig_kurzor~q\);

-- Location: LCCOMB_X22_Y16_N24
\cell_generator_i|kurzor_is\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|kurzor_is~combout\ = (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & (\cell_generator_i|sig_kurzor~q\ & (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ $ 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \cell_generator_i|sig_kurzor~q\,
	combout => \cell_generator_i|kurzor_is~combout\);

-- Location: FF_X22_Y16_N25
\cell_generator_i|kurzor_is_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|kurzor_is~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|kurzor_is_reg~q\);

-- Location: LCCOMB_X24_Y20_N24
\cell_generator_i|RGB~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|RGB~3_combout\ = (!\cell_generator_i|water_is_reg~q\ & ((\cell_generator_i|wall_is_reg~q\) # ((\cell_generator_i|game_field_text_reg~q\) # (\cell_generator_i|kurzor_is_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|water_is_reg~q\,
	datab => \cell_generator_i|wall_is_reg~q\,
	datac => \cell_generator_i|game_field_text_reg~q\,
	datad => \cell_generator_i|kurzor_is_reg~q\,
	combout => \cell_generator_i|RGB~3_combout\);

-- Location: LCCOMB_X22_Y11_N20
\cell_generator_i|process_7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~11_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & 
-- \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	combout => \cell_generator_i|process_7~11_combout\);

-- Location: LCCOMB_X22_Y11_N30
\cell_generator_i|process_7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~12_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- \cell_generator_i|process_7~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datad => \cell_generator_i|process_7~11_combout\,
	combout => \cell_generator_i|process_7~12_combout\);

-- Location: LCCOMB_X21_Y12_N2
\cell_generator_i|process_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~8_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & 
-- \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\) # ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\) # 
-- (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	combout => \cell_generator_i|process_7~8_combout\);

-- Location: LCCOMB_X21_Y12_N4
\cell_generator_i|process_7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~9_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\)) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\) # 
-- (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	combout => \cell_generator_i|process_7~9_combout\);

-- Location: LCCOMB_X21_Y12_N0
\cell_generator_i|process_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~7_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	combout => \cell_generator_i|process_7~7_combout\);

-- Location: LCCOMB_X21_Y12_N6
\cell_generator_i|process_7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~10_combout\ = (\cell_generator_i|process_7~8_combout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (\cell_generator_i|process_7~9_combout\ & \cell_generator_i|process_7~7_combout\))) # 
-- (!\cell_generator_i|process_7~8_combout\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (!\cell_generator_i|process_7~9_combout\ & !\cell_generator_i|process_7~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_7~8_combout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datac => \cell_generator_i|process_7~9_combout\,
	datad => \cell_generator_i|process_7~7_combout\,
	combout => \cell_generator_i|process_7~10_combout\);

-- Location: LCCOMB_X22_Y11_N22
\cell_generator_i|process_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~4_combout\ = (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	combout => \cell_generator_i|process_7~4_combout\);

-- Location: LCCOMB_X19_Y9_N30
\cell_generator_i|process_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~2_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\)) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & 
-- ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\) # (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	combout => \cell_generator_i|process_7~2_combout\);

-- Location: LCCOMB_X19_Y9_N0
\cell_generator_i|process_7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~1_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	combout => \cell_generator_i|process_7~1_combout\);

-- Location: LCCOMB_X19_Y9_N24
\cell_generator_i|process_7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~3_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (\cell_generator_i|process_7~2_combout\ & \cell_generator_i|process_7~1_combout\))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (!\cell_generator_i|process_7~2_combout\ & !\cell_generator_i|process_7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datac => \cell_generator_i|process_7~2_combout\,
	datad => \cell_generator_i|process_7~1_combout\,
	combout => \cell_generator_i|process_7~3_combout\);

-- Location: LCCOMB_X22_Y11_N24
\cell_generator_i|process_7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~5_combout\ = (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	combout => \cell_generator_i|process_7~5_combout\);

-- Location: LCCOMB_X22_Y11_N26
\cell_generator_i|process_7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~6_combout\ = (\cell_generator_i|process_7~4_combout\ & (\cell_generator_i|process_7~3_combout\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & \cell_generator_i|process_7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_7~4_combout\,
	datab => \cell_generator_i|process_7~3_combout\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => \cell_generator_i|process_7~5_combout\,
	combout => \cell_generator_i|process_7~6_combout\);

-- Location: LCCOMB_X23_Y11_N0
\cell_generator_i|process_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~0_combout\ = (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & 
-- !\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datac => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	combout => \cell_generator_i|process_7~0_combout\);

-- Location: LCCOMB_X22_Y11_N28
\cell_generator_i|process_7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|process_7~13_combout\ = (\cell_generator_i|process_7~0_combout\ & ((\cell_generator_i|process_7~6_combout\) # ((\cell_generator_i|process_7~12_combout\ & \cell_generator_i|process_7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|process_7~12_combout\,
	datab => \cell_generator_i|process_7~10_combout\,
	datac => \cell_generator_i|process_7~6_combout\,
	datad => \cell_generator_i|process_7~0_combout\,
	combout => \cell_generator_i|process_7~13_combout\);

-- Location: FF_X22_Y11_N29
\cell_generator_i|white_point_is_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|process_7~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|white_point_is_reg~q\);

-- Location: LCCOMB_X24_Y6_N0
\cell_generator_i|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~1_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & ((GND) # (!\cell_generator_i|cell_y_t\(0)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & (\cell_generator_i|cell_y_t\(0) $ (GND)))
-- \cell_generator_i|Add2~2\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\) # (!\cell_generator_i|cell_y_t\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \cell_generator_i|cell_y_t\(0),
	datad => VCC,
	combout => \cell_generator_i|Add2~1_combout\,
	cout => \cell_generator_i|Add2~2\);

-- Location: LCCOMB_X23_Y16_N24
\cell_generator_i|sig_natoceni_roury[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[1]~1_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\) # (\random_decoder_fifo_i|komp0_sig\(5))))) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a8\ & (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a8\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datad => \random_decoder_fifo_i|komp0_sig\(5),
	combout => \cell_generator_i|sig_natoceni_roury[1]~1_combout\);

-- Location: LCCOMB_X23_Y16_N2
\cell_generator_i|sig_natoceni_roury[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[1]~2_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & ((\cell_generator_i|sig_natoceni_roury[1]~1_combout\ & ((\random_decoder_fifo_i|komp2_sig\(5)))) # 
-- (!\cell_generator_i|sig_natoceni_roury[1]~1_combout\ & (\random_decoder_fifo_i|komp1_sig\(5))))) # (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & (((\cell_generator_i|sig_natoceni_roury[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datab => \random_decoder_fifo_i|komp1_sig\(5),
	datac => \random_decoder_fifo_i|komp2_sig\(5),
	datad => \cell_generator_i|sig_natoceni_roury[1]~1_combout\,
	combout => \cell_generator_i|sig_natoceni_roury[1]~2_combout\);

-- Location: LCCOMB_X23_Y16_N4
\cell_generator_i|sig_natoceni_roury[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[1]~3_combout\ = (\cell_generator_i|rom_addr[6]~1_combout\ & ((\cell_generator_i|rom_addr[6]~2_combout\ & (\cell_generator_i|sig_natoceni_roury[1]~2_combout\)) # (!\cell_generator_i|rom_addr[6]~2_combout\ & 
-- ((\bram_i|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0\))))) # (!\cell_generator_i|rom_addr[6]~1_combout\ & (((!\cell_generator_i|rom_addr[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[6]~1_combout\,
	datab => \cell_generator_i|sig_natoceni_roury[1]~2_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0\,
	datad => \cell_generator_i|rom_addr[6]~2_combout\,
	combout => \cell_generator_i|sig_natoceni_roury[1]~3_combout\);

-- Location: LCCOMB_X23_Y16_N18
\cell_generator_i|sig_natoceni_roury[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[1]~0_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & \random_decoder_fifo_i|komp3_sig\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \random_decoder_fifo_i|komp3_sig\(5),
	combout => \cell_generator_i|sig_natoceni_roury[1]~0_combout\);

-- Location: LCCOMB_X23_Y16_N22
\cell_generator_i|sig_natoceni_roury[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury\(1) = (\cell_generator_i|rom_addr[6]~0_combout\ & ((\cell_generator_i|sig_natoceni_roury[1]~3_combout\ & ((\cell_generator_i|sig_natoceni_roury[1]~0_combout\))) # (!\cell_generator_i|sig_natoceni_roury[1]~3_combout\ & 
-- (\random_decoder_fifo_i|komp4_sig\(5))))) # (!\cell_generator_i|rom_addr[6]~0_combout\ & (\cell_generator_i|sig_natoceni_roury[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[6]~0_combout\,
	datab => \cell_generator_i|sig_natoceni_roury[1]~3_combout\,
	datac => \random_decoder_fifo_i|komp4_sig\(5),
	datad => \cell_generator_i|sig_natoceni_roury[1]~0_combout\,
	combout => \cell_generator_i|sig_natoceni_roury\(1));

-- Location: LCCOMB_X23_Y16_N20
\cell_generator_i|sig_natoceni_roury[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[0]~5_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\random_decoder_fifo_i|komp0_sig\(4)) # ((\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\)))) # 
-- (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & (((!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \random_decoder_fifo_i|komp0_sig\(4),
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a7\,
	combout => \cell_generator_i|sig_natoceni_roury[0]~5_combout\);

-- Location: LCCOMB_X23_Y16_N8
\cell_generator_i|sig_natoceni_roury[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[0]~6_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & ((\cell_generator_i|sig_natoceni_roury[0]~5_combout\ & (\random_decoder_fifo_i|komp2_sig\(4))) # 
-- (!\cell_generator_i|sig_natoceni_roury[0]~5_combout\ & ((\random_decoder_fifo_i|komp1_sig\(4)))))) # (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\ & (\cell_generator_i|sig_natoceni_roury[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	datab => \cell_generator_i|sig_natoceni_roury[0]~5_combout\,
	datac => \random_decoder_fifo_i|komp2_sig\(4),
	datad => \random_decoder_fifo_i|komp1_sig\(4),
	combout => \cell_generator_i|sig_natoceni_roury[0]~6_combout\);

-- Location: LCCOMB_X23_Y16_N6
\cell_generator_i|sig_natoceni_roury[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[0]~7_combout\ = (\cell_generator_i|rom_addr[6]~1_combout\ & ((\cell_generator_i|rom_addr[6]~2_combout\ & (\cell_generator_i|sig_natoceni_roury[0]~6_combout\)) # (!\cell_generator_i|rom_addr[6]~2_combout\ & 
-- ((\bram_i|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0\))))) # (!\cell_generator_i|rom_addr[6]~1_combout\ & (((!\cell_generator_i|rom_addr[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_addr[6]~1_combout\,
	datab => \cell_generator_i|sig_natoceni_roury[0]~6_combout\,
	datac => \bram_i|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0\,
	datad => \cell_generator_i|rom_addr[6]~2_combout\,
	combout => \cell_generator_i|sig_natoceni_roury[0]~7_combout\);

-- Location: LCCOMB_X23_Y16_N26
\cell_generator_i|sig_natoceni_roury[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury[0]~4_combout\ = (\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & \random_decoder_fifo_i|komp3_sig\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \random_decoder_fifo_i|komp3_sig\(4),
	combout => \cell_generator_i|sig_natoceni_roury[0]~4_combout\);

-- Location: LCCOMB_X23_Y16_N0
\cell_generator_i|sig_natoceni_roury[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|sig_natoceni_roury\(0) = (\cell_generator_i|sig_natoceni_roury[0]~7_combout\ & ((\cell_generator_i|sig_natoceni_roury[0]~4_combout\) # ((!\cell_generator_i|rom_addr[6]~0_combout\)))) # (!\cell_generator_i|sig_natoceni_roury[0]~7_combout\ 
-- & (((\random_decoder_fifo_i|komp4_sig\(4) & \cell_generator_i|rom_addr[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury[0]~7_combout\,
	datab => \cell_generator_i|sig_natoceni_roury[0]~4_combout\,
	datac => \random_decoder_fifo_i|komp4_sig\(4),
	datad => \cell_generator_i|rom_addr[6]~0_combout\,
	combout => \cell_generator_i|sig_natoceni_roury\(0));

-- Location: LCCOMB_X25_Y13_N0
\cell_generator_i|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add7~0_combout\ = (\cell_generator_i|cell_x_l\(0) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\ $ (VCC))) # (!\cell_generator_i|cell_x_l\(0) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\) # (GND)))
-- \cell_generator_i|Add7~1\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\) # (!\cell_generator_i|cell_x_l\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	combout => \cell_generator_i|Add7~0_combout\,
	cout => \cell_generator_i|Add7~1\);

-- Location: LCCOMB_X25_Y10_N20
\cell_generator_i|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add3~0_combout\ = (\cell_generator_i|cell_y_t\(0) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\ $ (VCC))) # (!\cell_generator_i|cell_y_t\(0) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\) # (GND)))
-- \cell_generator_i|Add3~1\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\) # (!\cell_generator_i|cell_y_t\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(0),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datad => VCC,
	combout => \cell_generator_i|Add3~0_combout\,
	cout => \cell_generator_i|Add3~1\);

-- Location: LCCOMB_X23_Y13_N28
\cell_generator_i|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~0_combout\ = (\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add7~0_combout\ & ((!\cell_generator_i|sig_natoceni_roury\(1))))) # (!\cell_generator_i|sig_natoceni_roury\(0) & (((!\cell_generator_i|Add3~0_combout\ & 
-- \cell_generator_i|sig_natoceni_roury\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add7~0_combout\,
	datac => \cell_generator_i|Add3~0_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Add2~0_combout\);

-- Location: LCCOMB_X23_Y13_N30
\cell_generator_i|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~3_combout\ = (\cell_generator_i|Add2~0_combout\) # ((\cell_generator_i|Add2~1_combout\ & (\cell_generator_i|sig_natoceni_roury\(1) $ (!\cell_generator_i|sig_natoceni_roury\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add2~1_combout\,
	datab => \cell_generator_i|sig_natoceni_roury\(1),
	datac => \cell_generator_i|sig_natoceni_roury\(0),
	datad => \cell_generator_i|Add2~0_combout\,
	combout => \cell_generator_i|Add2~3_combout\);

-- Location: LCCOMB_X24_Y6_N2
\cell_generator_i|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~5_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\cell_generator_i|cell_y_t\(1) & (!\cell_generator_i|Add2~2\)) # (!\cell_generator_i|cell_y_t\(1) & (\cell_generator_i|Add2~2\ & VCC)))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\cell_generator_i|cell_y_t\(1) & ((\cell_generator_i|Add2~2\) # (GND))) # (!\cell_generator_i|cell_y_t\(1) & (!\cell_generator_i|Add2~2\))))
-- \cell_generator_i|Add2~6\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (\cell_generator_i|cell_y_t\(1) & !\cell_generator_i|Add2~2\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\cell_generator_i|cell_y_t\(1)) # 
-- (!\cell_generator_i|Add2~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datab => \cell_generator_i|cell_y_t\(1),
	datad => VCC,
	cin => \cell_generator_i|Add2~2\,
	combout => \cell_generator_i|Add2~5_combout\,
	cout => \cell_generator_i|Add2~6\);

-- Location: LCCOMB_X25_Y10_N22
\cell_generator_i|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add3~2_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\cell_generator_i|cell_y_t\(1) & (!\cell_generator_i|Add3~1\)) # (!\cell_generator_i|cell_y_t\(1) & (\cell_generator_i|Add3~1\ & VCC)))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\cell_generator_i|cell_y_t\(1) & ((\cell_generator_i|Add3~1\) # (GND))) # (!\cell_generator_i|cell_y_t\(1) & (!\cell_generator_i|Add3~1\))))
-- \cell_generator_i|Add3~3\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (\cell_generator_i|cell_y_t\(1) & !\cell_generator_i|Add3~1\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\cell_generator_i|cell_y_t\(1)) # 
-- (!\cell_generator_i|Add3~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datab => \cell_generator_i|cell_y_t\(1),
	datad => VCC,
	cin => \cell_generator_i|Add3~1\,
	combout => \cell_generator_i|Add3~2_combout\,
	cout => \cell_generator_i|Add3~3\);

-- Location: LCCOMB_X25_Y13_N2
\cell_generator_i|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add7~2_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((\cell_generator_i|cell_x_l\(1) & (!\cell_generator_i|Add7~1\)) # (!\cell_generator_i|cell_x_l\(1) & (\cell_generator_i|Add7~1\ & VCC)))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((\cell_generator_i|cell_x_l\(1) & ((\cell_generator_i|Add7~1\) # (GND))) # (!\cell_generator_i|cell_x_l\(1) & (!\cell_generator_i|Add7~1\))))
-- \cell_generator_i|Add7~3\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & (\cell_generator_i|cell_x_l\(1) & !\cell_generator_i|Add7~1\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((\cell_generator_i|cell_x_l\(1)) # 
-- (!\cell_generator_i|Add7~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \cell_generator_i|cell_x_l\(1),
	datad => VCC,
	cin => \cell_generator_i|Add7~1\,
	combout => \cell_generator_i|Add7~2_combout\,
	cout => \cell_generator_i|Add7~3\);

-- Location: LCCOMB_X23_Y13_N16
\cell_generator_i|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~4_combout\ = (\cell_generator_i|sig_natoceni_roury\(0) & (((!\cell_generator_i|Add7~2_combout\ & !\cell_generator_i|sig_natoceni_roury\(1))))) # (!\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add3~2_combout\ & 
-- ((\cell_generator_i|sig_natoceni_roury\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add3~2_combout\,
	datac => \cell_generator_i|Add7~2_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Add2~4_combout\);

-- Location: LCCOMB_X23_Y13_N26
\cell_generator_i|Add2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~7_combout\ = (\cell_generator_i|Add2~4_combout\) # ((\cell_generator_i|Add2~5_combout\ & (\cell_generator_i|sig_natoceni_roury\(1) $ (!\cell_generator_i|sig_natoceni_roury\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add2~5_combout\,
	datab => \cell_generator_i|sig_natoceni_roury\(1),
	datac => \cell_generator_i|sig_natoceni_roury\(0),
	datad => \cell_generator_i|Add2~4_combout\,
	combout => \cell_generator_i|Add2~7_combout\);

-- Location: LCCOMB_X24_Y6_N4
\cell_generator_i|Add2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~9_combout\ = ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ $ (\cell_generator_i|cell_y_t\(2) $ (\cell_generator_i|Add2~6\)))) # (GND)
-- \cell_generator_i|Add2~10\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((!\cell_generator_i|Add2~6\) # (!\cell_generator_i|cell_y_t\(2)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & 
-- (!\cell_generator_i|cell_y_t\(2) & !\cell_generator_i|Add2~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \cell_generator_i|cell_y_t\(2),
	datad => VCC,
	cin => \cell_generator_i|Add2~6\,
	combout => \cell_generator_i|Add2~9_combout\,
	cout => \cell_generator_i|Add2~10\);

-- Location: LCCOMB_X25_Y10_N24
\cell_generator_i|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add3~4_combout\ = ((\cell_generator_i|cell_y_t\(2) $ (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ $ (\cell_generator_i|Add3~3\)))) # (GND)
-- \cell_generator_i|Add3~5\ = CARRY((\cell_generator_i|cell_y_t\(2) & (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & !\cell_generator_i|Add3~3\)) # (!\cell_generator_i|cell_y_t\(2) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\) # 
-- (!\cell_generator_i|Add3~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(2),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datad => VCC,
	cin => \cell_generator_i|Add3~3\,
	combout => \cell_generator_i|Add3~4_combout\,
	cout => \cell_generator_i|Add3~5\);

-- Location: LCCOMB_X25_Y13_N4
\cell_generator_i|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add7~4_combout\ = ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ $ (\cell_generator_i|cell_x_l\(2) $ (\cell_generator_i|Add7~3\)))) # (GND)
-- \cell_generator_i|Add7~5\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((!\cell_generator_i|Add7~3\) # (!\cell_generator_i|cell_x_l\(2)))) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (!\cell_generator_i|cell_x_l\(2) & 
-- !\cell_generator_i|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datab => \cell_generator_i|cell_x_l\(2),
	datad => VCC,
	cin => \cell_generator_i|Add7~3\,
	combout => \cell_generator_i|Add7~4_combout\,
	cout => \cell_generator_i|Add7~5\);

-- Location: LCCOMB_X23_Y13_N4
\cell_generator_i|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~8_combout\ = (\cell_generator_i|sig_natoceni_roury\(0) & (((!\cell_generator_i|Add7~4_combout\ & !\cell_generator_i|sig_natoceni_roury\(1))))) # (!\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add3~4_combout\ & 
-- ((\cell_generator_i|sig_natoceni_roury\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add3~4_combout\,
	datac => \cell_generator_i|Add7~4_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Add2~8_combout\);

-- Location: LCCOMB_X23_Y13_N14
\cell_generator_i|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~11_combout\ = (\cell_generator_i|Add2~8_combout\) # ((\cell_generator_i|Add2~9_combout\ & (\cell_generator_i|sig_natoceni_roury\(0) $ (!\cell_generator_i|sig_natoceni_roury\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add2~9_combout\,
	datab => \cell_generator_i|Add2~8_combout\,
	datac => \cell_generator_i|sig_natoceni_roury\(0),
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Add2~11_combout\);

-- Location: LCCOMB_X24_Y6_N6
\cell_generator_i|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~13_combout\ = (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((\cell_generator_i|cell_y_t\(3) & (!\cell_generator_i|Add2~10\)) # (!\cell_generator_i|cell_y_t\(3) & (\cell_generator_i|Add2~10\ & VCC)))) # 
-- (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((\cell_generator_i|cell_y_t\(3) & ((\cell_generator_i|Add2~10\) # (GND))) # (!\cell_generator_i|cell_y_t\(3) & (!\cell_generator_i|Add2~10\))))
-- \cell_generator_i|Add2~14\ = CARRY((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (\cell_generator_i|cell_y_t\(3) & !\cell_generator_i|Add2~10\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((\cell_generator_i|cell_y_t\(3)) # 
-- (!\cell_generator_i|Add2~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \cell_generator_i|cell_y_t\(3),
	datad => VCC,
	cin => \cell_generator_i|Add2~10\,
	combout => \cell_generator_i|Add2~13_combout\,
	cout => \cell_generator_i|Add2~14\);

-- Location: LCCOMB_X25_Y13_N6
\cell_generator_i|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add7~6_combout\ = (\cell_generator_i|cell_x_l\(3) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (!\cell_generator_i|Add7~5\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & ((\cell_generator_i|Add7~5\) # 
-- (GND))))) # (!\cell_generator_i|cell_x_l\(3) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (\cell_generator_i|Add7~5\ & VCC)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & (!\cell_generator_i|Add7~5\))))
-- \cell_generator_i|Add7~7\ = CARRY((\cell_generator_i|cell_x_l\(3) & ((!\cell_generator_i|Add7~5\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\))) # (!\cell_generator_i|cell_x_l\(3) & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & 
-- !\cell_generator_i|Add7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \cell_generator_i|Add7~5\,
	combout => \cell_generator_i|Add7~6_combout\,
	cout => \cell_generator_i|Add7~7\);

-- Location: LCCOMB_X25_Y10_N26
\cell_generator_i|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add3~6_combout\ = (\cell_generator_i|cell_y_t\(3) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (!\cell_generator_i|Add3~5\)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((\cell_generator_i|Add3~5\) # 
-- (GND))))) # (!\cell_generator_i|cell_y_t\(3) & ((\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (\cell_generator_i|Add3~5\ & VCC)) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (!\cell_generator_i|Add3~5\))))
-- \cell_generator_i|Add3~7\ = CARRY((\cell_generator_i|cell_y_t\(3) & ((!\cell_generator_i|Add3~5\) # (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\))) # (!\cell_generator_i|cell_y_t\(3) & (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\ 
-- & !\cell_generator_i|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(3),
	datab => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datad => VCC,
	cin => \cell_generator_i|Add3~5\,
	combout => \cell_generator_i|Add3~6_combout\,
	cout => \cell_generator_i|Add3~7\);

-- Location: LCCOMB_X23_Y13_N0
\cell_generator_i|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~12_combout\ = (\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add7~6_combout\ & ((!\cell_generator_i|sig_natoceni_roury\(1))))) # (!\cell_generator_i|sig_natoceni_roury\(0) & (((!\cell_generator_i|Add3~6_combout\ & 
-- \cell_generator_i|sig_natoceni_roury\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add7~6_combout\,
	datac => \cell_generator_i|Add3~6_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Add2~12_combout\);

-- Location: LCCOMB_X23_Y13_N18
\cell_generator_i|Add2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~15_combout\ = (\cell_generator_i|Add2~12_combout\) # ((\cell_generator_i|Add2~13_combout\ & (\cell_generator_i|sig_natoceni_roury\(1) $ (!\cell_generator_i|sig_natoceni_roury\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add2~13_combout\,
	datab => \cell_generator_i|sig_natoceni_roury\(1),
	datac => \cell_generator_i|sig_natoceni_roury\(0),
	datad => \cell_generator_i|Add2~12_combout\,
	combout => \cell_generator_i|Add2~15_combout\);

-- Location: LCCOMB_X25_Y10_N28
\cell_generator_i|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add3~8_combout\ = \cell_generator_i|cell_y_t\(4) $ (\cell_generator_i|Add3~7\ $ (!\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_y_t\(4),
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	cin => \cell_generator_i|Add3~7\,
	combout => \cell_generator_i|Add3~8_combout\);

-- Location: LCCOMB_X25_Y13_N8
\cell_generator_i|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add7~8_combout\ = \cell_generator_i|cell_x_l\(4) $ (\cell_generator_i|Add7~7\ $ (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|cell_x_l\(4),
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	cin => \cell_generator_i|Add7~7\,
	combout => \cell_generator_i|Add7~8_combout\);

-- Location: LCCOMB_X23_Y13_N12
\cell_generator_i|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~16_combout\ = (\cell_generator_i|sig_natoceni_roury\(0) & (((!\cell_generator_i|Add7~8_combout\ & !\cell_generator_i|sig_natoceni_roury\(1))))) # (!\cell_generator_i|sig_natoceni_roury\(0) & (\cell_generator_i|Add3~8_combout\ & 
-- ((\cell_generator_i|sig_natoceni_roury\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add3~8_combout\,
	datab => \cell_generator_i|Add7~8_combout\,
	datac => \cell_generator_i|sig_natoceni_roury\(0),
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Add2~16_combout\);

-- Location: LCCOMB_X24_Y6_N8
\cell_generator_i|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~17_combout\ = \cell_generator_i|cell_y_t\(4) $ (\cell_generator_i|Add2~14\ $ (\pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cell_generator_i|cell_y_t\(4),
	datad => \pix_x1_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	cin => \cell_generator_i|Add2~14\,
	combout => \cell_generator_i|Add2~17_combout\);

-- Location: LCCOMB_X23_Y13_N6
\cell_generator_i|Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Add2~19_combout\ = (\cell_generator_i|Add2~16_combout\) # ((\cell_generator_i|Add2~17_combout\ & (\cell_generator_i|sig_natoceni_roury\(1) $ (!\cell_generator_i|sig_natoceni_roury\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add2~16_combout\,
	datab => \cell_generator_i|sig_natoceni_roury\(1),
	datac => \cell_generator_i|sig_natoceni_roury\(0),
	datad => \cell_generator_i|Add2~17_combout\,
	combout => \cell_generator_i|Add2~19_combout\);

-- Location: M9K_X27_Y14_N0
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000998026600998026600E18038600998026600E7E039F800000000000000000000000000000000000008060201800000000000000000001E00078001E0007800000000000000000000078001E00806020180818020600860",
	mem_init3 => X"02180001E4007900000000000000000000000000000000000008018200609E64279909E64279909E642799080642019000000000000000000018000600006000180000000000018000600086602198080602018000000000000003DF70F7DC3DF7000001F7F07DFC1F7F000003DF70F7DC3DF7000001F7F07DFC1F7F000003DF70F7DC3DF7000001F7F07DFC1F7F000003DF70F7DC3DF7000001F7F07DFC1F7F0000000000000000000000000000000000000000000000000000000000000000FFFC3FFF0FFFC3FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000800020000C00030000C00030000C00030000C00030000C00030000C00030000C000300000000000000000000000184006100664019900664019900664019900184006100000000000000000009E78279E09804260101818060609860261801E1C07870000000000000000000000000000000000000001C00070FFFC3FFF0FFFC3FFF03FFC33FF0E7FC35FF0BFFC1FFF07FFC2FFF0D7FC39FF0CFFC0FFF0FFFC3FFF0FFFC3FFF0001C00070000000000000000000000000000000000000001C00070001C3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC00070001C000700",
	mem_init1 => X"00000000000000000FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040C00030000C00030000C00030000C00030000C00030000C00030000C00030000C0003C000F8003F800FF003FE00FFC03FF80FFF03FFC0FFF83FFE0FFF81D9F0767C3FFF0FFFC3FFF03FC00FF003FC00F8003E1C0F8703E1C0FFF03FFC0FFF03FFC0FFF03FFC0FFF0",
	mem_init0 => X"0000000000000000003FFC0FFF03FFC0FFF03FFC0FFF03FFC0F8703E1C0F8703E000FF003FC00FF003FC00FF003FC00F8003E000F8003E000F8003E000F8003E000F8003E000F8003E000F800FE003F800FE003F800FE003F800FE003F800FE0000000000000000000000000000000000000000000000000000001C00070001C3FFF0FFFC3FFF0FFFC3FFF0FFFC3FFF0000000000000000000FFFC3FFF0FFFC3FFF0FFFC3FFF0FFFC00070001C00070000000000000000000FFFC0001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000040001000043FFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "pipemania-fpga-game.TOP1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y13_N22
\cell_generator_i|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux9~0_combout\ = (\cell_generator_i|sig_natoceni_roury\(1) & (((\cell_generator_i|Add7~0_combout\)))) # (!\cell_generator_i|sig_natoceni_roury\(1) & ((\cell_generator_i|sig_natoceni_roury\(0) & ((!\cell_generator_i|Add3~0_combout\))) # 
-- (!\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add7~0_combout\,
	datac => \cell_generator_i|Add3~0_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Mux9~0_combout\);

-- Location: LCCOMB_X23_Y13_N20
\cell_generator_i|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux8~0_combout\ = (\cell_generator_i|sig_natoceni_roury\(1) & (((\cell_generator_i|Add7~2_combout\)))) # (!\cell_generator_i|sig_natoceni_roury\(1) & ((\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add3~2_combout\)) # 
-- (!\cell_generator_i|sig_natoceni_roury\(0) & ((!\cell_generator_i|Add7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add3~2_combout\,
	datac => \cell_generator_i|Add7~2_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Mux8~0_combout\);

-- Location: LCCOMB_X28_Y14_N24
\cell_generator_i|Mux10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~12_combout\ = (\cell_generator_i|Mux9~0_combout\ & (((\cell_generator_i|Mux8~0_combout\)))) # (!\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|Mux8~0_combout\ & 
-- (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a6\)) # (!\cell_generator_i|Mux8~0_combout\ & ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a6\,
	datab => \cell_generator_i|Mux9~0_combout\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a4\,
	datad => \cell_generator_i|Mux8~0_combout\,
	combout => \cell_generator_i|Mux10~12_combout\);

-- Location: LCCOMB_X28_Y14_N2
\cell_generator_i|Mux10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~13_combout\ = (\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|Mux10~12_combout\ & ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a7\))) # (!\cell_generator_i|Mux10~12_combout\ & 
-- (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a5\)))) # (!\cell_generator_i|Mux9~0_combout\ & (((\cell_generator_i|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a5\,
	datab => \cell_generator_i|Mux9~0_combout\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a7\,
	datad => \cell_generator_i|Mux10~12_combout\,
	combout => \cell_generator_i|Mux10~13_combout\);

-- Location: LCCOMB_X23_Y13_N8
\cell_generator_i|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux7~0_combout\ = (\cell_generator_i|sig_natoceni_roury\(1) & (((\cell_generator_i|Add7~4_combout\)))) # (!\cell_generator_i|sig_natoceni_roury\(1) & ((\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add3~4_combout\)) # 
-- (!\cell_generator_i|sig_natoceni_roury\(0) & ((!\cell_generator_i|Add7~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add3~4_combout\,
	datac => \cell_generator_i|Add7~4_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Mux7~0_combout\);

-- Location: LCCOMB_X23_Y13_N2
\cell_generator_i|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux6~0_combout\ = (\cell_generator_i|sig_natoceni_roury\(1) & (((\cell_generator_i|Add7~6_combout\)))) # (!\cell_generator_i|sig_natoceni_roury\(1) & ((\cell_generator_i|sig_natoceni_roury\(0) & ((!\cell_generator_i|Add3~6_combout\))) # 
-- (!\cell_generator_i|sig_natoceni_roury\(0) & (!\cell_generator_i|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sig_natoceni_roury\(0),
	datab => \cell_generator_i|Add7~6_combout\,
	datac => \cell_generator_i|Add3~6_combout\,
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Mux6~0_combout\);

-- Location: LCCOMB_X28_Y14_N12
\cell_generator_i|Mux10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~14_combout\ = (\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|Mux8~0_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a3\)) # (!\cell_generator_i|Mux8~0_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a1\))))) # (!\cell_generator_i|Mux9~0_combout\ & (((\cell_generator_i|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a3\,
	datab => \cell_generator_i|Mux9~0_combout\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a1\,
	datad => \cell_generator_i|Mux8~0_combout\,
	combout => \cell_generator_i|Mux10~14_combout\);

-- Location: LCCOMB_X28_Y14_N22
\cell_generator_i|Mux10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~15_combout\ = (\cell_generator_i|Mux9~0_combout\ & (((\cell_generator_i|Mux10~14_combout\)))) # (!\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|Mux10~14_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a2\))) # (!\cell_generator_i|Mux10~14_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \cell_generator_i|Mux9~0_combout\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a2\,
	datad => \cell_generator_i|Mux10~14_combout\,
	combout => \cell_generator_i|Mux10~15_combout\);

-- Location: LCCOMB_X29_Y17_N22
\cell_generator_i|Mux10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~16_combout\ = (\cell_generator_i|Mux7~0_combout\ & ((\cell_generator_i|Mux10~13_combout\) # ((\cell_generator_i|Mux6~0_combout\)))) # (!\cell_generator_i|Mux7~0_combout\ & (((!\cell_generator_i|Mux6~0_combout\ & 
-- \cell_generator_i|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Mux10~13_combout\,
	datab => \cell_generator_i|Mux7~0_combout\,
	datac => \cell_generator_i|Mux6~0_combout\,
	datad => \cell_generator_i|Mux10~15_combout\,
	combout => \cell_generator_i|Mux10~16_combout\);

-- Location: M9K_X27_Y13_N0
\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"00000000000000000018000600000000000000000000000000000000000000000000000000000000061991866461F9187E4619918664619918664F8613E1840000000000000000000000000000000000001E1FC787F0198C06630618C1863181806060079801E600000000000000000000606018180619018640619018640619",
	mem_init3 => X"018641F8607E18000000000000000000000000000000000000E061F8187986126184E19938664999926664E199F86670000000000000000001E00C78038180206000600C18031800060008781E1E0700010000400000000000003DFDFF7F7FDFDF00001FDFF7F7FDFDFF00003DFDFF7F7FDFDF00001FDFF7F7FDFDFF00003DFDFF7F7FDFDF00001FDFF7F7FDFDFF00003DFDFF7F7FDFDF00001FDFF7F7FDFDFF000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000FFFC3FFFCFFFF3FFFC000F0001C00030000C00030000C00030000C00030000C00030000C00030000C0000000000000000000000000000000000000000000000000000000000000000000000000000000001819C60671819060641E1EC787B1999066641E1EC787B000000000000000000000000000000000000E00038000FFFFFFFFFFFFFFFFFFFFFCFFFCFFFE7FFFAFFFDD7FF79FFDE7FF75FFEBFFF9FFFF3FFFF3FFFFFFFFFFFFFFFFFFE00038000000000000000000000000000000000000000E00038000E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000E0003800000",
	mem_init1 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000800020000800020000800020000800020000800020000800020000800020000800020000800020000800020000800020000800020000800020000800020000800020000800000030000C00030000C00030000C00030000C00030000C00030000C00030000C00030003C007FC07FF03FFC1FFF0FFFC7FFF3FFFCFFFF7FFFDFFFF7FFFFE739F9CE7FFFFFFFFFFFFF0FFCC3FF30FFCC07F3E1FCF87F3E1FCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF30",
	mem_init0 => X"00000000000000000FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCF87F3E1FCF87F301FCC3FF30FFCC3FF30FFCC3FF30FFCC07F3E1FCF87F3E1FCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF30000C00030000C0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000E00038000000000000000000000000000000000000000E00038000E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000E00038000000000000000000000FFFFE000080002000080002000080002000080002000080002000080002000080002000080002000080002000080002000080002000080002000080002000080002000080003FFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "pipemania-fpga-game.TOP1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 9,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N2
\cell_generator_i|Mux10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~10_combout\ = (\cell_generator_i|Mux8~0_combout\ & (((\cell_generator_i|Mux9~0_combout\)))) # (!\cell_generator_i|Mux8~0_combout\ & ((\cell_generator_i|Mux9~0_combout\ & 
-- (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9~portadataout\)) # (!\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datab => \cell_generator_i|Mux8~0_combout\,
	datac => \cell_generator_i|Mux9~0_combout\,
	datad => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a8\,
	combout => \cell_generator_i|Mux10~10_combout\);

-- Location: LCCOMB_X29_Y17_N4
\cell_generator_i|Mux10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~11_combout\ = (\cell_generator_i|Mux8~0_combout\ & ((\cell_generator_i|Mux10~10_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a11\)) # (!\cell_generator_i|Mux10~10_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a10\))))) # (!\cell_generator_i|Mux8~0_combout\ & (((\cell_generator_i|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a11\,
	datab => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a10\,
	datac => \cell_generator_i|Mux8~0_combout\,
	datad => \cell_generator_i|Mux10~10_combout\,
	combout => \cell_generator_i|Mux10~11_combout\);

-- Location: LCCOMB_X23_Y13_N24
\cell_generator_i|Mux10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~17_combout\ = (\cell_generator_i|Mux9~0_combout\ & (((\cell_generator_i|Mux8~0_combout\)))) # (!\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|Mux8~0_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a14\))) # (!\cell_generator_i|Mux8~0_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a12\,
	datab => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a14\,
	datac => \cell_generator_i|Mux9~0_combout\,
	datad => \cell_generator_i|Mux8~0_combout\,
	combout => \cell_generator_i|Mux10~17_combout\);

-- Location: LCCOMB_X29_Y17_N16
\cell_generator_i|Mux10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~18_combout\ = (\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|Mux10~17_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a15\)) # (!\cell_generator_i|Mux10~17_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a13\))))) # (!\cell_generator_i|Mux9~0_combout\ & (((\cell_generator_i|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Mux9~0_combout\,
	datab => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a15\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a13\,
	datad => \cell_generator_i|Mux10~17_combout\,
	combout => \cell_generator_i|Mux10~18_combout\);

-- Location: LCCOMB_X29_Y17_N10
\cell_generator_i|Mux10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~19_combout\ = (\cell_generator_i|Mux10~16_combout\ & (((\cell_generator_i|Mux10~18_combout\)) # (!\cell_generator_i|Mux6~0_combout\))) # (!\cell_generator_i|Mux10~16_combout\ & (\cell_generator_i|Mux6~0_combout\ & 
-- (\cell_generator_i|Mux10~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Mux10~16_combout\,
	datab => \cell_generator_i|Mux6~0_combout\,
	datac => \cell_generator_i|Mux10~11_combout\,
	datad => \cell_generator_i|Mux10~18_combout\,
	combout => \cell_generator_i|Mux10~19_combout\);

-- Location: LCCOMB_X23_Y13_N10
\cell_generator_i|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux5~0_combout\ = (\cell_generator_i|sig_natoceni_roury\(1) & (((\cell_generator_i|Add7~8_combout\)))) # (!\cell_generator_i|sig_natoceni_roury\(1) & ((\cell_generator_i|sig_natoceni_roury\(0) & (\cell_generator_i|Add3~8_combout\)) # 
-- (!\cell_generator_i|sig_natoceni_roury\(0) & ((!\cell_generator_i|Add7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Add3~8_combout\,
	datab => \cell_generator_i|Add7~8_combout\,
	datac => \cell_generator_i|sig_natoceni_roury\(0),
	datad => \cell_generator_i|sig_natoceni_roury\(1),
	combout => \cell_generator_i|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y17_N20
\cell_generator_i|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~7_combout\ = (\cell_generator_i|Mux6~0_combout\ & (((\cell_generator_i|Mux7~0_combout\)))) # (!\cell_generator_i|Mux6~0_combout\ & ((\cell_generator_i|Mux7~0_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a23\))) # (!\cell_generator_i|Mux7~0_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a19\,
	datab => \cell_generator_i|Mux6~0_combout\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a23\,
	datad => \cell_generator_i|Mux7~0_combout\,
	combout => \cell_generator_i|Mux10~7_combout\);

-- Location: LCCOMB_X29_Y17_N30
\cell_generator_i|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~8_combout\ = (\cell_generator_i|Mux6~0_combout\ & ((\cell_generator_i|Mux10~7_combout\ & ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a31\))) # (!\cell_generator_i|Mux10~7_combout\ & 
-- (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a27\)))) # (!\cell_generator_i|Mux6~0_combout\ & (((\cell_generator_i|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a27\,
	datab => \cell_generator_i|Mux6~0_combout\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a31\,
	datad => \cell_generator_i|Mux10~7_combout\,
	combout => \cell_generator_i|Mux10~8_combout\);

-- Location: LCCOMB_X29_Y17_N14
\cell_generator_i|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~4_combout\ = (\cell_generator_i|Mux6~0_combout\ & ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a24\) # ((\cell_generator_i|Mux7~0_combout\)))) # (!\cell_generator_i|Mux6~0_combout\ & 
-- (((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a16\ & !\cell_generator_i|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a24\,
	datab => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a16\,
	datac => \cell_generator_i|Mux6~0_combout\,
	datad => \cell_generator_i|Mux7~0_combout\,
	combout => \cell_generator_i|Mux10~4_combout\);

-- Location: LCCOMB_X29_Y17_N8
\cell_generator_i|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~5_combout\ = (\cell_generator_i|Mux10~4_combout\ & ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a28\) # ((!\cell_generator_i|Mux7~0_combout\)))) # (!\cell_generator_i|Mux10~4_combout\ & 
-- (((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a20\ & \cell_generator_i|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a28\,
	datab => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a20\,
	datac => \cell_generator_i|Mux10~4_combout\,
	datad => \cell_generator_i|Mux7~0_combout\,
	combout => \cell_generator_i|Mux10~5_combout\);

-- Location: LCCOMB_X29_Y17_N28
\cell_generator_i|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~0_combout\ = (\cell_generator_i|Mux6~0_combout\ & (((\cell_generator_i|Mux7~0_combout\)))) # (!\cell_generator_i|Mux6~0_combout\ & ((\cell_generator_i|Mux7~0_combout\ & 
-- (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a21\)) # (!\cell_generator_i|Mux7~0_combout\ & ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a21\,
	datab => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a17\,
	datac => \cell_generator_i|Mux6~0_combout\,
	datad => \cell_generator_i|Mux7~0_combout\,
	combout => \cell_generator_i|Mux10~0_combout\);

-- Location: LCCOMB_X29_Y17_N6
\cell_generator_i|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~1_combout\ = (\cell_generator_i|Mux6~0_combout\ & ((\cell_generator_i|Mux10~0_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a29\)) # (!\cell_generator_i|Mux10~0_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a25\))))) # (!\cell_generator_i|Mux6~0_combout\ & (((\cell_generator_i|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a29\,
	datab => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a25\,
	datac => \cell_generator_i|Mux6~0_combout\,
	datad => \cell_generator_i|Mux10~0_combout\,
	combout => \cell_generator_i|Mux10~1_combout\);

-- Location: LCCOMB_X29_Y17_N18
\cell_generator_i|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~6_combout\ = (\cell_generator_i|Mux9~0_combout\ & ((\cell_generator_i|Mux8~0_combout\) # ((\cell_generator_i|Mux10~1_combout\)))) # (!\cell_generator_i|Mux9~0_combout\ & (!\cell_generator_i|Mux8~0_combout\ & 
-- (\cell_generator_i|Mux10~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Mux9~0_combout\,
	datab => \cell_generator_i|Mux8~0_combout\,
	datac => \cell_generator_i|Mux10~5_combout\,
	datad => \cell_generator_i|Mux10~1_combout\,
	combout => \cell_generator_i|Mux10~6_combout\);

-- Location: LCCOMB_X29_Y17_N26
\cell_generator_i|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~2_combout\ = (\cell_generator_i|Mux6~0_combout\ & (((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a26\) # (\cell_generator_i|Mux7~0_combout\)))) # (!\cell_generator_i|Mux6~0_combout\ & 
-- (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a18\ & ((!\cell_generator_i|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a18\,
	datab => \cell_generator_i|Mux6~0_combout\,
	datac => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a26\,
	datad => \cell_generator_i|Mux7~0_combout\,
	combout => \cell_generator_i|Mux10~2_combout\);

-- Location: LCCOMB_X29_Y17_N12
\cell_generator_i|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~3_combout\ = (\cell_generator_i|Mux7~0_combout\ & ((\cell_generator_i|Mux10~2_combout\ & (\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a30\)) # (!\cell_generator_i|Mux10~2_combout\ & 
-- ((\cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a22\))))) # (!\cell_generator_i|Mux7~0_combout\ & (((\cell_generator_i|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a30\,
	datab => \cell_generator_i|Mux7~0_combout\,
	datac => \cell_generator_i|Mux10~2_combout\,
	datad => \cell_generator_i|rom_cell_i|Mux31_rtl_0|auto_generated|ram_block1a22\,
	combout => \cell_generator_i|Mux10~3_combout\);

-- Location: LCCOMB_X29_Y17_N24
\cell_generator_i|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~9_combout\ = (\cell_generator_i|Mux10~6_combout\ & ((\cell_generator_i|Mux10~8_combout\) # ((!\cell_generator_i|Mux8~0_combout\)))) # (!\cell_generator_i|Mux10~6_combout\ & (((\cell_generator_i|Mux8~0_combout\ & 
-- \cell_generator_i|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Mux10~8_combout\,
	datab => \cell_generator_i|Mux10~6_combout\,
	datac => \cell_generator_i|Mux8~0_combout\,
	datad => \cell_generator_i|Mux10~3_combout\,
	combout => \cell_generator_i|Mux10~9_combout\);

-- Location: LCCOMB_X29_Y17_N0
\cell_generator_i|Mux10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|Mux10~20_combout\ = (\cell_generator_i|Mux5~0_combout\ & ((\cell_generator_i|Mux10~9_combout\))) # (!\cell_generator_i|Mux5~0_combout\ & (\cell_generator_i|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|Mux10~19_combout\,
	datac => \cell_generator_i|Mux5~0_combout\,
	datad => \cell_generator_i|Mux10~9_combout\,
	combout => \cell_generator_i|Mux10~20_combout\);

-- Location: FF_X29_Y17_N1
\cell_generator_i|rom_bit_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|Mux10~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|rom_bit_reg~q\);

-- Location: LCCOMB_X24_Y20_N0
\cell_generator_i|RGB~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|RGB~8_combout\ = (\cell_generator_i|white_point_is_reg~q\) # ((\cell_generator_i|sq_cell_on_reg~q\ & (\cell_generator_i|RGB~3_combout\ & \cell_generator_i|rom_bit_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sq_cell_on_reg~q\,
	datab => \cell_generator_i|RGB~3_combout\,
	datac => \cell_generator_i|white_point_is_reg~q\,
	datad => \cell_generator_i|rom_bit_reg~q\,
	combout => \cell_generator_i|RGB~8_combout\);

-- Location: FF_X24_Y20_N1
\cell_generator_i|RGB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|RGB~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|RGB\(2));

-- Location: LCCOMB_X24_Y20_N14
\cell_generator_i|RGB~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|RGB~2_combout\ = (\cell_generator_i|sq_cell_on_reg~q\ & \cell_generator_i|rom_bit_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|sq_cell_on_reg~q\,
	datad => \cell_generator_i|rom_bit_reg~q\,
	combout => \cell_generator_i|RGB~2_combout\);

-- Location: LCCOMB_X22_Y16_N10
\cell_ctrl_i|Equal37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_ctrl_i|Equal37~0_combout\ = (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\ & 
-- \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \cell_ctrl_i|rom_screen_i|Mux8_rtl_0|auto_generated|ram_block1a1\,
	combout => \cell_ctrl_i|Equal37~0_combout\);

-- Location: FF_X22_Y16_N11
\cell_generator_i|komp4_is_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_ctrl_i|Equal37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|komp4_is_reg~q\);

-- Location: LCCOMB_X24_Y20_N10
\cell_generator_i|RGB~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|RGB~4_combout\ = (!\cell_generator_i|kurzor_is_reg~q\ & ((\cell_generator_i|game_field_text_reg~q\) # ((\cell_generator_i|komp4_is_reg~q\ & !\cell_generator_i|wall_is_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|komp4_is_reg~q\,
	datab => \cell_generator_i|wall_is_reg~q\,
	datac => \cell_generator_i|game_field_text_reg~q\,
	datad => \cell_generator_i|kurzor_is_reg~q\,
	combout => \cell_generator_i|RGB~4_combout\);

-- Location: LCCOMB_X24_Y20_N2
\cell_generator_i|RGB~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|RGB~5_combout\ = (\cell_generator_i|water_is_reg~q\) # ((\cell_generator_i|white_point_is_reg~q\) # ((\cell_generator_i|RGB~2_combout\ & \cell_generator_i|RGB~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|water_is_reg~q\,
	datab => \cell_generator_i|RGB~2_combout\,
	datac => \cell_generator_i|white_point_is_reg~q\,
	datad => \cell_generator_i|RGB~4_combout\,
	combout => \cell_generator_i|RGB~5_combout\);

-- Location: FF_X24_Y20_N3
\cell_generator_i|RGB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|RGB~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|RGB\(1));

-- Location: LCCOMB_X24_Y20_N12
\cell_generator_i|RGB~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|RGB~6_combout\ = (\cell_generator_i|game_field_text_reg~q\) # ((\cell_generator_i|kurzor_is_reg~q\) # ((!\cell_generator_i|komp4_is_reg~q\ & !\cell_generator_i|wall_is_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|komp4_is_reg~q\,
	datab => \cell_generator_i|wall_is_reg~q\,
	datac => \cell_generator_i|game_field_text_reg~q\,
	datad => \cell_generator_i|kurzor_is_reg~q\,
	combout => \cell_generator_i|RGB~6_combout\);

-- Location: LCCOMB_X24_Y20_N28
\cell_generator_i|RGB~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cell_generator_i|RGB~7_combout\ = (\cell_generator_i|water_is_reg~q\) # ((\cell_generator_i|white_point_is_reg~q\) # ((\cell_generator_i|RGB~2_combout\ & \cell_generator_i|RGB~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cell_generator_i|water_is_reg~q\,
	datab => \cell_generator_i|RGB~2_combout\,
	datac => \cell_generator_i|white_point_is_reg~q\,
	datad => \cell_generator_i|RGB~6_combout\,
	combout => \cell_generator_i|RGB~7_combout\);

-- Location: FF_X24_Y20_N29
\cell_generator_i|RGB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \cell_generator_i|RGB~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cell_generator_i|RGB\(0));

-- Location: LCCOMB_X26_Y13_N2
\vga_sync_i|hsync_reg_p~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|hsync_reg_p~0_combout\ = (\vga_sync_i|position_x\(9) & (\vga_sync_i|position_x\(7) & !\vga_sync_i|position_x\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vga_sync_i|position_x\(9),
	datac => \vga_sync_i|position_x\(7),
	datad => \vga_sync_i|position_x\(8),
	combout => \vga_sync_i|hsync_reg_p~0_combout\);

-- Location: LCCOMB_X26_Y13_N30
\vga_sync_i|hsync_reg_p~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|hsync_reg_p~1_combout\ = ((\vga_sync_i|position_x\(4) & (\vga_sync_i|position_x\(5) & \vga_sync_i|position_x\(6))) # (!\vga_sync_i|position_x\(4) & (!\vga_sync_i|position_x\(5) & !\vga_sync_i|position_x\(6)))) # 
-- (!\vga_sync_i|hsync_reg_p~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|position_x\(4),
	datab => \vga_sync_i|position_x\(5),
	datac => \vga_sync_i|position_x\(6),
	datad => \vga_sync_i|hsync_reg_p~0_combout\,
	combout => \vga_sync_i|hsync_reg_p~1_combout\);

-- Location: FF_X26_Y13_N31
\vga_sync_i|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|hsync_reg_p~1_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|HSYNC~q\);

-- Location: FF_X32_Y17_N7
sig_hsync1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \vga_sync_i|HSYNC~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_hsync1~q\);

-- Location: LCCOMB_X32_Y17_N12
\sig_hsync2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sig_hsync2~feeder_combout\ = \sig_hsync1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sig_hsync1~q\,
	combout => \sig_hsync2~feeder_combout\);

-- Location: FF_X32_Y17_N13
sig_hsync2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \sig_hsync2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_hsync2~q\);

-- Location: LCCOMB_X32_Y17_N10
\sig_hsync3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sig_hsync3~feeder_combout\ = \sig_hsync2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sig_hsync2~q\,
	combout => \sig_hsync3~feeder_combout\);

-- Location: FF_X32_Y17_N11
sig_hsync3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \sig_hsync3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_hsync3~q\);

-- Location: LCCOMB_X32_Y17_N0
\sig_hsync4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sig_hsync4~feeder_combout\ = \sig_hsync3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sig_hsync3~q\,
	combout => \sig_hsync4~feeder_combout\);

-- Location: FF_X32_Y17_N1
sig_hsync4 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \sig_hsync4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_hsync4~q\);

-- Location: LCCOMB_X22_Y15_N12
\vga_sync_i|vsync_reg_p~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_sync_i|vsync_reg_p~2_combout\ = (((!\vga_sync_i|position_y\(1)) # (!\vga_sync_i|position_y\(3))) # (!\vga_sync_i|vsync_reg_p~1_combout\)) # (!\vga_sync_i|vsync_reg_p~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_sync_i|vsync_reg_p~0_combout\,
	datab => \vga_sync_i|vsync_reg_p~1_combout\,
	datac => \vga_sync_i|position_y\(3),
	datad => \vga_sync_i|position_y\(1),
	combout => \vga_sync_i|vsync_reg_p~2_combout\);

-- Location: FF_X22_Y15_N13
\vga_sync_i|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \vga_sync_i|vsync_reg_p~2_combout\,
	clrn => \reset_sync_i|reset_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_sync_i|VSYNC~q\);

-- Location: FF_X28_Y15_N7
sig_vsync1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \vga_sync_i|VSYNC~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_vsync1~q\);

-- Location: LCCOMB_X28_Y15_N12
\sig_vsync2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sig_vsync2~feeder_combout\ = \sig_vsync1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sig_vsync1~q\,
	combout => \sig_vsync2~feeder_combout\);

-- Location: FF_X28_Y15_N13
sig_vsync2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \sig_vsync2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_vsync2~q\);

-- Location: LCCOMB_X28_Y15_N10
\sig_vsync3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sig_vsync3~feeder_combout\ = \sig_vsync2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sig_vsync2~q\,
	combout => \sig_vsync3~feeder_combout\);

-- Location: FF_X28_Y15_N11
sig_vsync3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \sig_vsync3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_vsync3~q\);

-- Location: LCCOMB_X28_Y15_N24
\sig_vsync4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sig_vsync4~feeder_combout\ = \sig_vsync3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sig_vsync3~q\,
	combout => \sig_vsync4~feeder_combout\);

-- Location: FF_X28_Y15_N25
sig_vsync4 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \sig_vsync4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sig_vsync4~q\);

ww_VGA_RED(0) <= \VGA_RED[0]~output_o\;

ww_VGA_RED(1) <= \VGA_RED[1]~output_o\;

ww_VGA_RED(2) <= \VGA_RED[2]~output_o\;

ww_VGA_RED(3) <= \VGA_RED[3]~output_o\;

ww_VGA_RED(4) <= \VGA_RED[4]~output_o\;

ww_VGA_GREEN(0) <= \VGA_GREEN[0]~output_o\;

ww_VGA_GREEN(1) <= \VGA_GREEN[1]~output_o\;

ww_VGA_GREEN(2) <= \VGA_GREEN[2]~output_o\;

ww_VGA_GREEN(3) <= \VGA_GREEN[3]~output_o\;

ww_VGA_GREEN(4) <= \VGA_GREEN[4]~output_o\;

ww_VGA_GREEN(5) <= \VGA_GREEN[5]~output_o\;

ww_VGA_BLUE(0) <= \VGA_BLUE[0]~output_o\;

ww_VGA_BLUE(1) <= \VGA_BLUE[1]~output_o\;

ww_VGA_BLUE(2) <= \VGA_BLUE[2]~output_o\;

ww_VGA_BLUE(3) <= \VGA_BLUE[3]~output_o\;

ww_VGA_BLUE(4) <= \VGA_BLUE[4]~output_o\;

ww_VGA_H_SYNC <= \VGA_H_SYNC~output_o\;

ww_VGA_V_SYNC <= \VGA_V_SYNC~output_o\;

ww_SOUND <= \SOUND~output_o\;

ww_LED_GWIN <= \LED_GWIN~output_o\;

ww_LED_GOVER <= \LED_GOVER~output_o\;
END structure;


