 
****************************************
Report : area
Design : top
Version: Q-2019.12
Date   : Tue Nov 30 03:16:36 2021
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/max.chen/COURSE/VLSI/HW3/P76091284/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/max.chen/COURSE/VLSI/HW3/P76091284/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/max.chen/COURSE/VLSI/HW3/P76091284/sim/data_array/data_array_WC.db)

Number of ports:                         8035
Number of nets:                         20386
Number of cells:                        12706
Number of combinational cells:          10693
Number of sequential cells:              1961
Number of macros/black boxes:               6
Number of buf/inv:                       3505
Number of references:                      12

Combinational area:             175529.390516
Buf/Inv area:                    36063.316419
Noncombinational area:          116455.047489
Macro/Black Box area:          6059206.679688
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               6351191.117693
Total area:                 undefined
1
