{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641220495639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641220495645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 22:34:55 2022 " "Processing started: Mon Jan 03 22:34:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641220495645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220495645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220495645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641220496381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641220496381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/jzy/code/FPGA/final_project/Color_Mapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 4 4 " "Found 4 design units, including 4 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505433 ""} { "Info" "ISGN_ENTITY_NAME" "2 start_RAM " "Found entity 2: start_RAM" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505433 ""} { "Info" "ISGN_ENTITY_NAME" "3 user1win_RAM " "Found entity 3: user1win_RAM" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505433 ""} { "Info" "ISGN_ENTITY_NAME" "4 user2win_RAM " "Found entity 4: user2win_RAM" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user.sv 1 1 " "Found 1 design units, including 1 entities, in source file user.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "user.sv" "" { Text "D:/jzy/code/FPGA/final_project/user.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user2.sv 1 1 " "Found 1 design units, including 1 entities, in source file user2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_2 " "Found entity 1: user_2" {  } { { "user2.sv" "" { Text "D:/jzy/code/FPGA/final_project/user2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fish_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fish_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fish_top " "Found entity 1: fish_top" {  } { { "fish_top.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shark.sv 1 1 " "Found 1 design units, including 1 entities, in source file shark.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shark " "Found entity 1: shark" {  } { { "shark.sv" "" { Text "D:/jzy/code/FPGA/final_project/shark.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fish.sv 1 1 " "Found 1 design units, including 1 entities, in source file fish.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fish " "Found entity 1: fish" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 number_display " "Found entity 1: number_display" {  } { { "bin_display.sv" "" { Text "D:/jzy/code/FPGA/final_project/bin_display.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_data.sv 2 2 " "Found 2 design units, including 2 entities, in source file bin_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 numbers " "Found entity 1: numbers" {  } { { "bin_data.sv" "" { Text "D:/jzy/code/FPGA/final_project/bin_data.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505445 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm " "Found entity 2: alarm" {  } { { "bin_data.sv" "" { Text "D:/jzy/code/FPGA/final_project/bin_data.sv" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_ram.sv 4 4 " "Found 4 design units, including 4 entities, in source file user_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_left_RAM " "Found entity 1: user_left_RAM" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505447 ""} { "Info" "ISGN_ENTITY_NAME" "2 user_right_RAM " "Found entity 2: user_right_RAM" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505447 ""} { "Info" "ISGN_ENTITY_NAME" "3 user2_left_RAM " "Found entity 3: user2_left_RAM" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505447 ""} { "Info" "ISGN_ENTITY_NAME" "4 user2_right_RAM " "Found entity 4: user2_right_RAM" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fish_ram.sv 4 4 " "Found 4 design units, including 4 entities, in source file fish_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fish_left_RAM " "Found entity 1: fish_left_RAM" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505450 ""} { "Info" "ISGN_ENTITY_NAME" "2 fish_right_RAM " "Found entity 2: fish_right_RAM" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505450 ""} { "Info" "ISGN_ENTITY_NAME" "3 shark_left_RAM " "Found entity 3: shark_left_RAM" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505450 ""} { "Info" "ISGN_ENTITY_NAME" "4 shark_right_RAM " "Found entity 4: shark_right_RAM" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/jzy/code/FPGA/final_project/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/jzy/code/FPGA/final_project/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505459 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/jzy/code/FPGA/final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641220505461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/jzy/code/FPGA/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.sv 4 4 " "Found 4 design units, including 4 entities, in source file background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505464 ""} { "Info" "ISGN_ENTITY_NAME" "2 background_RAM " "Found entity 2: background_RAM" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505464 ""} { "Info" "ISGN_ENTITY_NAME" "3 title " "Found entity 3: title" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505464 ""} { "Info" "ISGN_ENTITY_NAME" "4 title_RAM " "Found entity 4: title_RAM" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/final_project_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc " "Found entity 1: final_project_soc" {  } { { "final_project_soc/synthesis/final_project_soc.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_irq_mapper " "Found entity 1: final_project_soc_irq_mapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0 " "Found entity 1: final_project_soc_mm_interconnect_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505502 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_003_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505516 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_003 " "Found entity 2: final_project_soc_mm_interconnect_0_router_003" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505518 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_soc_mm_interconnect_0_router_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505520 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_soc_mm_interconnect_0_router_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641220505522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505523 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router " "Found entity 2: final_project_soc_mm_interconnect_0_router" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sysid_qsys_0 " "Found entity 1: final_project_soc_sysid_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505541 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505541 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_project_soc_sdram_pll_altpll_lqa2" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505541 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_sdram_pll " "Found entity 4: final_project_soc_sdram_pll" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_input_efifo_module " "Found entity 1: final_project_soc_sdram_input_efifo_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505544 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram " "Found entity 2: final_project_soc_sdram" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_otg_hpi_data " "Found entity 1: final_project_soc_otg_hpi_data" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_otg_hpi_cs " "Found entity 1: final_project_soc_otg_hpi_cs" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_otg_hpi_address " "Found entity 1: final_project_soc_otg_hpi_address" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_onchip_memory2_0 " "Found entity 1: final_project_soc_onchip_memory2_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0 " "Found entity 1: final_project_soc_nios2_gen2_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_soc_nios2_gen2_0_cpu " "Found entity 21: final_project_soc_nios2_gen2_0_cpu" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_keycode " "Found entity 1: final_project_soc_keycode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_keycode.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505594 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_project_soc_jtag_uart_0_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505594 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505594 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_project_soc_jtag_uart_0_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505594 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_jtag_uart_0 " "Found entity 5: final_project_soc_jtag_uart_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220505594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220505594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1641220505613 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1641220505613 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1641220505613 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1641220505614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641220505735 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led final_project.sv(52) " "Verilog HDL warning at final_project.sv(52): object led used but never assigned" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1641220505736 "|final_project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led 0 final_project.sv(52) " "Net \"led\" at final_project.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220505739 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "final_project.sv" "hpi_io_inst" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220505756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_sw_data_out_buffer hpi_io_intf.sv(14) " "Verilog HDL or VHDL warning at hpi_io_intf.sv(14): object \"from_sw_data_out_buffer\" assigned a value but never read" {  } { { "hpi_io_intf.sv" "" { Text "D:/jzy/code/FPGA/final_project/hpi_io_intf.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641220505756 "|final_project|hpi_io_intf:hpi_io_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc final_project_soc:nios_system " "Elaborating entity \"final_project_soc\" for hierarchy \"final_project_soc:nios_system\"" {  } { { "final_project.sv" "nios_system" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220505763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0 final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_soc_jtag_uart_0\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "jtag_uart_0" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220505804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_w final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_w" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220505818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "wfifo" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506010 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220506010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220506051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220506051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220506064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220506064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/jzy/code/FPGA/final_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220506078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220506078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220506124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220506124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/jzy/code/FPGA/final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220506172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220506172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220506219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220506219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/jzy/code/FPGA/final_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_r final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_r" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "final_project_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220506568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220506568 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220506568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_keycode final_project_soc:nios_system\|final_project_soc_keycode:keycode " "Elaborating entity \"final_project_soc_keycode\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_keycode:keycode\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "keycode" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0 final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_soc_nios2_gen2_0\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "nios2_gen2_0" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" "cpu" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_test_bench final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_test_bench:the_final_project_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_register_bank_a_module final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507470 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220507470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220507519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220507519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_a_module:final_project_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_register_bank_b_module final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_register_bank_b_module:final_project_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507636 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220507636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_break final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_oci_im final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_nios2_ocimem final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220507938 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220507938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220507990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220507990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_soc_nios2_gen2_0_cpu_nios2_ocimem\|final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220507992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_tck final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508145 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220508145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_nios2_gen2_0:nios2_gen2_0\|final_project_soc_nios2_gen2_0_cpu:cpu\|final_project_soc_nios2_gen2_0_cpu_nios2_oci:the_final_project_soc_nios2_gen2_0_cpu_nios2_oci\|final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_onchip_memory2_0 final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_soc_onchip_memory2_0\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "onchip_memory2_0" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220508217 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220508217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqh1 " "Found entity 1: altsyncram_lqh1" {  } { { "db/altsyncram_lqh1.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_lqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220508269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220508269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqh1 final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lqh1:auto_generated " "Elaborating entity \"altsyncram_lqh1\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_otg_hpi_address final_project_soc:nios_system\|final_project_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"final_project_soc_otg_hpi_address\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "otg_hpi_address" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_otg_hpi_cs final_project_soc:nios_system\|final_project_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"final_project_soc_otg_hpi_cs\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "otg_hpi_cs" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_otg_hpi_data final_project_soc:nios_system\|final_project_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"final_project_soc_otg_hpi_data\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "otg_hpi_data" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram final_project_soc:nios_system\|final_project_soc_sdram:sdram " "Elaborating entity \"final_project_soc_sdram\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_sdram:sdram\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_input_efifo_module final_project_soc:nios_system\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_soc_sdram_input_efifo_module\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "the_final_project_soc_sdram_input_efifo_module" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_soc_sdram_pll\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram_pll" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_stdsync_sv6 final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "stdsync2" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_dffpipe_l2c final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "dffpipe3" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_altpll_lqa2 final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_project_soc_sdram_pll_altpll_lqa2\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "sd1" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sysid_qsys_0 final_project_soc:nios_system\|final_project_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_soc_sysid_qsys_0\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sysid_qsys_0" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "mm_interconnect_0" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220508595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_soc_mm_interconnect_0_router\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_default_decode final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_001" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001_default_decode final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_002" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002_default_decode final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_003" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003_default_decode final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux_001 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux_001 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux_001 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux_001 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "crosser" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220509996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_irq_mapper final_project_soc:nios_system\|final_project_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_soc_irq_mapper\" for hierarchy \"final_project_soc:nios_system\|final_project_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "irq_mapper" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_001" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_002" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/final_project_soc.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "final_project.sv" "vga_clk_instance" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/jzy/code/FPGA/final_project/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/jzy/code/FPGA/final_project/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220510319 ""}  } { { "vga_clk.v" "" { Text "D:/jzy/code/FPGA/final_project/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220510319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/jzy/code/FPGA/final_project/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220510363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220510363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "final_project.sv" "vga_controller_instance" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_inst " "Elaborating entity \"controller\" for hierarchy \"controller:controller_inst\"" {  } { { "final_project.sv" "controller_inst" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_RAM controller:controller_inst\|start_RAM:start_RAM_inst " "Elaborating entity \"start_RAM\" for hierarchy \"controller:controller_inst\|start_RAM:start_RAM_inst\"" {  } { { "controller.sv" "start_RAM_inst" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220510396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controller.sv(108) " "Verilog HDL assignment warning at controller.sv(108): truncated value with size 4 to match size of target (1)" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220535040 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 controller.sv(100) " "Net \"mem.data_a\" at controller.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220535157 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 controller.sv(100) " "Net \"mem.waddr_a\" at controller.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220535157 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 controller.sv(100) " "Net \"mem.we_a\" at controller.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220535158 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user1win_RAM controller:controller_inst\|user1win_RAM:user1win_RAM_inst " "Elaborating entity \"user1win_RAM\" for hierarchy \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\"" {  } { { "controller.sv" "user1win_RAM_inst" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220535193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controller.sv(131) " "Verilog HDL assignment warning at controller.sv(131): truncated value with size 4 to match size of target (1)" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220559724 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 controller.sv(123) " "Net \"mem.data_a\" at controller.sv(123) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220559836 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 controller.sv(123) " "Net \"mem.waddr_a\" at controller.sv(123) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220559837 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 controller.sv(123) " "Net \"mem.we_a\" at controller.sv(123) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220559837 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user2win_RAM controller:controller_inst\|user2win_RAM:user2win_RAM_inst " "Elaborating entity \"user2win_RAM\" for hierarchy \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\"" {  } { { "controller.sv" "user2win_RAM_inst" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220559876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controller.sv(154) " "Verilog HDL assignment warning at controller.sv(154): truncated value with size 4 to match size of target (1)" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220575624 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 controller.sv(146) " "Net \"mem.data_a\" at controller.sv(146) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 146 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220575734 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 controller.sv(146) " "Net \"mem.waddr_a\" at controller.sv(146) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 146 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220575734 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 controller.sv(146) " "Net \"mem.we_a\" at controller.sv(146) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 146 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220575735 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "final_project.sv" "color_instance" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220575764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(146) " "Verilog HDL assignment warning at Color_Mapper.sv(146): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "D:/jzy/code/FPGA/final_project/Color_Mapper.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220575770 "|final_project|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(147) " "Verilog HDL assignment warning at Color_Mapper.sv(147): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "D:/jzy/code/FPGA/final_project/Color_Mapper.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220575770 "|final_project|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(148) " "Verilog HDL assignment warning at Color_Mapper.sv(148): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "D:/jzy/code/FPGA/final_project/Color_Mapper.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220575770 "|final_project|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(149) " "Verilog HDL assignment warning at Color_Mapper.sv(149): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "D:/jzy/code/FPGA/final_project/Color_Mapper.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220575770 "|final_project|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_display color_mapper:color_instance\|number_display:number_display1 " "Elaborating entity \"number_display\" for hierarchy \"color_mapper:color_instance\|number_display:number_display1\"" {  } { { "Color_Mapper.sv" "number_display1" { Text "D:/jzy/code/FPGA/final_project/Color_Mapper.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220575804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers color_mapper:color_instance\|numbers:number1 " "Elaborating entity \"numbers\" for hierarchy \"color_mapper:color_instance\|numbers:number1\"" {  } { { "Color_Mapper.sv" "number1" { Text "D:/jzy/code/FPGA/final_project/Color_Mapper.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220575810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title title:title_instance " "Elaborating entity \"title\" for hierarchy \"title:title_instance\"" {  } { { "final_project.sv" "title_instance" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220575830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 background.sv(84) " "Verilog HDL assignment warning at background.sv(84): truncated value with size 32 to match size of target (19)" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220575831 "|final_project|title:title_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_RAM title:title_instance\|title_RAM:title_RAM_inst " "Elaborating entity \"title_RAM\" for hierarchy \"title:title_instance\|title_RAM:title_RAM_inst\"" {  } { { "background.sv" "title_RAM_inst" { Text "D:/jzy/code/FPGA/final_project/background.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220575839 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "title_mem.data_a 0 background.sv(108) " "Net \"title_mem.data_a\" at background.sv(108) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220575881 "|final_project|title:title_instance|title_RAM:title_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "title_mem.waddr_a 0 background.sv(108) " "Net \"title_mem.waddr_a\" at background.sv(108) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220575881 "|final_project|title:title_instance|title_RAM:title_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "title_mem.we_a 0 background.sv(108) " "Net \"title_mem.we_a\" at background.sv(108) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220575881 "|final_project|title:title_instance|title_RAM:title_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:background_instance " "Elaborating entity \"background\" for hierarchy \"background:background_instance\"" {  } { { "final_project.sv" "background_instance" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220575891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_RAM background:background_instance\|background_RAM:background_RAM_inst " "Elaborating entity \"background_RAM\" for hierarchy \"background:background_instance\|background_RAM:background_RAM_inst\"" {  } { { "background.sv" "background_RAM_inst" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220575897 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_mem.data_a 0 background.sv(45) " "Net \"background_mem.data_a\" at background.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220599974 "|final_project|background:background_instance|background_RAM:background_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_mem.waddr_a 0 background.sv(45) " "Net \"background_mem.waddr_a\" at background.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220599974 "|final_project|background:background_instance|background_RAM:background_RAM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_mem.we_a 0 background.sv(45) " "Net \"background_mem.we_a\" at background.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220599975 "|final_project|background:background_instance|background_RAM:background_RAM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user user:user1 " "Elaborating entity \"user\" for hierarchy \"user:user1\"" {  } { { "final_project.sv" "user1" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 user.sv(216) " "Verilog HDL assignment warning at user.sv(216): truncated value with size 32 to match size of target (10)" {  } { { "user.sv" "" { Text "D:/jzy/code/FPGA/final_project/user.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600014 "|final_project|user:user1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 user.sv(217) " "Verilog HDL assignment warning at user.sv(217): truncated value with size 32 to match size of target (10)" {  } { { "user.sv" "" { Text "D:/jzy/code/FPGA/final_project/user.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600014 "|final_project|user:user1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_left_RAM user:user1\|user_left_RAM:user_left " "Elaborating entity \"user_left_RAM\" for hierarchy \"user:user1\|user_left_RAM:user_left\"" {  } { { "user.sv" "user_left" { Text "D:/jzy/code/FPGA/final_project/user.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600029 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.data_a 0 user_RAM.sv(11) " "Net \"user_mem.data_a\" at user_RAM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600048 "|final_project|user:user1|user_left_RAM:user_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.waddr_a 0 user_RAM.sv(11) " "Net \"user_mem.waddr_a\" at user_RAM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600048 "|final_project|user:user1|user_left_RAM:user_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.we_a 0 user_RAM.sv(11) " "Net \"user_mem.we_a\" at user_RAM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600048 "|final_project|user:user1|user_left_RAM:user_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_right_RAM user:user1\|user_right_RAM:user_right " "Elaborating entity \"user_right_RAM\" for hierarchy \"user:user1\|user_right_RAM:user_right\"" {  } { { "user.sv" "user_right" { Text "D:/jzy/code/FPGA/final_project/user.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600060 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.data_a 0 user_RAM.sv(34) " "Net \"user_mem.data_a\" at user_RAM.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600084 "|final_project|user:user1|user_right_RAM:user_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.waddr_a 0 user_RAM.sv(34) " "Net \"user_mem.waddr_a\" at user_RAM.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600084 "|final_project|user:user1|user_right_RAM:user_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.we_a 0 user_RAM.sv(34) " "Net \"user_mem.we_a\" at user_RAM.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600084 "|final_project|user:user1|user_right_RAM:user_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_2 user_2:user2 " "Elaborating entity \"user_2\" for hierarchy \"user_2:user2\"" {  } { { "final_project.sv" "user2" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 user2.sv(209) " "Verilog HDL assignment warning at user2.sv(209): truncated value with size 32 to match size of target (10)" {  } { { "user2.sv" "" { Text "D:/jzy/code/FPGA/final_project/user2.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600098 "|final_project|user_2:user2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 user2.sv(210) " "Verilog HDL assignment warning at user2.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "user2.sv" "" { Text "D:/jzy/code/FPGA/final_project/user2.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600098 "|final_project|user_2:user2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user2_left_RAM user_2:user2\|user2_left_RAM:user_left " "Elaborating entity \"user2_left_RAM\" for hierarchy \"user_2:user2\|user2_left_RAM:user_left\"" {  } { { "user2.sv" "user_left" { Text "D:/jzy/code/FPGA/final_project/user2.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600116 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.data_a 0 user_RAM.sv(58) " "Net \"user_mem.data_a\" at user_RAM.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600141 "|final_project|user_2:user2|user2_left_RAM:user_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.waddr_a 0 user_RAM.sv(58) " "Net \"user_mem.waddr_a\" at user_RAM.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600141 "|final_project|user_2:user2|user2_left_RAM:user_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.we_a 0 user_RAM.sv(58) " "Net \"user_mem.we_a\" at user_RAM.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600141 "|final_project|user_2:user2|user2_left_RAM:user_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user2_right_RAM user_2:user2\|user2_right_RAM:user_right " "Elaborating entity \"user2_right_RAM\" for hierarchy \"user_2:user2\|user2_right_RAM:user_right\"" {  } { { "user2.sv" "user_right" { Text "D:/jzy/code/FPGA/final_project/user2.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600150 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.data_a 0 user_RAM.sv(82) " "Net \"user_mem.data_a\" at user_RAM.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600175 "|final_project|user_2:user2|user2_right_RAM:user_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.waddr_a 0 user_RAM.sv(82) " "Net \"user_mem.waddr_a\" at user_RAM.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600175 "|final_project|user_2:user2|user2_right_RAM:user_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "user_mem.we_a 0 user_RAM.sv(82) " "Net \"user_mem.we_a\" at user_RAM.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "user_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/user_RAM.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600175 "|final_project|user_2:user2|user2_right_RAM:user_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish_top fish_top:fish_top1 " "Elaborating entity \"fish_top\" for hierarchy \"fish_top:fish_top1\"" {  } { { "final_project.sv" "fish_top1" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish1 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish1\"" {  } { { "fish_top.sv" "fish1" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600199 "|final_project|fish_top:fish_top1|fish:fish1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600200 "|final_project|fish_top:fish_top1|fish:fish1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish_left_RAM fish_top:fish_top1\|fish:fish1\|fish_left_RAM:fish_left " "Elaborating entity \"fish_left_RAM\" for hierarchy \"fish_top:fish_top1\|fish:fish1\|fish_left_RAM:fish_left\"" {  } { { "fish.sv" "fish_left" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600212 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fish_mem.data_a 0 fish_RAM.sv(11) " "Net \"fish_mem.data_a\" at fish_RAM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600217 "|final_project|fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fish_mem.waddr_a 0 fish_RAM.sv(11) " "Net \"fish_mem.waddr_a\" at fish_RAM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600217 "|final_project|fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fish_mem.we_a 0 fish_RAM.sv(11) " "Net \"fish_mem.we_a\" at fish_RAM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600217 "|final_project|fish_top:fish_top1|fish:fish1|fish_left_RAM:fish_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish_right_RAM fish_top:fish_top1\|fish:fish1\|fish_right_RAM:fish_right " "Elaborating entity \"fish_right_RAM\" for hierarchy \"fish_top:fish_top1\|fish:fish1\|fish_right_RAM:fish_right\"" {  } { { "fish.sv" "fish_right" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600227 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fish_mem.data_a 0 fish_RAM.sv(34) " "Net \"fish_mem.data_a\" at fish_RAM.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600232 "|final_project|fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fish_mem.waddr_a 0 fish_RAM.sv(34) " "Net \"fish_mem.waddr_a\" at fish_RAM.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600232 "|final_project|fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fish_mem.we_a 0 fish_RAM.sv(34) " "Net \"fish_mem.we_a\" at fish_RAM.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220600232 "|final_project|fish_top:fish_top1|fish:fish1|fish_right_RAM:fish_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish2 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish2\"" {  } { { "fish_top.sv" "fish2" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600246 "|final_project|fish_top:fish_top1|fish:fish2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600246 "|final_project|fish_top:fish_top1|fish:fish2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish3 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish3\"" {  } { { "fish_top.sv" "fish3" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600264 "|final_project|fish_top:fish_top1|fish:fish3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600264 "|final_project|fish_top:fish_top1|fish:fish3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish4 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish4\"" {  } { { "fish_top.sv" "fish4" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600285 "|final_project|fish_top:fish_top1|fish:fish4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600285 "|final_project|fish_top:fish_top1|fish:fish4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish5 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish5\"" {  } { { "fish_top.sv" "fish5" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600306 "|final_project|fish_top:fish_top1|fish:fish5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600306 "|final_project|fish_top:fish_top1|fish:fish5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish6 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish6\"" {  } { { "fish_top.sv" "fish6" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600324 "|final_project|fish_top:fish_top1|fish:fish6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600324 "|final_project|fish_top:fish_top1|fish:fish6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish7 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish7\"" {  } { { "fish_top.sv" "fish7" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600343 "|final_project|fish_top:fish_top1|fish:fish7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600343 "|final_project|fish_top:fish_top1|fish:fish7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish8 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish8\"" {  } { { "fish_top.sv" "fish8" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600360 "|final_project|fish_top:fish_top1|fish:fish8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600360 "|final_project|fish_top:fish_top1|fish:fish8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fish fish_top:fish_top1\|fish:fish9 " "Elaborating entity \"fish\" for hierarchy \"fish_top:fish_top1\|fish:fish9\"" {  } { { "fish_top.sv" "fish9" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(154) " "Verilog HDL assignment warning at fish.sv(154): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600381 "|final_project|fish_top:fish_top1|fish:fish9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fish.sv(155) " "Verilog HDL assignment warning at fish.sv(155): truncated value with size 32 to match size of target (10)" {  } { { "fish.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600381 "|final_project|fish_top:fish_top1|fish:fish9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shark fish_top:fish_top1\|shark:shark1 " "Elaborating entity \"shark\" for hierarchy \"fish_top:fish_top1\|shark:shark1\"" {  } { { "fish_top.sv" "shark1" { Text "D:/jzy/code/FPGA/final_project/fish_top.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 shark.sv(180) " "Verilog HDL assignment warning at shark.sv(180): truncated value with size 32 to match size of target (10)" {  } { { "shark.sv" "" { Text "D:/jzy/code/FPGA/final_project/shark.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600401 "|final_project|fish_top:fish_top1|shark:shark1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 shark.sv(181) " "Verilog HDL assignment warning at shark.sv(181): truncated value with size 32 to match size of target (10)" {  } { { "shark.sv" "" { Text "D:/jzy/code/FPGA/final_project/shark.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641220600401 "|final_project|fish_top:fish_top1|shark:shark1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "shark_exist shark.sv(11) " "Output port \"shark_exist\" at shark.sv(11) has no driver" {  } { { "shark.sv" "" { Text "D:/jzy/code/FPGA/final_project/shark.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641220600402 "|final_project|fish_top:fish_top1|shark:shark1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shark_left_RAM fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left " "Elaborating entity \"shark_left_RAM\" for hierarchy \"fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left\"" {  } { { "shark.sv" "shark_left" { Text "D:/jzy/code/FPGA/final_project/shark.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220600413 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shark_mem.data_a 0 fish_RAM.sv(58) " "Net \"shark_mem.data_a\" at fish_RAM.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220605432 "|final_project|fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shark_mem.waddr_a 0 fish_RAM.sv(58) " "Net \"shark_mem.waddr_a\" at fish_RAM.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220605432 "|final_project|fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shark_mem.we_a 0 fish_RAM.sv(58) " "Net \"shark_mem.we_a\" at fish_RAM.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220605432 "|final_project|fish_top:fish_top1|shark:shark1|shark_left_RAM:shark_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shark_right_RAM fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right " "Elaborating entity \"shark_right_RAM\" for hierarchy \"fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right\"" {  } { { "shark.sv" "shark_right" { Text "D:/jzy/code/FPGA/final_project/shark.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220605467 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shark_mem.data_a 0 fish_RAM.sv(81) " "Net \"shark_mem.data_a\" at fish_RAM.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220610427 "|final_project|fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shark_mem.waddr_a 0 fish_RAM.sv(81) " "Net \"shark_mem.waddr_a\" at fish_RAM.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220610427 "|final_project|fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shark_mem.we_a 0 fish_RAM.sv(81) " "Net \"shark_mem.we_a\" at fish_RAM.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "fish_RAM.sv" "" { Text "D:/jzy/code/FPGA/final_project/fish_RAM.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641220610427 "|final_project|fish_top:fish_top1|shark:shark1|shark_right_RAM:shark_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "final_project.sv" "hex_inst_0" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220610462 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641220612364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.03.22:36:56 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2022.01.03.22:36:56 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220616129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220618678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220618847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220621463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220621591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220621729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220621881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220621886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220621887 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641220622585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220622821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220622821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220622921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220622921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220622927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220622927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220623002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220623002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220623103 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220623103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220623103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/jzy/code/FPGA/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220623179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220623179 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_soc:nios_system\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1641220626748 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1641220626748 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background:background_instance\|background_RAM:background_RAM_inst\|background_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background:background_instance\|background_RAM:background_RAM_inst\|background_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_background_RAM_ea427172.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_background_RAM_ea427172.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish9\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish9\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish9\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish9\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish8\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish8\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish8\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish8\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish7\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish7\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish7\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish7\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish6\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish6\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish6\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish6\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish5\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish5\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish5\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish5\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish4\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish4\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish4\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish4\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish3\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish3\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish3\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish3\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish2\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish2\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish2\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish2\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish1\|fish_right_RAM:fish_right\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish1\|fish_right_RAM:fish_right\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|fish:fish1\|fish_left_RAM:fish_left\|fish_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|fish:fish1\|fish_left_RAM:fish_left\|fish_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right\|shark_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right\|shark_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left\|shark_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left\|shark_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 49152 " "Parameter NUMWORDS_A set to 49152" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "user_2:user2\|user2_right_RAM:user_right\|user_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"user_2:user2\|user2_right_RAM:user_right\|user_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "user_2:user2\|user2_left_RAM:user_left\|user_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"user_2:user2\|user2_left_RAM:user_left\|user_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "user:user1\|user_right_RAM:user_right\|user_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"user:user1\|user_right_RAM:user_right\|user_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "user:user1\|user_left_RAM:user_left\|user_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"user:user1\|user_left_RAM:user_left\|user_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "title:title_instance\|title_RAM:title_RAM_inst\|title_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"title:title_instance\|title_RAM:title_RAM_inst\|title_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4800 " "Parameter NUMWORDS_A set to 4800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_title_RAM_1f31965a.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_title_RAM_1f31965a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "controller:controller_inst\|start_RAM:start_RAM_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"controller:controller_inst\|start_RAM:start_RAM_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_start_RAM_c5135f12.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_start_RAM_c5135f12.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641220631387 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641220631387 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "title:title_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"title:title_instance\|Mult0\"" {  } { { "background.sv" "Mult0" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220631394 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641220631394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0 " "Elaborated megafunction instantiation \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220631434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0 " "Instantiated megafunction \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_background_RAM_ea427172.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_background_RAM_ea427172.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631435 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220631435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb81 " "Found entity 1: altsyncram_mb81" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220631491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220631491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220631860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220631860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/mux_hob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220631905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220631905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fish_top:fish_top1\|fish:fish9\|fish_right_RAM:fish_right\|altsyncram:fish_mem_rtl_0 " "Elaborated megafunction instantiation \"fish_top:fish_top1\|fish:fish9\|fish_right_RAM:fish_right\|altsyncram:fish_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220631929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fish_top:fish_top1\|fish:fish9\|fish_right_RAM:fish_right\|altsyncram:fish_mem_rtl_0 " "Instantiated megafunction \"fish_top:fish_top1\|fish:fish9\|fish_right_RAM:fish_right\|altsyncram:fish_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_fish_right_RAM_1f2bd5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220631929 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220631929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5b81 " "Found entity 1: altsyncram_5b81" {  } { { "db/altsyncram_5b81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_5b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220631977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220631977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fish_top:fish_top1\|fish:fish9\|fish_left_RAM:fish_left\|altsyncram:fish_mem_rtl_0 " "Elaborated megafunction instantiation \"fish_top:fish_top1\|fish:fish9\|fish_left_RAM:fish_left\|altsyncram:fish_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220632010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fish_top:fish_top1\|fish:fish9\|fish_left_RAM:fish_left\|altsyncram:fish_mem_rtl_0 " "Instantiated megafunction \"fish_top:fish_top1\|fish:fish9\|fish_left_RAM:fish_left\|altsyncram:fish_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_fish_left_RAM_2502fef4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632010 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220632010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m781 " "Found entity 1: altsyncram_m781" {  } { { "db/altsyncram_m781.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_m781.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220632055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220632055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right\|altsyncram:shark_mem_rtl_0 " "Elaborated megafunction instantiation \"fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right\|altsyncram:shark_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220632354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right\|altsyncram:shark_mem_rtl_0 " "Instantiated megafunction \"fish_top:fish_top1\|shark:shark1\|shark_right_RAM:shark_right\|altsyncram:shark_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 49152 " "Parameter \"NUMWORDS_A\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_shark_right_RAM_948abb15.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632354 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220632354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ug81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ug81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ug81 " "Found entity 1: altsyncram_ug81" {  } { { "db/altsyncram_ug81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_ug81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220632406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220632406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i8a " "Found entity 1: decode_i8a" {  } { { "db/decode_i8a.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/decode_i8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220632665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220632665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nb " "Found entity 1: mux_5nb" {  } { { "db/mux_5nb.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/mux_5nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220632709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220632709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left\|altsyncram:shark_mem_rtl_0 " "Elaborated megafunction instantiation \"fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left\|altsyncram:shark_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220632736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left\|altsyncram:shark_mem_rtl_0 " "Instantiated megafunction \"fish_top:fish_top1\|shark:shark1\|shark_left_RAM:shark_left\|altsyncram:shark_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 49152 " "Parameter \"NUMWORDS_A\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_shark_left_RAM_14a410c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220632736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220632736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fb81 " "Found entity 1: altsyncram_fb81" {  } { { "db/altsyncram_fb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_fb81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220632787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220632787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "user_2:user2\|user2_right_RAM:user_right\|altsyncram:user_mem_rtl_0 " "Elaborated megafunction instantiation \"user_2:user2\|user2_right_RAM:user_right\|altsyncram:user_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220633043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "user_2:user2\|user2_right_RAM:user_right\|altsyncram:user_mem_rtl_0 " "Instantiated megafunction \"user_2:user2\|user2_right_RAM:user_right\|altsyncram:user_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_user2_right_RAM_4449bfb2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633043 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220633043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd81 " "Found entity 1: altsyncram_qd81" {  } { { "db/altsyncram_qd81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_qd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220633090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220633090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "user_2:user2\|user2_left_RAM:user_left\|altsyncram:user_mem_rtl_0 " "Elaborated megafunction instantiation \"user_2:user2\|user2_left_RAM:user_left\|altsyncram:user_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220633132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "user_2:user2\|user2_left_RAM:user_left\|altsyncram:user_mem_rtl_0 " "Instantiated megafunction \"user_2:user2\|user2_left_RAM:user_left\|altsyncram:user_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_user2_left_RAM_b0f9d9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633132 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220633132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vb81 " "Found entity 1: altsyncram_vb81" {  } { { "db/altsyncram_vb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_vb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220633178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220633178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "user:user1\|user_right_RAM:user_right\|altsyncram:user_mem_rtl_0 " "Elaborated megafunction instantiation \"user:user1\|user_right_RAM:user_right\|altsyncram:user_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220633222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "user:user1\|user_right_RAM:user_right\|altsyncram:user_mem_rtl_0 " "Instantiated megafunction \"user:user1\|user_right_RAM:user_right\|altsyncram:user_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_user_right_RAM_ab76cabf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220633222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jg81 " "Found entity 1: altsyncram_jg81" {  } { { "db/altsyncram_jg81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_jg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220633269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220633269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "user:user1\|user_left_RAM:user_left\|altsyncram:user_mem_rtl_0 " "Elaborated megafunction instantiation \"user:user1\|user_left_RAM:user_left\|altsyncram:user_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220633309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "user:user1\|user_left_RAM:user_left\|altsyncram:user_mem_rtl_0 " "Instantiated megafunction \"user:user1\|user_left_RAM:user_left\|altsyncram:user_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_user_left_RAM_4b60989e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633309 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220633309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f781 " "Found entity 1: altsyncram_f781" {  } { { "db/altsyncram_f781.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_f781.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220633355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220633355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "title:title_instance\|title_RAM:title_RAM_inst\|altsyncram:title_mem_rtl_0 " "Elaborated megafunction instantiation \"title:title_instance\|title_RAM:title_RAM_inst\|altsyncram:title_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220633397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "title:title_instance\|title_RAM:title_RAM_inst\|altsyncram:title_mem_rtl_0 " "Instantiated megafunction \"title:title_instance\|title_RAM:title_RAM_inst\|altsyncram:title_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_title_RAM_1f31965a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_title_RAM_1f31965a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633397 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220633397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_up71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_up71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_up71 " "Found entity 1: altsyncram_up71" {  } { { "db/altsyncram_up71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_up71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220633448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220633448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220633493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_user2win_RAM_aed30bc1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633493 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220633493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r881 " "Found entity 1: altsyncram_r881" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220633550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220633550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220633916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_user1win_RAM_1911a4f5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220633916 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220633916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j481 " "Found entity 1: altsyncram_j481" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220633969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220633969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220634343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_start_RAM_c5135f12.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_start_RAM_c5135f12.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220634343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s71 " "Found entity 1: altsyncram_1s71" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220634393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220634393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "title:title_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\"" {  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220634803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "title:title_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"title:title_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641220634803 ""}  } { { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641220634803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "title:title_instance\|lpm_mult:Mult0\|multcore:mult_core title:title_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220634893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder title:title_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220634936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] title:title_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220634998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220635046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220635046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add title:title_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220635066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] title:title_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220635087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641220635136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220635136 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "title:title_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs title:title_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"title:title_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 84 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220635165 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a1 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a2 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a3 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a5 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a6 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a7 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a9 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a10 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a11 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a13 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a14 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a15 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a17 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a18 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a19 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a21 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a22 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a23 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a25 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a26 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a27 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a29 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a30 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a31 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a33 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a34 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a35 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a37 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a38 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a39 " "Synthesized away node \"controller:controller_inst\|start_RAM:start_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_1s71:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_1s71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_1s71.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 23 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|start_RAM:start_RAM_inst|altsyncram:mem_rtl_0|altsyncram_1s71:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a1 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a2 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a3 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a5 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a6 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a7 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a9 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a10 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a11 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a13 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a14 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a15 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a17 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a18 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a19 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a21 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a22 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a23 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a25 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a26 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a27 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a29 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a30 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a31 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a33 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a34 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a35 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a37 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a38 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a39 " "Synthesized away node \"controller:controller_inst\|user1win_RAM:user1win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_j481:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_j481.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_j481.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user1win_RAM:user1win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_j481:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a1 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a2 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a3 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a5 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a6 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a7 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a9 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a10 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a11 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a13 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a14 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a15 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a17 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a18 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a19 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a21 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a22 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a23 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a25 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a26 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a27 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a29 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a30 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a31 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a33 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a34 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a35 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a37 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a38 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a39 " "Synthesized away node \"controller:controller_inst\|user2win_RAM:user2win_RAM_inst\|altsyncram:mem_rtl_0\|altsyncram_r881:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_r881.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_r881.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controller.sv" "" { Text "D:/jzy/code/FPGA/final_project/controller.sv" 25 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|controller:controller_inst|user2win_RAM:user2win_RAM_inst|altsyncram:mem_rtl_0|altsyncram_r881:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "title:title_instance\|title_RAM:title_RAM_inst\|altsyncram:title_mem_rtl_0\|altsyncram_up71:auto_generated\|ram_block1a3 " "Synthesized away node \"title:title_instance\|title_RAM:title_RAM_inst\|altsyncram:title_mem_rtl_0\|altsyncram_up71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_up71.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_up71.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 89 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|title:title_instance|title_RAM:title_RAM_inst|altsyncram:title_mem_rtl_0|altsyncram_up71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a3 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a7 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a11 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a15 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a19 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a23 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a27 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a31 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a35 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a39 " "Synthesized away node \"background:background_instance\|background_RAM:background_RAM_inst\|altsyncram:background_mem_rtl_0\|altsyncram_mb81:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_mb81.tdf" "" { Text "D:/jzy/code/FPGA/final_project/db/altsyncram_mb81.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "background.sv" "" { Text "D:/jzy/code/FPGA/final_project/background.sv" 24 0 0 } } { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220635246 "|final_project|background:background_instance|background_RAM:background_RAM_inst|altsyncram:background_mem_rtl_0|altsyncram_mb81:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1641220635246 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1641220635246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641220636088 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 442 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 356 -1 0 } } { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 352 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 398 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 266 -1 0 } } { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/jzy/code/FPGA/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641220636278 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641220636278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641220650384 "|final_project|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641220650384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220650715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641220655016 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641220655189 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1641220655189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/jzy/code/FPGA/final_project/final_project.map.smsg " "Generated suppressed messages file D:/jzy/code/FPGA/final_project/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220655651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641220658774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641220658774 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220659257 "|final_project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220659257 "|final_project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220659257 "|final_project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "final_project.sv" "" { Text "D:/jzy/code/FPGA/final_project/final_project.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641220659257 "|final_project|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641220659257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6580 " "Implemented 6580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641220659257 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641220659257 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641220659257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6094 " "Implemented 6094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641220659257 ""} { "Info" "ICUT_CUT_TM_RAMS" "343 " "Implemented 343 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641220659257 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641220659257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641220659257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641220659354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 22:37:39 2022 " "Processing ended: Mon Jan 03 22:37:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641220659354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641220659354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641220659354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641220659354 ""}
