Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct  3 15:53:55 2022
| Host         : co2050-16.ece.iastate.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file piped_mac_control_sets_placed.rpt
| Design       : piped_mac
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------+---------------------------+------------------+----------------+--------------+
|   Clock Signal  |     Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------+---------------------------+------------------+----------------+--------------+
|  ACLK_IBUF_BUFG | MO_AXIS_TVALID2_out   |                           |                1 |              1 |         1.00 |
|  ACLK_IBUF_BUFG | t_last_0_i_2_n_0      | t_last_0_i_1_n_0          |                1 |              1 |         1.00 |
|  ACLK_IBUF_BUFG |                       |                           |                3 |              3 |         1.00 |
|  ACLK_IBUF_BUFG | MO_AXIS_TLAST_i_1_n_0 |                           |                3 |              9 |         3.00 |
|  ACLK_IBUF_BUFG | MO_AXIS_TVALID2_out   | MO_AXIS_TDATA[31]_i_1_n_0 |               14 |             32 |         2.29 |
|  ACLK_IBUF_BUFG | SD_AXIS_TVALID_IBUF   | clear                     |               19 |             72 |         3.79 |
|  ACLK_IBUF_BUFG | p_3_in                | clear                     |               21 |             73 |         3.48 |
+-----------------+-----------------------+---------------------------+------------------+----------------+--------------+


