/********************************************************************
 * Copyright (C) 2022 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_pcie_g4x2.h
*/
#ifndef CSLR_PCIE_G4X2_H_
#define CSLR_PCIE_G4X2_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_PCIE_G4X2_CPTS_REGS_BASE                                           (0x00000000U)
#define CSL_PCIE_G4X2_ECC_AGGR_REGS_BASE                                       (0x00000000U)
#define CSL_PCIE_G4X2_INTD_CFG_REGS_BASE                                       (0x00000000U)
#define CSL_PCIE_G4X2_PCIE_CORE_REGS_BASE                                      (0x00000000U)
#define CSL_PCIE_G4X2_PCIE_HP_DAT0_REGS_BASE                                   (0x00000000U)
#define CSL_PCIE_G4X2_PCIE_HP_DAT1_REGS_BASE                                   (0x00000000U)
#define CSL_PCIE_G4X2_PCIE_HP_DAT2_REGS_BASE                                   (0x00000000U)
#define CSL_PCIE_G4X2_PCIE_LP_DAT0_REGS_BASE                                   (0x00000000U)
#define CSL_PCIE_G4X2_PCIE_LP_DAT1_REGS_BASE                                   (0x00000000U)
#define CSL_PCIE_G4X2_PCIE_LP_DAT2_REGS_BASE                                   (0x00000000U)
#define CSL_PCIE_G4X2_USER_CFG_REGS_BASE                                       (0x00000000U)
#define CSL_PCIE_G4X2_VMAP_REGS_BASE                                           (0x00000000U)


/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t REVISION;
    volatile uint8_t  Resv_16[12];
    volatile uint32_t EOI_REG;
    volatile uint32_t INTR_VECTOR_REG;
    volatile uint8_t  Resv_256[232];
    volatile uint32_t ENABLE_REG_SYS_0;
    volatile uint32_t ENABLE_REG_SYS_1;
    volatile uint32_t ENABLE_REG_SYS_2;
    volatile uint8_t  Resv_768[500];
    volatile uint32_t ENABLE_CLR_REG_SYS_0;
    volatile uint32_t ENABLE_CLR_REG_SYS_1;
    volatile uint32_t ENABLE_CLR_REG_SYS_2;
    volatile uint8_t  Resv_1280[500];
    volatile uint32_t STATUS_REG_SYS_0;
    volatile uint32_t STATUS_REG_SYS_1;
    volatile uint32_t STATUS_REG_SYS_2;
    volatile uint8_t  Resv_1792[500];
    volatile uint32_t STATUS_CLR_REG_SYS_0;
    volatile uint32_t STATUS_CLR_REG_SYS_1;
    volatile uint32_t STATUS_CLR_REG_SYS_2;
    volatile uint8_t  Resv_2688[884];
    volatile uint32_t INTR_VECTOR_REG_SYS;
} CSL_intd_cfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_INTD_CFG_REVISION                                                  (0x00000000U)
#define CSL_INTD_CFG_EOI_REG                                                   (0x00000010U)
#define CSL_INTD_CFG_INTR_VECTOR_REG                                           (0x00000014U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0                                          (0x00000100U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1                                          (0x00000104U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2                                          (0x00000108U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0                                      (0x00000300U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1                                      (0x00000304U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2                                      (0x00000308U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0                                          (0x00000500U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1                                          (0x00000504U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2                                          (0x00000508U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0                                      (0x00000700U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1                                      (0x00000704U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2                                      (0x00000708U)
#define CSL_INTD_CFG_INTR_VECTOR_REG_SYS                                       (0x00000A80U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* REVISION */

#define CSL_INTD_CFG_REVISION_SCHEME_MASK                                      (0xC0000000U)
#define CSL_INTD_CFG_REVISION_SCHEME_SHIFT                                     (0x0000001EU)
#define CSL_INTD_CFG_REVISION_SCHEME_MAX                                       (0x00000003U)

#define CSL_INTD_CFG_REVISION_BU_MASK                                          (0x30000000U)
#define CSL_INTD_CFG_REVISION_BU_SHIFT                                         (0x0000001CU)
#define CSL_INTD_CFG_REVISION_BU_MAX                                           (0x00000003U)

#define CSL_INTD_CFG_REVISION_FUNCTION_MASK                                    (0x0FFF0000U)
#define CSL_INTD_CFG_REVISION_FUNCTION_SHIFT                                   (0x00000010U)
#define CSL_INTD_CFG_REVISION_FUNCTION_MAX                                     (0x00000FFFU)

#define CSL_INTD_CFG_REVISION_RTLVER_MASK                                      (0x0000F800U)
#define CSL_INTD_CFG_REVISION_RTLVER_SHIFT                                     (0x0000000BU)
#define CSL_INTD_CFG_REVISION_RTLVER_MAX                                       (0x0000001FU)

#define CSL_INTD_CFG_REVISION_MAJREV_MASK                                      (0x00000700U)
#define CSL_INTD_CFG_REVISION_MAJREV_SHIFT                                     (0x00000008U)
#define CSL_INTD_CFG_REVISION_MAJREV_MAX                                       (0x00000007U)

#define CSL_INTD_CFG_REVISION_CUSTOM_MASK                                      (0x000000C0U)
#define CSL_INTD_CFG_REVISION_CUSTOM_SHIFT                                     (0x00000006U)
#define CSL_INTD_CFG_REVISION_CUSTOM_MAX                                       (0x00000003U)

#define CSL_INTD_CFG_REVISION_MINREV_MASK                                      (0x0000003FU)
#define CSL_INTD_CFG_REVISION_MINREV_SHIFT                                     (0x00000000U)
#define CSL_INTD_CFG_REVISION_MINREV_MAX                                       (0x0000003FU)

/* EOI_REG */

#define CSL_INTD_CFG_EOI_REG_EOI_VECTOR_MASK                                   (0x000000FFU)
#define CSL_INTD_CFG_EOI_REG_EOI_VECTOR_SHIFT                                  (0x00000000U)
#define CSL_INTD_CFG_EOI_REG_EOI_VECTOR_MAX                                    (0x000000FFU)

/* INTR_VECTOR_REG */

#define CSL_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_MASK                          (0xFFFFFFFFU)
#define CSL_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_SHIFT                         (0x00000000U)
#define CSL_INTD_CFG_INTR_VECTOR_REG_INTR_VECTOR_MAX                           (0xFFFFFFFFU)

/* ENABLE_REG_SYS_0 */

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_0_MASK            (0x00010000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_0_SHIFT           (0x00000010U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_0_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_1_MASK            (0x00020000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_1_SHIFT           (0x00000011U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_1_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_2_MASK            (0x00040000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_2_SHIFT           (0x00000012U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_2_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_3_MASK            (0x00080000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_3_SHIFT           (0x00000013U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_3_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_4_MASK            (0x00100000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_4_SHIFT           (0x00000014U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_4_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_5_MASK            (0x00200000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_5_SHIFT           (0x00000015U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_5_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_6_MASK            (0x00400000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_6_SHIFT           (0x00000016U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_6_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_7_MASK            (0x00800000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_7_SHIFT           (0x00000017U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_7_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_8_MASK            (0x01000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_8_SHIFT           (0x00000018U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_8_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_0_MASK          (0x00000100U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_0_SHIFT         (0x00000008U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_0_MAX           (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_1_MASK          (0x00000200U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_1_SHIFT         (0x00000009U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_1_MAX           (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_2_MASK          (0x00000400U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_2_SHIFT         (0x0000000AU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_2_MAX           (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_0_MASK         (0x00000001U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_0_SHIFT        (0x00000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_0_MAX          (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_1_MASK         (0x00000002U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_1_SHIFT        (0x00000001U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_1_MAX          (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_2_MASK         (0x00000004U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_2_SHIFT        (0x00000002U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_2_MAX          (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_3_MASK         (0x00000008U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_3_SHIFT        (0x00000003U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_3_MAX          (0x00000001U)

/* ENABLE_REG_SYS_1 */

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_0_MASK     (0x01000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_0_SHIFT    (0x00000018U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_0_MAX      (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_1_MASK     (0x02000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_1_SHIFT    (0x00000019U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_1_MAX      (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_2_MASK     (0x04000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_2_SHIFT    (0x0000001AU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_2_MAX      (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_3_MASK     (0x08000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_3_SHIFT    (0x0000001BU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_3_MAX      (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_4_MASK     (0x10000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_4_SHIFT    (0x0000001CU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_4_MAX      (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_5_MASK     (0x20000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_5_SHIFT    (0x0000001DU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_5_MAX      (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_0_MASK            (0x00000001U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_0_SHIFT           (0x00000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_0_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_1_MASK            (0x00000002U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_1_SHIFT           (0x00000001U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_1_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_10_MASK           (0x00000400U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_10_SHIFT          (0x0000000AU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_10_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_11_MASK           (0x00000800U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_11_SHIFT          (0x0000000BU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_11_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_12_MASK           (0x00001000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_12_SHIFT          (0x0000000CU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_12_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_13_MASK           (0x00002000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_13_SHIFT          (0x0000000DU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_13_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_14_MASK           (0x00004000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_14_SHIFT          (0x0000000EU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_14_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_15_MASK           (0x00008000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_15_SHIFT          (0x0000000FU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_15_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_16_MASK           (0x00010000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_16_SHIFT          (0x00000010U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_16_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_17_MASK           (0x00020000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_17_SHIFT          (0x00000011U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_17_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_18_MASK           (0x00040000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_18_SHIFT          (0x00000012U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_18_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_19_MASK           (0x00080000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_19_SHIFT          (0x00000013U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_19_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_2_MASK            (0x00000004U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_2_SHIFT           (0x00000002U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_2_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_20_MASK           (0x00100000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_20_SHIFT          (0x00000014U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_20_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_21_MASK           (0x00200000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_21_SHIFT          (0x00000015U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_21_MAX            (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_3_MASK            (0x00000008U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_3_SHIFT           (0x00000003U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_3_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_4_MASK            (0x00000010U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_4_SHIFT           (0x00000004U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_4_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_5_MASK            (0x00000020U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_5_SHIFT           (0x00000005U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_5_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_6_MASK            (0x00000040U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_6_SHIFT           (0x00000006U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_6_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_7_MASK            (0x00000080U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_7_SHIFT           (0x00000007U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_7_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_8_MASK            (0x00000100U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_8_SHIFT           (0x00000008U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_8_MAX             (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_9_MASK            (0x00000200U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_9_SHIFT           (0x00000009U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_9_MAX             (0x00000001U)

/* ENABLE_REG_SYS_2 */

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_HOT_RESET_MASK        (0x00000001U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_HOT_RESET_SHIFT       (0x00000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_HOT_RESET_MAX         (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_LINK_STATE_MASK       (0x00000002U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_LINK_STATE_SHIFT      (0x00000001U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_LINK_STATE_MAX        (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PTM_MASK              (0x01000000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PTM_SHIFT             (0x00000018U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PTM_MAX               (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_0_MASK      (0x00000100U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_0_SHIFT     (0x00000008U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_0_MAX       (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_1_MASK      (0x00000200U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_1_SHIFT     (0x00000009U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_1_MAX       (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_2_MASK      (0x00000400U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_2_SHIFT     (0x0000000AU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_2_MAX       (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_3_MASK      (0x00000800U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_3_SHIFT     (0x0000000BU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_3_MAX       (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_4_MASK      (0x00001000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_4_SHIFT     (0x0000000CU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_4_MAX       (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_5_MASK      (0x00002000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_5_SHIFT     (0x0000000DU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_5_MAX       (0x00000001U)

#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_6_MASK      (0x00004000U)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_6_SHIFT     (0x0000000EU)
#define CSL_INTD_CFG_ENABLE_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_6_MAX       (0x00000001U)

/* ENABLE_CLR_REG_SYS_0 */

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_0_CLR_MASK    (0x00010000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_0_CLR_SHIFT   (0x00000010U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_0_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_1_CLR_MASK    (0x00020000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_1_CLR_SHIFT   (0x00000011U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_1_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_2_CLR_MASK    (0x00040000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_2_CLR_SHIFT   (0x00000012U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_2_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_3_CLR_MASK    (0x00080000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_3_CLR_SHIFT   (0x00000013U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_3_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_4_CLR_MASK    (0x00100000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_4_CLR_SHIFT   (0x00000014U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_4_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_5_CLR_MASK    (0x00200000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_5_CLR_SHIFT   (0x00000015U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_5_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_6_CLR_MASK    (0x00400000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_6_CLR_SHIFT   (0x00000016U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_6_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_7_CLR_MASK    (0x00800000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_7_CLR_SHIFT   (0x00000017U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_7_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_8_CLR_MASK    (0x01000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_8_CLR_SHIFT   (0x00000018U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ASF_8_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_0_CLR_MASK  (0x00000100U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_0_CLR_SHIFT (0x00000008U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_0_CLR_MAX   (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_1_CLR_MASK  (0x00000200U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_1_CLR_SHIFT (0x00000009U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_1_CLR_MAX   (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_2_CLR_MASK  (0x00000400U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_2_CLR_SHIFT (0x0000000AU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_ERROR_2_CLR_MAX   (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_0_CLR_MASK (0x00000001U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_0_CLR_SHIFT (0x00000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_0_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_1_CLR_MASK (0x00000002U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_1_CLR_SHIFT (0x00000001U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_1_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_2_CLR_MASK (0x00000004U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_2_CLR_SHIFT (0x00000002U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_2_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_3_CLR_MASK (0x00000008U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_3_CLR_SHIFT (0x00000003U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_0_ENABLE_SYS_EN_PCIE_LEGACY_3_CLR_MAX  (0x00000001U)

/* ENABLE_CLR_REG_SYS_1 */

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_0_CLR_MASK (0x01000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_0_CLR_SHIFT (0x00000018U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_0_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_1_CLR_MASK (0x02000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_1_CLR_SHIFT (0x00000019U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_1_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_2_CLR_MASK (0x04000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_2_CLR_SHIFT (0x0000001AU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_2_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_3_CLR_MASK (0x08000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_3_CLR_SHIFT (0x0000001BU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_3_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_4_CLR_MASK (0x10000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_4_CLR_SHIFT (0x0000001CU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_4_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_5_CLR_MASK (0x20000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_5_CLR_SHIFT (0x0000001DU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_DOWNSTREAM_5_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_0_CLR_MASK    (0x00000001U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_0_CLR_SHIFT   (0x00000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_0_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_1_CLR_MASK    (0x00000002U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_1_CLR_SHIFT   (0x00000001U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_1_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_10_CLR_MASK   (0x00000400U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_10_CLR_SHIFT  (0x0000000AU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_10_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_11_CLR_MASK   (0x00000800U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_11_CLR_SHIFT  (0x0000000BU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_11_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_12_CLR_MASK   (0x00001000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_12_CLR_SHIFT  (0x0000000CU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_12_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_13_CLR_MASK   (0x00002000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_13_CLR_SHIFT  (0x0000000DU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_13_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_14_CLR_MASK   (0x00004000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_14_CLR_SHIFT  (0x0000000EU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_14_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_15_CLR_MASK   (0x00008000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_15_CLR_SHIFT  (0x0000000FU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_15_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_16_CLR_MASK   (0x00010000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_16_CLR_SHIFT  (0x00000010U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_16_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_17_CLR_MASK   (0x00020000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_17_CLR_SHIFT  (0x00000011U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_17_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_18_CLR_MASK   (0x00040000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_18_CLR_SHIFT  (0x00000012U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_18_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_19_CLR_MASK   (0x00080000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_19_CLR_SHIFT  (0x00000013U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_19_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_2_CLR_MASK    (0x00000004U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_2_CLR_SHIFT   (0x00000002U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_2_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_20_CLR_MASK   (0x00100000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_20_CLR_SHIFT  (0x00000014U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_20_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_21_CLR_MASK   (0x00200000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_21_CLR_SHIFT  (0x00000015U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_21_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_3_CLR_MASK    (0x00000008U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_3_CLR_SHIFT   (0x00000003U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_3_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_4_CLR_MASK    (0x00000010U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_4_CLR_SHIFT   (0x00000004U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_4_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_5_CLR_MASK    (0x00000020U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_5_CLR_SHIFT   (0x00000005U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_5_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_6_CLR_MASK    (0x00000040U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_6_CLR_SHIFT   (0x00000006U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_6_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_7_CLR_MASK    (0x00000080U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_7_CLR_SHIFT   (0x00000007U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_7_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_8_CLR_MASK    (0x00000100U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_8_CLR_SHIFT   (0x00000008U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_8_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_9_CLR_MASK    (0x00000200U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_9_CLR_SHIFT   (0x00000009U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_1_ENABLE_SYS_EN_PCIE_FLR_9_CLR_MAX     (0x00000001U)

/* ENABLE_CLR_REG_SYS_2 */

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_HOT_RESET_CLR_MASK (0x00000001U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_HOT_RESET_CLR_SHIFT (0x00000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_HOT_RESET_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_LINK_STATE_CLR_MASK (0x00000002U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_LINK_STATE_CLR_SHIFT (0x00000001U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_LINK_STATE_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PTM_CLR_MASK      (0x01000000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PTM_CLR_SHIFT     (0x00000018U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PTM_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_0_CLR_MASK (0x00000100U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_0_CLR_SHIFT (0x00000008U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_0_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_1_CLR_MASK (0x00000200U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_1_CLR_SHIFT (0x00000009U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_1_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_2_CLR_MASK (0x00000400U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_2_CLR_SHIFT (0x0000000AU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_2_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_3_CLR_MASK (0x00000800U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_3_CLR_SHIFT (0x0000000BU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_3_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_4_CLR_MASK (0x00001000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_4_CLR_SHIFT (0x0000000CU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_4_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_5_CLR_MASK (0x00002000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_5_CLR_SHIFT (0x0000000DU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_5_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_6_CLR_MASK (0x00004000U)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_6_CLR_SHIFT (0x0000000EU)
#define CSL_INTD_CFG_ENABLE_CLR_REG_SYS_2_ENABLE_SYS_EN_PCIE_PWR_STATE_6_CLR_MAX (0x00000001U)

/* STATUS_REG_SYS_0 */

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_0_MASK               (0x00010000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_0_SHIFT              (0x00000010U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_0_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_1_MASK               (0x00020000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_1_SHIFT              (0x00000011U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_1_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_2_MASK               (0x00040000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_2_SHIFT              (0x00000012U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_2_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_3_MASK               (0x00080000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_3_SHIFT              (0x00000013U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_3_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_4_MASK               (0x00100000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_4_SHIFT              (0x00000014U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_4_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_5_MASK               (0x00200000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_5_SHIFT              (0x00000015U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_5_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_6_MASK               (0x00400000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_6_SHIFT              (0x00000016U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_6_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_7_MASK               (0x00800000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_7_SHIFT              (0x00000017U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_7_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_8_MASK               (0x01000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_8_SHIFT              (0x00000018U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ASF_8_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_0_MASK             (0x00000100U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_0_SHIFT            (0x00000008U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_0_MAX              (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_1_MASK             (0x00000200U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_1_SHIFT            (0x00000009U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_1_MAX              (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_2_MASK             (0x00000400U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_2_SHIFT            (0x0000000AU)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_ERROR_2_MAX              (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_0_MASK            (0x00000001U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_0_SHIFT           (0x00000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_0_MAX             (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_1_MASK            (0x00000002U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_1_SHIFT           (0x00000001U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_1_MAX             (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_2_MASK            (0x00000004U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_2_SHIFT           (0x00000002U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_2_MAX             (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_3_MASK            (0x00000008U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_3_SHIFT           (0x00000003U)
#define CSL_INTD_CFG_STATUS_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_3_MAX             (0x00000001U)

/* STATUS_REG_SYS_1 */

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_0_MASK        (0x01000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_0_SHIFT       (0x00000018U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_0_MAX         (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_1_MASK        (0x02000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_1_SHIFT       (0x00000019U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_1_MAX         (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_2_MASK        (0x04000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_2_SHIFT       (0x0000001AU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_2_MAX         (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_3_MASK        (0x08000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_3_SHIFT       (0x0000001BU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_3_MAX         (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_4_MASK        (0x10000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_4_SHIFT       (0x0000001CU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_4_MAX         (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_5_MASK        (0x20000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_5_SHIFT       (0x0000001DU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_5_MAX         (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_0_MASK               (0x00000001U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_0_SHIFT              (0x00000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_0_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_1_MASK               (0x00000002U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_1_SHIFT              (0x00000001U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_1_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_10_MASK              (0x00000400U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_10_SHIFT             (0x0000000AU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_10_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_11_MASK              (0x00000800U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_11_SHIFT             (0x0000000BU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_11_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_12_MASK              (0x00001000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_12_SHIFT             (0x0000000CU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_12_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_13_MASK              (0x00002000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_13_SHIFT             (0x0000000DU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_13_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_14_MASK              (0x00004000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_14_SHIFT             (0x0000000EU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_14_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_15_MASK              (0x00008000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_15_SHIFT             (0x0000000FU)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_15_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_16_MASK              (0x00010000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_16_SHIFT             (0x00000010U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_16_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_17_MASK              (0x00020000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_17_SHIFT             (0x00000011U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_17_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_18_MASK              (0x00040000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_18_SHIFT             (0x00000012U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_18_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_19_MASK              (0x00080000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_19_SHIFT             (0x00000013U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_19_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_2_MASK               (0x00000004U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_2_SHIFT              (0x00000002U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_2_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_20_MASK              (0x00100000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_20_SHIFT             (0x00000014U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_20_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_21_MASK              (0x00200000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_21_SHIFT             (0x00000015U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_21_MAX               (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_3_MASK               (0x00000008U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_3_SHIFT              (0x00000003U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_3_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_4_MASK               (0x00000010U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_4_SHIFT              (0x00000004U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_4_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_5_MASK               (0x00000020U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_5_SHIFT              (0x00000005U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_5_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_6_MASK               (0x00000040U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_6_SHIFT              (0x00000006U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_6_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_7_MASK               (0x00000080U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_7_SHIFT              (0x00000007U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_7_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_8_MASK               (0x00000100U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_8_SHIFT              (0x00000008U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_8_MAX                (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_9_MASK               (0x00000200U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_9_SHIFT              (0x00000009U)
#define CSL_INTD_CFG_STATUS_REG_SYS_1_STATUS_SYS_PCIE_FLR_9_MAX                (0x00000001U)

/* STATUS_REG_SYS_2 */

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_HOT_RESET_MASK           (0x00000001U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_HOT_RESET_SHIFT          (0x00000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_HOT_RESET_MAX            (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_LINK_STATE_MASK          (0x00000002U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_LINK_STATE_SHIFT         (0x00000001U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_LINK_STATE_MAX           (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PTM_MASK                 (0x01000000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PTM_SHIFT                (0x00000018U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PTM_MAX                  (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_0_MASK         (0x00000100U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_0_SHIFT        (0x00000008U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_0_MAX          (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_1_MASK         (0x00000200U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_1_SHIFT        (0x00000009U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_1_MAX          (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_2_MASK         (0x00000400U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_2_SHIFT        (0x0000000AU)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_2_MAX          (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_3_MASK         (0x00000800U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_3_SHIFT        (0x0000000BU)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_3_MAX          (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_4_MASK         (0x00001000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_4_SHIFT        (0x0000000CU)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_4_MAX          (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_5_MASK         (0x00002000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_5_SHIFT        (0x0000000DU)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_5_MAX          (0x00000001U)

#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_6_MASK         (0x00004000U)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_6_SHIFT        (0x0000000EU)
#define CSL_INTD_CFG_STATUS_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_6_MAX          (0x00000001U)

/* STATUS_CLR_REG_SYS_0 */

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_0_CLR_MASK       (0x00010000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_0_CLR_SHIFT      (0x00000010U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_0_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_1_CLR_MASK       (0x00020000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_1_CLR_SHIFT      (0x00000011U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_1_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_2_CLR_MASK       (0x00040000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_2_CLR_SHIFT      (0x00000012U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_2_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_3_CLR_MASK       (0x00080000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_3_CLR_SHIFT      (0x00000013U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_3_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_4_CLR_MASK       (0x00100000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_4_CLR_SHIFT      (0x00000014U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_4_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_5_CLR_MASK       (0x00200000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_5_CLR_SHIFT      (0x00000015U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_5_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_6_CLR_MASK       (0x00400000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_6_CLR_SHIFT      (0x00000016U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_6_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_7_CLR_MASK       (0x00800000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_7_CLR_SHIFT      (0x00000017U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_7_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_8_CLR_MASK       (0x01000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_8_CLR_SHIFT      (0x00000018U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ASF_8_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_0_CLR_MASK     (0x00000100U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_0_CLR_SHIFT    (0x00000008U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_0_CLR_MAX      (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_1_CLR_MASK     (0x00000200U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_1_CLR_SHIFT    (0x00000009U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_1_CLR_MAX      (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_2_CLR_MASK     (0x00000400U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_2_CLR_SHIFT    (0x0000000AU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_ERROR_2_CLR_MAX      (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_0_CLR_MASK    (0x00000001U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_0_CLR_SHIFT   (0x00000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_0_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_1_CLR_MASK    (0x00000002U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_1_CLR_SHIFT   (0x00000001U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_1_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_2_CLR_MASK    (0x00000004U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_2_CLR_SHIFT   (0x00000002U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_2_CLR_MAX     (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_3_CLR_MASK    (0x00000008U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_3_CLR_SHIFT   (0x00000003U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_0_STATUS_SYS_PCIE_LEGACY_3_CLR_MAX     (0x00000001U)

/* STATUS_CLR_REG_SYS_1 */

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_0_CLR_MASK (0x01000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_0_CLR_SHIFT (0x00000018U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_0_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_1_CLR_MASK (0x02000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_1_CLR_SHIFT (0x00000019U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_1_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_2_CLR_MASK (0x04000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_2_CLR_SHIFT (0x0000001AU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_2_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_3_CLR_MASK (0x08000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_3_CLR_SHIFT (0x0000001BU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_3_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_4_CLR_MASK (0x10000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_4_CLR_SHIFT (0x0000001CU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_4_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_5_CLR_MASK (0x20000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_5_CLR_SHIFT (0x0000001DU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_DOWNSTREAM_5_CLR_MAX (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_0_CLR_MASK       (0x00000001U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_0_CLR_SHIFT      (0x00000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_0_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_1_CLR_MASK       (0x00000002U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_1_CLR_SHIFT      (0x00000001U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_1_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_10_CLR_MASK      (0x00000400U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_10_CLR_SHIFT     (0x0000000AU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_10_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_11_CLR_MASK      (0x00000800U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_11_CLR_SHIFT     (0x0000000BU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_11_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_12_CLR_MASK      (0x00001000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_12_CLR_SHIFT     (0x0000000CU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_12_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_13_CLR_MASK      (0x00002000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_13_CLR_SHIFT     (0x0000000DU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_13_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_14_CLR_MASK      (0x00004000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_14_CLR_SHIFT     (0x0000000EU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_14_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_15_CLR_MASK      (0x00008000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_15_CLR_SHIFT     (0x0000000FU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_15_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_16_CLR_MASK      (0x00010000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_16_CLR_SHIFT     (0x00000010U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_16_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_17_CLR_MASK      (0x00020000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_17_CLR_SHIFT     (0x00000011U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_17_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_18_CLR_MASK      (0x00040000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_18_CLR_SHIFT     (0x00000012U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_18_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_19_CLR_MASK      (0x00080000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_19_CLR_SHIFT     (0x00000013U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_19_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_2_CLR_MASK       (0x00000004U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_2_CLR_SHIFT      (0x00000002U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_2_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_20_CLR_MASK      (0x00100000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_20_CLR_SHIFT     (0x00000014U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_20_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_21_CLR_MASK      (0x00200000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_21_CLR_SHIFT     (0x00000015U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_21_CLR_MAX       (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_3_CLR_MASK       (0x00000008U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_3_CLR_SHIFT      (0x00000003U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_3_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_4_CLR_MASK       (0x00000010U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_4_CLR_SHIFT      (0x00000004U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_4_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_5_CLR_MASK       (0x00000020U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_5_CLR_SHIFT      (0x00000005U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_5_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_6_CLR_MASK       (0x00000040U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_6_CLR_SHIFT      (0x00000006U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_6_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_7_CLR_MASK       (0x00000080U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_7_CLR_SHIFT      (0x00000007U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_7_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_8_CLR_MASK       (0x00000100U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_8_CLR_SHIFT      (0x00000008U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_8_CLR_MAX        (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_9_CLR_MASK       (0x00000200U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_9_CLR_SHIFT      (0x00000009U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_1_STATUS_SYS_PCIE_FLR_9_CLR_MAX        (0x00000001U)

/* STATUS_CLR_REG_SYS_2 */

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_HOT_RESET_CLR_MASK   (0x00000001U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_HOT_RESET_CLR_SHIFT  (0x00000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_HOT_RESET_CLR_MAX    (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_LINK_STATE_CLR_MASK  (0x00000002U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_LINK_STATE_CLR_SHIFT (0x00000001U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_LINK_STATE_CLR_MAX   (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PTM_CLR_MASK         (0x01000000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PTM_CLR_SHIFT        (0x00000018U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PTM_CLR_MAX          (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_0_CLR_MASK (0x00000100U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_0_CLR_SHIFT (0x00000008U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_0_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_1_CLR_MASK (0x00000200U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_1_CLR_SHIFT (0x00000009U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_1_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_2_CLR_MASK (0x00000400U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_2_CLR_SHIFT (0x0000000AU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_2_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_3_CLR_MASK (0x00000800U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_3_CLR_SHIFT (0x0000000BU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_3_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_4_CLR_MASK (0x00001000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_4_CLR_SHIFT (0x0000000CU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_4_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_5_CLR_MASK (0x00002000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_5_CLR_SHIFT (0x0000000DU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_5_CLR_MAX  (0x00000001U)

#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_6_CLR_MASK (0x00004000U)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_6_CLR_SHIFT (0x0000000EU)
#define CSL_INTD_CFG_STATUS_CLR_REG_SYS_2_STATUS_SYS_PCIE_PWR_STATE_6_CLR_MAX  (0x00000001U)

/* INTR_VECTOR_REG_SYS */

#define CSL_INTD_CFG_INTR_VECTOR_REG_SYS_INTR_VECTOR_SYS_MASK                  (0xFFFFFFFFU)
#define CSL_INTD_CFG_INTR_VECTOR_REG_SYS_INTR_VECTOR_SYS_SHIFT                 (0x00000000U)
#define CSL_INTD_CFG_INTR_VECTOR_REG_SYS_INTR_VECTOR_SYS_MAX                   (0xFFFFFFFFU)

#ifdef __cplusplus
}
#endif
#endif
