/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/dmem_stage.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/dmem_stage.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dmem_stage

Top level modules:
	dmem_stage

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/imem.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/imem.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module imem

Top level modules:
	imem

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/add_2_op.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/add_2_op.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module add_2_op

Top level modules:
	add_2_op

} {} {}} /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/tb_riscv.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/tb_riscv.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module tb_riscv

Top level modules:
	tb_riscv

} {} {}} /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/wb_stage.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/wb_stage.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module wb_stage

Top level modules:
	wb_stage

} {} {}} /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/controller.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/controller.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module controller

Top level modules:
	controller

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/sel_4_1.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/sel_4_1.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module sel_4_1

Top level modules:
	sel_4_1

} {} {}} /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/id_stage.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/id_stage.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module id_stage

Top level modules:
	id_stage

} {} {}} /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/ex_stage.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/ex_stage.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module ex_stage

Top level modules:
	ex_stage

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/alu.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/alu.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/riscv_top.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/riscv_top.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module riscv_top

Top level modules:
	riscv_top

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/pc.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/pc.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module pc

Top level modules:
	pc

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/mux_2_1.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/mux_2_1.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux_2_1

Top level modules:
	mux_2_1

} {} {}} /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/if_stage.v {1 {vlog -work work -vopt -stats=none /home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/Utype/if_stage.v
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module if_stage

Top level modules:
	if_stage

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/imm_gen.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/imm_gen.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module imm_gen

Top level modules:
	imm_gen

} {} {}} {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/reg_file.v} {1 {vlog -work work -vopt -stats=none {/home/luanle/DigitalDesign/Lab/MiniMotorway/SingleCycleRiscV/basic component/reg_file.v}
QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}}
