// Seed: 87303626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input logic id_2,
    output logic id_3,
    input wand id_4,
    output supply1 id_5,
    output wor id_6
);
  assign id_0 = 1;
  assign id_6 = id_1 ~^ 1'b0;
  initial
    if (id_1) begin
      id_3 <= id_2;
      id_0 <= 1'b0;
      id_3 <= 1'b0;
    end
  wand id_8;
  module_0(
      id_8, id_8, id_8, id_8
  ); id_9(
      id_8 !== 1 - id_0, 1'b0, 1
  );
endmodule
