// Seed: 4040977254
module module_0 (
    output supply0 id_0,
    output uwire   id_1,
    input  supply0 id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd14,
    parameter id_5 = 32'd59
) (
    output tri1 id_0,
    input supply1 _id_1,
    input wor _id_2,
    input wire id_3
);
  wire _id_5;
  parameter id_6 = 1;
  wire [id_2 : id_1  ==  1 'b0 -  -1] id_7;
  localparam id_8 = -1;
  wor  [  1  :  id_5  ]  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  \id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_11 = -1;
  logic [-1 : -1] id_48;
endmodule
