INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'cse237c_fa24_y_liao' on host 'waiter' (Linux_x86_64 version 5.15.0-125-generic) on Thu Dec 05 10:40:13 PST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline'
Sourcing Tcl script '/home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline/rsa_baseline_hls/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline/rsa_baseline_hls/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project rsa_baseline_hls 
INFO: [HLS 200-10] Opening project '/home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline/rsa_baseline_hls'.
INFO: [HLS 200-1510] Running: set_top rsa 
INFO: [HLS 200-1510] Running: add_files rsa.cpp 
INFO: [HLS 200-10] Adding design file 'rsa.cpp' to the project
INFO: [HLS 200-1510] Running: add_files rsa.h 
INFO: [HLS 200-10] Adding design file 'rsa.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/golden.txt 
INFO: [HLS 200-10] Adding test bench file 'data/golden.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/input.txt 
INFO: [HLS 200-10] Adding test bench file 'data/input.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb rsa_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'rsa_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline/rsa_baseline_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline/rsa_baseline_hls
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output /home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline/rsa_baseline_hls 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/cse237c_fa24_y_liao/Desktop/RSA_Implementation_on_PYNQ/rsa_baseline/rsa_baseline_hls 
Running Dispatch Server on port: 45455
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 10:40:28 2024...
INFO: [HLS 200-802] Generated output file rsa_baseline_hls/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5.02 seconds. CPU system time: 0.71 seconds. Elapsed time: 15.06 seconds; current allocated memory: 7.023 MB.
INFO: [HLS 200-112] Total CPU user time: 5.63 seconds. Total CPU system time: 0.93 seconds. Total elapsed time: 25.79 seconds; peak allocated memory: 220.883 MB.
