Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: main_lab7_10.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_lab7_10.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_lab7_10"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main_lab7_10
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Mux4_1.vf" into library work
Parsing module <M4_1E_HXILINX_Mux4_1>.
Parsing module <Mux4_1>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Decoder2to4.vf" into library work
Parsing module <Decoder2to4>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Counter0_9NEW.vf" into library work
Parsing module <FJKC_HXILINX_Counter0_9NEW>.
Parsing module <Counter0_9NEW>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Counter0_9.vf" into library work
Parsing module <FJKC_HXILINX_Counter0_9>.
Parsing module <Counter0_9>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Counter0_5_new.vf" into library work
Parsing module <FJKC_HXILINX_Counter0_5_new>.
Parsing module <Counter0_5_new>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Counter0_3.vf" into library work
Parsing module <FJKC_HXILINX_Counter0_3>.
Parsing module <Counter0_3>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\CommonAll.vf" into library work
Parsing module <CommonAll>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\BCDto7Seg_1.vf" into library work
Parsing module <BCDto7Seg_1>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Div2.vf" into library work
Parsing module <FJKC_HXILINX_Div2>.
Parsing module <Div2>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Div10M.vf" into library work
Parsing module <FJKC_HXILINX_Div10M>.
Parsing module <Counter0_9_MUSER_Div10M>.
Parsing module <Div10M>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Div100k.vf" into library work
Parsing module <FJKC_HXILINX_Div100k>.
Parsing module <Counter0_9_MUSER_Div100k>.
Parsing module <Div100k>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\Display_1.vf" into library work
Parsing module <M4_1E_HXILINX_Display_1>.
Parsing module <FJKC_HXILINX_Display_1>.
Parsing module <CommonAll_MUSER_Display_1>.
Parsing module <BCDto7Seg_1_MUSER_Display_1>.
Parsing module <Decoder2to4_MUSER_Display_1>.
Parsing module <Counter0_3_MUSER_Display_1>.
Parsing module <Mux4_1_MUSER_Display_1>.
Parsing module <Display_1>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\ClockState.vf" into library work
Parsing module <FJKC_HXILINX_ClockState>.
Parsing module <ClockState>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\ClockMM_SS_NEW.vf" into library work
Parsing module <FJKC_HXILINX_ClockMM_SS_NEW>.
Parsing module <Counter0_9NEW_MUSER_ClockMM_SS_NEW>.
Parsing module <Counter0_5_new_MUSER_ClockMM_SS_NEW>.
Parsing module <ClockMM_SS_NEW>.
Analyzing Verilog file "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" into library work
Parsing module <M4_1E_HXILINX_main_lab7_10>.
Parsing module <FJKC_HXILINX_main_lab7_10>.
Parsing module <Counter0_9NEW_MUSER_main_lab7_10>.
Parsing module <Counter0_5_new_MUSER_main_lab7_10>.
Parsing module <ClockMM_SS_NEW_MUSER_main_lab7_10>.
Parsing module <CommonAll_MUSER_main_lab7_10>.
Parsing module <BCDto7Seg_1_MUSER_main_lab7_10>.
Parsing module <Decoder2to4_MUSER_main_lab7_10>.
Parsing module <Counter0_3_MUSER_main_lab7_10>.
Parsing module <Mux4_1_MUSER_main_lab7_10>.
Parsing module <Display_1_MUSER_main_lab7_10>.
Parsing module <Counter0_9_MUSER_main_lab7_10>.
Parsing module <Div100k_MUSER_main_lab7_10>.
Parsing module <Div2_MUSER_main_lab7_10>.
Parsing module <Div10M_MUSER_main_lab7_10>.
Parsing module <ClockState_MUSER_main_lab7_10>.
Parsing module <main_lab7_10>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_lab7_10>.

Elaborating module <ClockState_MUSER_main_lab7_10>.

Elaborating module <FJKC_HXILINX_main_lab7_10>.

Elaborating module <VCC>.

Elaborating module <AND2>.

Elaborating module <GND>.

Elaborating module <AND2B1>.

Elaborating module <INV>.

Elaborating module <Div10M_MUSER_main_lab7_10>.

Elaborating module <Counter0_9_MUSER_main_lab7_10>.

Elaborating module <AND3>.

Elaborating module <AND4>.

Elaborating module <OR2>.

Elaborating module <Div2_MUSER_main_lab7_10>.

Elaborating module <Div100k_MUSER_main_lab7_10>.
WARNING:HDLCompiler:552 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" Line 716: Input port Clear is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" Line 720: Input port Clear is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" Line 724: Input port Clear is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" Line 728: Input port Clear is not connected on this instance

Elaborating module <Display_1_MUSER_main_lab7_10>.

Elaborating module <Mux4_1_MUSER_main_lab7_10>.

Elaborating module <M4_1E_HXILINX_main_lab7_10>.

Elaborating module <Counter0_3_MUSER_main_lab7_10>.

Elaborating module <Decoder2to4_MUSER_main_lab7_10>.

Elaborating module <BCDto7Seg_1_MUSER_main_lab7_10>.

Elaborating module <OR3>.

Elaborating module <OR4>.

Elaborating module <OR5>.

Elaborating module <CommonAll_MUSER_main_lab7_10>.

Elaborating module <ClockMM_SS_NEW_MUSER_main_lab7_10>.

Elaborating module <Counter0_5_new_MUSER_main_lab7_10>.

Elaborating module <AND3B1>.

Elaborating module <Counter0_9NEW_MUSER_main_lab7_10>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Summary:
	no macro.
Unit <main_lab7_10> synthesized.

Synthesizing Unit <ClockState_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Set property "HU_SET = XLXI_1_48" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <ClockState_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <FJKC_HXILINX_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_main_lab7_10> synthesized.

Synthesizing Unit <Div10M_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 770: Output port <Count> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 774: Output port <Count> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 778: Output port <Count> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 782: Output port <Count> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 786: Output port <Count> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 790: Output port <Count> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 794: Output port <Count> of the instance <XLXI_7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div10M_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Counter0_9_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Set property "HU_SET = XLXI_1_43" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_44" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_45" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_46" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <Counter0_9_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Div2_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Set property "HU_SET = XLXI_1_47" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <Div2_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Div100k_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 712: Output port <Count> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 716: Output port <Count> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 720: Output port <Count> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 724: Output port <Count> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 728: Output port <Count> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Div100k_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Display_1_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Summary:
	no macro.
Unit <Display_1_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Mux4_1_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Set property "HU_SET = XLXI_1_39" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_40" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_41" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_42" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <Mux4_1_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 44.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main_lab7_10> synthesized.

Synthesizing Unit <Counter0_3_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Set property "HU_SET = XLXI_1_37" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_38" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <Counter0_3_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Decoder2to4_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Summary:
	no macro.
Unit <Decoder2to4_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <BCDto7Seg_1_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Summary:
	no macro.
Unit <BCDto7Seg_1_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <CommonAll_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Summary:
	no macro.
Unit <CommonAll_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <ClockMM_SS_NEW_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
INFO:Xst:3210 - "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf" line 242: Output port <TC> of the instance <XLXI_7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ClockMM_SS_NEW_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Counter0_5_new_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Set property "HU_SET = XLXI_1_34" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_35" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_36" for instance <XLXI_3>.
    Summary:
	no macro.
Unit <Counter0_5_new_MUSER_main_lab7_10> synthesized.

Synthesizing Unit <Counter0_9NEW_MUSER_main_lab7_10>.
    Related source file is "C:\Users\Thongthana\Documents\XilinxWorkSpace\Lab7_10\main_lab7_10.vf".
    Set property "HU_SET = XLXI_1_30" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_31" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_32" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_33" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <Counter0_9NEW_MUSER_main_lab7_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 67
 1-bit register                                        : 67
# Multiplexers                                         : 142
 1-bit 2-to-1 multiplexer                              : 138
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67
# Multiplexers                                         : 142
 1-bit 2-to-1 multiplexer                              : 138
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_lab7_10> ...

Optimizing unit <Counter0_9_MUSER_main_lab7_10> ...

Optimizing unit <Counter0_9NEW_MUSER_main_lab7_10> ...

Optimizing unit <BCDto7Seg_1_MUSER_main_lab7_10> ...

Optimizing unit <FJKC_HXILINX_main_lab7_10> ...

Optimizing unit <M4_1E_HXILINX_main_lab7_10> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_lab7_10, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_lab7_10.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 270
#      AND2                        : 31
#      AND2B1                      : 2
#      AND3                        : 16
#      AND3B1                      : 1
#      AND4                        : 15
#      GND                         : 1
#      INV                         : 71
#      LUT2                        : 48
#      LUT3                        : 48
#      LUT5                        : 1
#      LUT6                        : 3
#      OR2                         : 26
#      OR3                         : 3
#      OR4                         : 2
#      OR5                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 67
#      FDC                         : 19
#      FDCE                        : 48
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                  171  out of   5720     2%  
    Number used as Logic:               171  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    238
   Number with an unused Flip Flop:     171  out of    238    71%  
   Number with an unused LUT:            67  out of    238    28%  
   Number of fully used LUT-FF pairs:     0  out of    238     0%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+---------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)           | Load  |
---------------------------------------+---------------------------------+-------+
XLXI_15/XLXN_3(XLXI_15/XLXI_5/XLXI_8:O)| NONE(*)(XLXI_15/XLXI_2/XLXI_3/Q)| 3     |
XLXI_1/XLXN_2(XLXI_1/XLXI_4:O)         | NONE(*)(XLXI_1/XLXI_1/Q)        | 1     |
XLXN_26(XLXI_12/XLXI_5/XLXI_9:O)       | NONE(*)(XLXI_14/XLXI_3/XLXI_2/Q)| 2     |
XLXN_6(XLXI_2/XLXI_7/XLXI_9:O)         | NONE(*)(XLXI_3/XLXI_1/Q)        | 1     |
XLXI_2/XLXN_6(XLXI_2/XLXI_6/XLXI_9:O)  | NONE(*)(XLXI_2/XLXI_7/XLXI_1/Q) | 4     |
XLXI_2/XLXN_5(XLXI_2/XLXI_5/XLXI_9:O)  | NONE(*)(XLXI_2/XLXI_6/XLXI_1/Q) | 4     |
XLXI_2/XLXN_4(XLXI_2/XLXI_4/XLXI_9:O)  | NONE(*)(XLXI_2/XLXI_5/XLXI_1/Q) | 4     |
XLXI_2/XLXN_3(XLXI_2/XLXI_3/XLXI_9:O)  | NONE(*)(XLXI_2/XLXI_4/XLXI_1/Q) | 4     |
XLXI_2/XLXN_2(XLXI_2/XLXI_2/XLXI_9:O)  | NONE(*)(XLXI_2/XLXI_3/XLXI_1/Q) | 4     |
XLXI_2/XLXN_1(XLXI_2/XLXI_1/XLXI_9:O)  | NONE(*)(XLXI_2/XLXI_2/XLXI_1/Q) | 4     |
XLXN_4(XLXI_1/XLXI_9:O)                | NONE(*)(XLXI_2/XLXI_1/XLXI_1/Q) | 4     |
XLXI_12/XLXN_4(XLXI_12/XLXI_4/XLXI_9:O)| NONE(*)(XLXI_12/XLXI_5/XLXI_1/Q)| 4     |
XLXI_12/XLXN_3(XLXI_12/XLXI_3/XLXI_9:O)| NONE(*)(XLXI_12/XLXI_4/XLXI_1/Q)| 4     |
XLXI_12/XLXN_2(XLXI_12/XLXI_2/XLXI_9:O)| NONE(*)(XLXI_12/XLXI_3/XLXI_1/Q)| 4     |
XLXI_12/XLXN_1(XLXI_12/XLXI_1/XLXI_9:O)| NONE(*)(XLXI_12/XLXI_2/XLXI_1/Q)| 4     |
OSC                                    | IBUF+BUFG                       | 4     |
XLXI_15/XLXN_6(XLXI_15/XLXI_6/XLXI_8:O)| NONE(*)(XLXI_15/XLXI_7/XLXI_1/Q)| 4     |
XLXI_15/XLXN_4(XLXI_15/XLXI_2/XLXI_9:O)| NONE(*)(XLXI_15/XLXI_6/XLXI_1/Q)| 4     |
XLXI_3/XLXI_1/Q                        | NONE(XLXI_15/XLXI_5/XLXI_1/Q)   | 4     |
---------------------------------------+---------------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.385ns (Maximum Frequency: 185.696MHz)
   Minimum input arrival time before clock: 4.957ns
   Maximum output required time after clock: 8.842ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_15/XLXN_3'
  Clock period: 4.179ns (frequency: 239.303MHz)
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Delay:               4.179ns (Levels of Logic = 3)
  Source:            XLXI_15/XLXI_2/XLXI_3/Q (FF)
  Destination:       XLXI_15/XLXI_2/XLXI_3/Q (FF)
  Source Clock:      XLXI_15/XLXN_3 rising
  Destination Clock: XLXI_15/XLXN_3 rising

  Data Path: XLXI_15/XLXI_2/XLXI_3/Q to XLXI_15/XLXI_2/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  Q (Q)
     end scope: 'XLXI_15/XLXI_2/XLXI_3:Q'
     AND3B1:I0->O          5   0.203   1.059  XLXI_15/XLXI_2/XLXI_9 (XLXI_15/XLXN_4)
     OR2:I1->O             3   0.223   0.650  XLXI_15/XLXI_2/XLXI_10 (XLXI_15/XLXI_2/XLXN_19)
     begin scope: 'XLXI_15/XLXI_2/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.179ns (1.303ns logic, 2.876ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_2'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       XLXI_1/XLXI_1/Q (FF)
  Source Clock:      XLXI_1/XLXN_2 rising
  Destination Clock: XLXI_1/XLXN_2 rising

  Data Path: XLXI_1/XLXI_1/Q to XLXI_1/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_26'
  Clock period: 2.564ns (frequency: 390.069MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.564ns (Levels of Logic = 2)
  Source:            XLXI_14/XLXI_3/XLXI_2/Q (FF)
  Destination:       XLXI_14/XLXI_3/XLXI_1/Q (FF)
  Source Clock:      XLXN_26 rising
  Destination Clock: XLXN_26 rising

  Data Path: XLXI_14/XLXI_3/XLXI_2/Q to XLXI_14/XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.013  Q (Q)
     end scope: 'XLXI_14/XLXI_3/XLXI_2:Q'
     begin scope: 'XLXI_14/XLXI_3/XLXI_1:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      2.564ns (0.972ns logic, 1.592ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_6'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_1/Q (FF)
  Destination:       XLXI_3/XLXI_1/Q (FF)
  Source Clock:      XLXN_6 rising
  Destination Clock: XLXN_6 rising

  Data Path: XLXI_3/XLXI_1/Q to XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_6'
  Clock period: 5.260ns (frequency: 190.107MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.260ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_7/XLXI_4/Q (FF)
  Destination:       XLXI_2/XLXI_7/XLXI_1/Q (FF)
  Source Clock:      XLXI_2/XLXN_6 rising
  Destination Clock: XLXI_2/XLXN_6 rising

  Data Path: XLXI_2/XLXI_7/XLXI_4/Q to XLXI_2/XLXI_7/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_2/XLXI_7/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_7/XLXI_11 (XLXI_2/XLXI_7/XLXN_19)
     AND4:I3->O            2   0.339   0.961  XLXI_2/XLXI_7/XLXI_9 (XLXN_6)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_7/XLXI_12 (XLXI_2/XLXI_7/XLXN_14)
     begin scope: 'XLXI_2/XLXI_7/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.260ns (2.007ns logic, 3.253ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_5'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_6/XLXI_4/Q (FF)
  Destination:       XLXI_2/XLXI_6/XLXI_1/Q (FF)
  Source Clock:      XLXI_2/XLXN_5 rising
  Destination Clock: XLXI_2/XLXN_5 rising

  Data Path: XLXI_2/XLXI_6/XLXI_4/Q to XLXI_2/XLXI_6/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_2/XLXI_6/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_6/XLXI_11 (XLXI_2/XLXI_6/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_2/XLXI_6/XLXI_9 (XLXI_2/XLXN_6)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_6/XLXI_12 (XLXI_2/XLXI_6/XLXN_14)
     begin scope: 'XLXI_2/XLXI_6/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_4'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_5/XLXI_4/Q (FF)
  Destination:       XLXI_2/XLXI_5/XLXI_1/Q (FF)
  Source Clock:      XLXI_2/XLXN_4 rising
  Destination Clock: XLXI_2/XLXN_4 rising

  Data Path: XLXI_2/XLXI_5/XLXI_4/Q to XLXI_2/XLXI_5/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_2/XLXI_5/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_5/XLXI_11 (XLXI_2/XLXI_5/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_2/XLXI_5/XLXI_9 (XLXI_2/XLXN_5)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_5/XLXI_12 (XLXI_2/XLXI_5/XLXN_14)
     begin scope: 'XLXI_2/XLXI_5/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_3'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_4/XLXI_4/Q (FF)
  Destination:       XLXI_2/XLXI_4/XLXI_1/Q (FF)
  Source Clock:      XLXI_2/XLXN_3 rising
  Destination Clock: XLXI_2/XLXN_3 rising

  Data Path: XLXI_2/XLXI_4/XLXI_4/Q to XLXI_2/XLXI_4/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_2/XLXI_4/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_4/XLXI_11 (XLXI_2/XLXI_4/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_2/XLXI_4/XLXI_9 (XLXI_2/XLXN_4)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_4/XLXI_12 (XLXI_2/XLXI_4/XLXN_14)
     begin scope: 'XLXI_2/XLXI_4/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_2'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_3/XLXI_4/Q (FF)
  Destination:       XLXI_2/XLXI_3/XLXI_1/Q (FF)
  Source Clock:      XLXI_2/XLXN_2 rising
  Destination Clock: XLXI_2/XLXN_2 rising

  Data Path: XLXI_2/XLXI_3/XLXI_4/Q to XLXI_2/XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_2/XLXI_3/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_3/XLXI_11 (XLXI_2/XLXI_3/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_2/XLXI_3/XLXI_9 (XLXI_2/XLXN_3)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_3/XLXI_12 (XLXI_2/XLXI_3/XLXN_14)
     begin scope: 'XLXI_2/XLXI_3/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_1'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_2/XLXI_4/Q (FF)
  Destination:       XLXI_2/XLXI_2/XLXI_1/Q (FF)
  Source Clock:      XLXI_2/XLXN_1 rising
  Destination Clock: XLXI_2/XLXN_1 rising

  Data Path: XLXI_2/XLXI_2/XLXI_4/Q to XLXI_2/XLXI_2/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_2/XLXI_2/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_2/XLXI_11 (XLXI_2/XLXI_2/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_2/XLXI_2/XLXI_9 (XLXI_2/XLXN_2)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_2/XLXI_12 (XLXI_2/XLXI_2/XLXN_14)
     begin scope: 'XLXI_2/XLXI_2/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_4'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_1/XLXI_4/Q (FF)
  Destination:       XLXI_2/XLXI_1/XLXI_1/Q (FF)
  Source Clock:      XLXN_4 rising
  Destination Clock: XLXN_4 rising

  Data Path: XLXI_2/XLXI_1/XLXI_4/Q to XLXI_2/XLXI_1/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_2/XLXI_1/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_1/XLXI_11 (XLXI_2/XLXI_1/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_2/XLXI_1/XLXI_9 (XLXI_2/XLXN_1)
     OR2:I1->O             4   0.223   0.683  XLXI_2/XLXI_1/XLXI_12 (XLXI_2/XLXI_1/XLXN_14)
     begin scope: 'XLXI_2/XLXI_1/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_12/XLXN_4'
  Clock period: 5.294ns (frequency: 188.886MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.294ns (Levels of Logic = 4)
  Source:            XLXI_12/XLXI_5/XLXI_4/Q (FF)
  Destination:       XLXI_12/XLXI_5/XLXI_1/Q (FF)
  Source Clock:      XLXI_12/XLXN_4 rising
  Destination Clock: XLXI_12/XLXN_4 rising

  Data Path: XLXI_12/XLXI_5/XLXI_4/Q to XLXI_12/XLXI_5/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_12/XLXI_5/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_12/XLXI_5/XLXI_11 (XLXI_12/XLXI_5/XLXN_19)
     AND4:I3->O            3   0.339   0.995  XLXI_12/XLXI_5/XLXI_9 (XLXN_26)
     OR2:I1->O             4   0.223   0.683  XLXI_12/XLXI_5/XLXI_12 (XLXI_12/XLXI_5/XLXN_14)
     begin scope: 'XLXI_12/XLXI_5/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.294ns (2.007ns logic, 3.287ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_12/XLXN_3'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_12/XLXI_4/XLXI_4/Q (FF)
  Destination:       XLXI_12/XLXI_4/XLXI_1/Q (FF)
  Source Clock:      XLXI_12/XLXN_3 rising
  Destination Clock: XLXI_12/XLXN_3 rising

  Data Path: XLXI_12/XLXI_4/XLXI_4/Q to XLXI_12/XLXI_4/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_12/XLXI_4/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_12/XLXI_4/XLXI_11 (XLXI_12/XLXI_4/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_12/XLXI_4/XLXI_9 (XLXI_12/XLXN_4)
     OR2:I1->O             4   0.223   0.683  XLXI_12/XLXI_4/XLXI_12 (XLXI_12/XLXI_4/XLXN_14)
     begin scope: 'XLXI_12/XLXI_4/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_12/XLXN_2'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_12/XLXI_3/XLXI_4/Q (FF)
  Destination:       XLXI_12/XLXI_3/XLXI_1/Q (FF)
  Source Clock:      XLXI_12/XLXN_2 rising
  Destination Clock: XLXI_12/XLXN_2 rising

  Data Path: XLXI_12/XLXI_3/XLXI_4/Q to XLXI_12/XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_12/XLXI_3/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_12/XLXI_3/XLXI_11 (XLXI_12/XLXI_3/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_12/XLXI_3/XLXI_9 (XLXI_12/XLXN_3)
     OR2:I1->O             4   0.223   0.683  XLXI_12/XLXI_3/XLXI_12 (XLXI_12/XLXI_3/XLXN_14)
     begin scope: 'XLXI_12/XLXI_3/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_12/XLXN_1'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_12/XLXI_2/XLXI_4/Q (FF)
  Destination:       XLXI_12/XLXI_2/XLXI_1/Q (FF)
  Source Clock:      XLXI_12/XLXN_1 rising
  Destination Clock: XLXI_12/XLXN_1 rising

  Data Path: XLXI_12/XLXI_2/XLXI_4/Q to XLXI_12/XLXI_2/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_12/XLXI_2/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_12/XLXI_2/XLXI_11 (XLXI_12/XLXI_2/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_12/XLXI_2/XLXI_9 (XLXI_12/XLXN_2)
     OR2:I1->O             4   0.223   0.683  XLXI_12/XLXI_2/XLXI_12 (XLXI_12/XLXI_2/XLXN_14)
     begin scope: 'XLXI_12/XLXI_2/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 5.358ns (frequency: 186.639MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.358ns (Levels of Logic = 4)
  Source:            XLXI_12/XLXI_1/XLXI_4/Q (FF)
  Destination:       XLXI_12/XLXI_1/XLXI_1/Q (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_12/XLXI_1/XLXI_4/Q to XLXI_12/XLXI_1/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.802  Q (Q)
     end scope: 'XLXI_12/XLXI_1/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_12/XLXI_1/XLXI_11 (XLXI_12/XLXI_1/XLXN_19)
     AND4:I3->O            5   0.339   1.059  XLXI_12/XLXI_1/XLXI_9 (XLXI_12/XLXN_1)
     OR2:I1->O             4   0.223   0.683  XLXI_12/XLXI_1/XLXI_12 (XLXI_12/XLXI_1/XLXN_14)
     begin scope: 'XLXI_12/XLXI_1/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.358ns (2.007ns logic, 3.351ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_15/XLXN_6'
  Clock period: 5.250ns (frequency: 190.476MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.250ns (Levels of Logic = 4)
  Source:            XLXI_15/XLXI_7/XLXI_4/Q (FF)
  Destination:       XLXI_15/XLXI_7/XLXI_1/Q (FF)
  Source Clock:      XLXI_15/XLXN_6 rising
  Destination Clock: XLXI_15/XLXN_6 rising

  Data Path: XLXI_15/XLXI_7/XLXI_4/Q to XLXI_15/XLXI_7/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  Q (Q)
     end scope: 'XLXI_15/XLXI_7/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_15/XLXI_7/XLXI_9 (XLXI_15/XLXI_7/XLXN_14)
     AND4:I3->O            1   0.339   0.924  XLXI_15/XLXI_7/XLXI_8 (XLXI_15/XLXI_7/TC_DUMMY)
     OR2:I1->O             4   0.223   0.683  XLXI_15/XLXI_7/XLXI_12 (XLXI_15/XLXI_7/XLXN_10)
     begin scope: 'XLXI_15/XLXI_7/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.250ns (2.007ns logic, 3.243ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_15/XLXN_4'
  Clock period: 5.385ns (frequency: 185.696MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.385ns (Levels of Logic = 4)
  Source:            XLXI_15/XLXI_6/XLXI_4/Q (FF)
  Destination:       XLXI_15/XLXI_6/XLXI_1/Q (FF)
  Source Clock:      XLXI_15/XLXN_4 rising
  Destination Clock: XLXI_15/XLXN_4 rising

  Data Path: XLXI_15/XLXI_6/XLXI_4/Q to XLXI_15/XLXI_6/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  Q (Q)
     end scope: 'XLXI_15/XLXI_6/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_15/XLXI_6/XLXI_9 (XLXI_15/XLXI_6/XLXN_14)
     AND4:I3->O            5   0.339   1.059  XLXI_15/XLXI_6/XLXI_8 (XLXI_15/XLXN_6)
     OR2:I1->O             4   0.223   0.683  XLXI_15/XLXI_6/XLXI_12 (XLXI_15/XLXI_6/XLXN_10)
     begin scope: 'XLXI_15/XLXI_6/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.385ns (2.007ns logic, 3.378ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXI_1/Q'
  Clock period: 5.354ns (frequency: 186.787MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               5.354ns (Levels of Logic = 4)
  Source:            XLXI_15/XLXI_5/XLXI_4/Q (FF)
  Destination:       XLXI_15/XLXI_5/XLXI_1/Q (FF)
  Source Clock:      XLXI_3/XLXI_1/Q rising
  Destination Clock: XLXI_3/XLXI_1/Q rising

  Data Path: XLXI_15/XLXI_5/XLXI_4/Q to XLXI_15/XLXI_5/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  Q (Q)
     end scope: 'XLXI_15/XLXI_5/XLXI_4:Q'
     INV:I->O              1   0.568   0.808  XLXI_15/XLXI_5/XLXI_9 (XLXI_15/XLXI_5/XLXN_14)
     AND4:I3->O            4   0.339   1.028  XLXI_15/XLXI_5/XLXI_8 (XLXI_15/XLXN_3)
     OR2:I1->O             4   0.223   0.683  XLXI_15/XLXI_5/XLXI_12 (XLXI_15/XLXI_5/XLXN_10)
     begin scope: 'XLXI_15/XLXI_5/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      5.354ns (2.007ns logic, 3.347ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_15/XLXN_3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.925ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_15/XLXI_2/XLXI_3/Q (FF)
  Destination Clock: XLXI_15/XLXN_3 rising

  Data Path: ResetButton to XLXI_15/XLXI_2/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             3   0.203   0.650  XLXI_15/XLXI_2/XLXI_10 (XLXI_15/XLXI_2/XLXN_19)
     begin scope: 'XLXI_15/XLXI_2/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.925ns (2.078ns logic, 2.847ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_6'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.707ns (Levels of Logic = 3)
  Source:            ResetButton (PAD)
  Destination:       XLXI_3/XLXI_1/Q (FF)
  Destination Clock: XLXN_6 rising

  Data Path: ResetButton to XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   0.908  XLXI_1/XLXI_7 (XLXN_5)
     begin scope: 'XLXI_3/XLXI_1:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.707ns (1.875ns logic, 1.832ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_6'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_2/XLXI_7/XLXI_1/Q (FF)
  Destination Clock: XLXI_2/XLXN_6 rising

  Data Path: ResetButton to XLXI_2/XLXI_7/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_7/XLXI_12 (XLXI_2/XLXI_7/XLXN_14)
     begin scope: 'XLXI_2/XLXI_7/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_5'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_2/XLXI_6/XLXI_1/Q (FF)
  Destination Clock: XLXI_2/XLXN_5 rising

  Data Path: ResetButton to XLXI_2/XLXI_6/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_6/XLXI_12 (XLXI_2/XLXI_6/XLXN_14)
     begin scope: 'XLXI_2/XLXI_6/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_2/XLXI_5/XLXI_1/Q (FF)
  Destination Clock: XLXI_2/XLXN_4 rising

  Data Path: ResetButton to XLXI_2/XLXI_5/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_5/XLXI_12 (XLXI_2/XLXI_5/XLXN_14)
     begin scope: 'XLXI_2/XLXI_5/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_2/XLXI_4/XLXI_1/Q (FF)
  Destination Clock: XLXI_2/XLXN_3 rising

  Data Path: ResetButton to XLXI_2/XLXI_4/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_4/XLXI_12 (XLXI_2/XLXI_4/XLXN_14)
     begin scope: 'XLXI_2/XLXI_4/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_2/XLXI_3/XLXI_1/Q (FF)
  Destination Clock: XLXI_2/XLXN_2 rising

  Data Path: ResetButton to XLXI_2/XLXI_3/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_3/XLXI_12 (XLXI_2/XLXI_3/XLXN_14)
     begin scope: 'XLXI_2/XLXI_3/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXN_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_2/XLXI_2/XLXI_1/Q (FF)
  Destination Clock: XLXI_2/XLXN_1 rising

  Data Path: ResetButton to XLXI_2/XLXI_2/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_2/XLXI_12 (XLXI_2/XLXI_2/XLXN_14)
     begin scope: 'XLXI_2/XLXI_2/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_2/XLXI_1/XLXI_1/Q (FF)
  Destination Clock: XLXN_4 rising

  Data Path: ResetButton to XLXI_2/XLXI_1/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_1/XLXI_12 (XLXI_2/XLXI_1/XLXN_14)
     begin scope: 'XLXI_2/XLXI_1/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_15/XLXN_6'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_15/XLXI_7/XLXI_1/Q (FF)
  Destination Clock: XLXI_15/XLXN_6 rising

  Data Path: ResetButton to XLXI_15/XLXI_7/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_15/XLXI_7/XLXI_12 (XLXI_15/XLXI_7/XLXN_10)
     begin scope: 'XLXI_15/XLXI_7/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_15/XLXN_4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_15/XLXI_6/XLXI_1/Q (FF)
  Destination Clock: XLXI_15/XLXN_4 rising

  Data Path: ResetButton to XLXI_15/XLXI_6/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_15/XLXI_6/XLXI_12 (XLXI_15/XLXI_6/XLXN_10)
     begin scope: 'XLXI_15/XLXI_6/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_3/XLXI_1/Q'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            ResetButton (PAD)
  Destination:       XLXI_15/XLXI_5/XLXI_1/Q (FF)
  Destination Clock: XLXI_3/XLXI_1/Q rising

  Data Path: ResetButton to XLXI_15/XLXI_5/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  ResetButton_IBUF (ResetButton_IBUF)
     AND2B1:I1->O         12   0.223   1.273  XLXI_1/XLXI_7 (XLXN_5)
     OR2:I0->O             4   0.203   0.683  XLXI_15/XLXI_5/XLXI_12 (XLXI_15/XLXI_5/XLXN_10)
     begin scope: 'XLXI_15/XLXI_5/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_26'
  Total number of paths / destination ports: 88 / 12
-------------------------------------------------------------------------
Offset:              8.842ns (Levels of Logic = 7)
  Source:            XLXI_14/XLXI_3/XLXI_2/Q (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXN_26 rising

  Data Path: XLXI_14/XLXI_3/XLXI_2/Q to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.273  Q (Q)
     end scope: 'XLXI_14/XLXI_3/XLXI_2:Q'
     begin scope: 'XLXI_14/XLXI_1/XLXI_3:S0'
     LUT6:I0->O           12   0.203   0.908  Mmux_O11 (O)
     end scope: 'XLXI_14/XLXI_1/XLXI_3:O'
     INV:I->O              1   0.568   0.924  XLXI_14/XLXI_7/XLXI_5 (XLXI_14/XLXI_7/XLXN_4)
     AND2:I1->O            1   0.223   0.808  XLXI_14/XLXI_7/XLXI_4 (XLXI_14/XLXI_7/XLXN_1)
     OR4:I3->O             1   0.339   0.579  XLXI_14/XLXI_7/XLXI_3 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      8.842ns (4.351ns logic, 4.491ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXN_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.141ns (Levels of Logic = 5)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       P26 (PAD)
  Source Clock:      XLXI_1/XLXN_2 rising

  Data Path: XLXI_1/XLXI_1/Q to P26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     end scope: 'XLXI_1/XLXI_1:Q'
     INV:I->O              1   0.568   0.944  XLXI_1/XLXI_8 (XLXN_21)
     OR2:I0->O             1   0.203   0.924  XLXI_10 (XLXN_63)
     AND2B1:I1->O          1   0.223   0.579  XLXI_14/XLXI_6 (P26_OBUF)
     OBUF:I->O                 2.571          P26_OBUF (P26)
    ----------------------------------------
    Total                      7.141ns (4.012ns logic, 3.129ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_6'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.055ns (Levels of Logic = 4)
  Source:            XLXI_3/XLXI_1/Q (FF)
  Destination:       P26 (PAD)
  Source Clock:      XLXN_6 rising

  Data Path: XLXI_3/XLXI_1/Q to P26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.089  Q (Q)
     end scope: 'XLXI_3/XLXI_1:Q'
     OR2:I1->O             1   0.223   0.924  XLXI_10 (XLXN_63)
     AND2B1:I1->O          1   0.223   0.579  XLXI_14/XLXI_6 (P26_OBUF)
     OBUF:I->O                 2.571          P26_OBUF (P26)
    ----------------------------------------
    Total                      6.055ns (3.464ns logic, 2.591ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_15/XLXN_6'
  Total number of paths / destination ports: 39 / 7
-------------------------------------------------------------------------
Offset:              8.743ns (Levels of Logic = 7)
  Source:            XLXI_15/XLXI_7/XLXI_4/Q (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXI_15/XLXN_6 rising

  Data Path: XLXI_15/XLXI_7/XLXI_4/Q to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_15/XLXI_7/XLXI_4:Q'
     begin scope: 'XLXI_14/XLXI_1/XLXI_1:D3'
     LUT6:I1->O           12   0.203   0.908  Mmux_O11 (O)
     end scope: 'XLXI_14/XLXI_1/XLXI_1:O'
     INV:I->O              1   0.568   0.944  XLXI_14/XLXI_7/XLXI_6 (XLXI_14/XLXI_7/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_14/XLXI_7/XLXI_4 (XLXI_14/XLXI_7/XLXN_1)
     OR4:I3->O             1   0.339   0.579  XLXI_14/XLXI_7/XLXI_3 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      8.743ns (4.331ns logic, 4.412ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_15/XLXN_4'
  Total number of paths / destination ports: 39 / 7
-------------------------------------------------------------------------
Offset:              8.401ns (Levels of Logic = 7)
  Source:            XLXI_15/XLXI_6/XLXI_4/Q (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXI_15/XLXN_4 rising

  Data Path: XLXI_15/XLXI_6/XLXI_4/Q to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.830  Q (Q)
     end scope: 'XLXI_15/XLXI_6/XLXI_4:Q'
     begin scope: 'XLXI_14/XLXI_1/XLXI_1:D2'
     LUT6:I5->O           12   0.205   0.908  Mmux_O11 (O)
     end scope: 'XLXI_14/XLXI_1/XLXI_1:O'
     INV:I->O              1   0.568   0.944  XLXI_14/XLXI_7/XLXI_6 (XLXI_14/XLXI_7/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_14/XLXI_7/XLXI_4 (XLXI_14/XLXI_7/XLXN_1)
     OR4:I3->O             1   0.339   0.579  XLXI_14/XLXI_7/XLXI_3 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      8.401ns (4.333ns logic, 4.068ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/XLXI_1/Q'
  Total number of paths / destination ports: 39 / 7
-------------------------------------------------------------------------
Offset:              8.503ns (Levels of Logic = 7)
  Source:            XLXI_15/XLXI_5/XLXI_4/Q (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXI_3/XLXI_1/Q rising

  Data Path: XLXI_15/XLXI_5/XLXI_4/Q to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.934  Q (Q)
     end scope: 'XLXI_15/XLXI_5/XLXI_4:Q'
     begin scope: 'XLXI_14/XLXI_1/XLXI_1:D0'
     LUT6:I4->O           12   0.203   0.908  Mmux_O11 (O)
     end scope: 'XLXI_14/XLXI_1/XLXI_1:O'
     INV:I->O              1   0.568   0.944  XLXI_14/XLXI_7/XLXI_6 (XLXI_14/XLXI_7/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_14/XLXI_7/XLXI_4 (XLXI_14/XLXI_7/XLXN_1)
     OR4:I3->O             1   0.339   0.579  XLXI_14/XLXI_7/XLXI_3 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      8.503ns (4.331ns logic, 4.172ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_15/XLXN_3'
  Total number of paths / destination ports: 35 / 7
-------------------------------------------------------------------------
Offset:              8.602ns (Levels of Logic = 7)
  Source:            XLXI_15/XLXI_2/XLXI_3/Q (FF)
  Destination:       P27 (PAD)
  Source Clock:      XLXI_15/XLXN_3 rising

  Data Path: XLXI_15/XLXI_2/XLXI_3/Q to P27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.031  Q (Q)
     end scope: 'XLXI_15/XLXI_2/XLXI_3:Q'
     begin scope: 'XLXI_14/XLXI_1/XLXI_1:D1'
     LUT6:I3->O           12   0.205   0.908  Mmux_O11 (O)
     end scope: 'XLXI_14/XLXI_1/XLXI_1:O'
     INV:I->O              1   0.568   0.944  XLXI_14/XLXI_7/XLXI_6 (XLXI_14/XLXI_7/XLXN_5)
     AND2:I0->O            1   0.203   0.808  XLXI_14/XLXI_7/XLXI_4 (XLXI_14/XLXI_7/XLXN_1)
     OR4:I3->O             1   0.339   0.579  XLXI_14/XLXI_7/XLXI_3 (P41_OBUF)
     OBUF:I->O                 2.571          P41_OBUF (P41)
    ----------------------------------------
    Total                      8.602ns (4.333ns logic, 4.269ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_12/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_12/XLXN_1 |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_12/XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_12/XLXN_2 |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_12/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_12/XLXN_3 |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_12/XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_12/XLXN_4 |    5.294|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_15/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.254|         |         |         |
XLXI_15/XLXN_3 |    4.179|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_15/XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_15/XLXN_4 |    5.385|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_15/XLXN_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_15/XLXN_6 |    5.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_2/XLXN_1  |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_2/XLXN_2  |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_2/XLXN_3  |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_2/XLXN_4  |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_2/XLXN_5  |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_2/XLXN_6  |    5.260|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXI_1/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXI_3/XLXI_1/Q|    5.354|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_26
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_26        |    2.564|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    4.286|         |         |         |
XLXN_4         |    5.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_2  |    3.035|         |         |         |
XLXN_6         |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.37 secs
 
--> 

Total memory usage is 4486948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   14 (   0 filtered)

