#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 17 12:33:53 2020
# Process ID: 3732
# Current directory: C:/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12852 C:\verilog\verilog_v2.xpr
# Log file: C:/verilog/vivado.log
# Journal file: C:/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/verilog/verilog_v2.xpr
launch_simulation
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench.tcl
add_files -norecurse {C:/verilog/verilog_v2.srcs/sources_1/new/mad_normalizer.sv C:/verilog/verilog_v2.srcs/sources_1/new/mean_calculator.sv C:/verilog/verilog_v2.srcs/sources_1/new/top_normalizer.sv C:/verilog/verilog_v2.srcs/sources_1/new/mad_calculator.sv}
add_files {C:/verilog/verilog_v2.srcs/sources_1/new/constants.vh C:/verilog/verilog_v2.srcs/sources_1/new/mean_calculator.sv C:/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv C:/verilog/verilog_v2.srcs/sources_1/new/PE.sv C:/verilog/verilog_v2.srcs/sources_1/new/warper_top.sv C:/verilog/verilog_v2.srcs/sources_1/new/query_bram.sv C:/verilog/verilog_v2.srcs/sources_1/new/testbench_PE.sv C:/verilog/verilog_v2.srcs/sources_1/new/mad_normalizer.sv C:/verilog/verilog_v2.srcs/sources_1/new/PE_kg.sv C:/verilog/verilog_v2.srcs/sources_1/new/testbench_bram.sv C:/verilog/verilog_v2.srcs/sources_1/new/top_normalizer.sv C:/verilog/verilog_v2.srcs/sources_1/new/mad_calculator.sv C:/verilog/verilog_v2.srcs/sources_1/new/ref_bram.sv C:/verilog/verilog_v2.srcs/sources_1/new/testbench.sv}
set_property is_enabled false [get_files  {C:/verilog/verilog_v2.srcs/sources_1/new/testbench.sv C:/verilog_v3/verilog_v2.srcs/sources_1/new/warper_top.sv}]
close [ open C:/verilog/verilog_v2.srcs/sources_1/new/testbench_norm.sv w ]
add_files C:/verilog/verilog_v2.srcs/sources_1/new/testbench_norm.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_normalizer [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
launch_simulation
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/PE_kg.sv]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/testbench_norm.sv]
launch_simulation
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench.tcl
set_property is_enabled true [get_files  {C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci}]
set_property -dict [list CONFIG.dividend_and_quotient_width {23} CONFIG.divisor_width {13} CONFIG.fractional_width {13} CONFIG.latency {25}] [get_ips div_gen_0]
generate_target all [get_files  C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/warper_top.sv]
reset_run synth_1
set_property is_enabled false [get_files  {C:/verilog/verilog_v2.srcs/sources_1/new/ref_bram.sv C:/verilog_v3/verilog_v2.srcs/sources_1/new/ref_bram.sv C:/verilog/verilog_v2.srcs/sources_1/new/query_bram.sv C:/verilog_v3/verilog_v2.srcs/sources_1/new/query_bram.sv}]
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property is_enabled false [get_files  C:/verilog/verilog_v2.srcs/sources_1/new/PE.sv]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
create_clock -period 4.000 -name clk -waveform {0.000 2.000} [get_ports -filter { NAME =~  "*clk*" && DIRECTION == "IN" }]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
convert_ips [get_files  C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects  [get_files  C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -sync -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -force -quiet
export_ip_user_files -of_objects  [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci] -no_script -reset -force -quiet
remove_files  {C:/verilog/verilog_v2.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_4/div_gen_4.xci}
export_ip_user_files -of_objects  [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  {C:/verilog/verilog_v2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci C:/verilog/verilog_v2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci}
set_property -dict [list CONFIG.dividend_and_quotient_width {23} CONFIG.divisor_width {13} CONFIG.fractional_width {13} CONFIG.latency {25}] [get_ips div_gen_2]
generate_target all [get_files  C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci]
export_ip_user_files -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_3 -dir c:/verilog/verilog_v2.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {14} CONFIG.divisor_width {10} CONFIG.fractional_width {10} CONFIG.latency {18}] [get_ips div_gen_3]
generate_target {instantiation_template} [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci]
set_property generate_synth_checkpoint false [get_files  c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci]
generate_target all [get_files  c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci]
export_ip_user_files -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {24} CONFIG.divisor_width {13} CONFIG.fractional_width {13} CONFIG.latency {26}] [get_ips div_gen_0]
generate_target all [get_files  C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.dividend_and_quotient_width {24} CONFIG.divisor_width {13} CONFIG.fractional_width {13} CONFIG.latency {26}] [get_ips div_gen_1]
generate_target all [get_files  C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
export_ip_user_files -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench.tcl
set_property -dict [list CONFIG.dividend_and_quotient_width {13} CONFIG.divisor_width {8} CONFIG.fractional_width {8} CONFIG.latency {17}] [get_ips div_gen_3]
generate_target all [get_files  c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci]
export_ip_user_files -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci] -directory C:/verilog/verilog_v2.ip_user_files/sim_scripts -ip_user_files_dir C:/verilog/verilog_v2.ip_user_files -ipstatic_source_dir C:/verilog/verilog_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/verilog/verilog_v2.cache/compile_simlib/modelsim} {questa=C:/verilog/verilog_v2.cache/compile_simlib/questa} {riviera=C:/verilog/verilog_v2.cache/compile_simlib/riviera} {activehdl=C:/verilog/verilog_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_simulation
open_wave_config C:/verilog/testbench_behav.wcfg
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4 -scripts_only
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4 -scripts_only
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
set_property is_enabled false [get_files  {C:/verilog/verilog_v2.srcs/sources_1/new/top_normalizer.sv C:/verilog/verilog_v2.srcs/sources_1/new/mean_calculator.sv C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_0/div_gen_0.xci C:/verilog/verilog_v2.srcs/sources_1/new/mad_calculator.sv C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_2/div_gen_2.xci C:/verilog/verilog_v2.srcs/sources_1/new/mad_normalizer.sv c:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_3/div_gen_3.xci C:/verilog/verilog_v2.srcs/sources_1/ip/div_gen_1/div_gen_1.xci}]
set_property is_enabled true [get_files  {C:/verilog_v3/verilog_v2.srcs/sources_1/new/warper_top.sv C:/verilog/verilog_v2.srcs/sources_1/new/ref_bram.sv C:/verilog_v3/verilog_v2.srcs/sources_1/new/query_bram.sv C:/verilog/verilog_v2.srcs/sources_1/new/sDTW.sv C:/verilog/verilog_v2.srcs/sources_1/new/PE.sv}]
set_property is_enabled false [get_files  C:/verilog_v3/verilog_v2.srcs/sources_1/new/warper_top.sv]
set_property is_enabled false [get_files  {C:/verilog/verilog_v2.srcs/sources_1/new/ref_bram.sv C:/verilog_v3/verilog_v2.srcs/sources_1/new/query_bram.sv}]
reset_run synth_1
launch_runs synth_1 -jobs 4 -scripts_only
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sDTW [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
