{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09786,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09874,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00214117,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00297766,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00164017,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00297766,
	"finish__design__instance__count__class:buffer": 112,
	"finish__design__instance__area__class:buffer": 223.706,
	"finish__design__instance__count__class:timing_repair_buffer": 54,
	"finish__design__instance__area__class:timing_repair_buffer": 67.564,
	"finish__design__instance__count__class:inverter": 27,
	"finish__design__instance__area__class:inverter": 27.132,
	"finish__design__instance__count__class:timing_repair_inverter": 1,
	"finish__design__instance__area__class:timing_repair_inverter": 0.798,
	"finish__design__instance__count__class:multi_input_combinational_cell": 816,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1493.06,
	"finish__design__instance__count": 1010,
	"finish__design__instance__area": 1812.26,
	"finish__timing__setup__tns": -0.863014,
	"finish__timing__setup__ws": -0.0687255,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.636182,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.696473,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 26,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000826281,
	"finish__power__switching__total": 0.000805245,
	"finish__power__leakage__total": 4.84616e-05,
	"finish__power__total": 0.00167999,
	"finish__design__io": 71,
	"finish__design__die__area": 27713.9,
	"finish__design__core__area": 26889.4,
	"finish__design__instance__count": 1303,
	"finish__design__instance__area": 1890.2,
	"finish__design__instance__count__stdcell": 1303,
	"finish__design__instance__area__stdcell": 1890.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0702952,
	"finish__design__instance__utilization__stdcell": 0.0702952,
	"finish__design__rows": 117,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 117,
	"finish__design__sites": 101088,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 101088,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}