<stg><name>kmeans</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="31" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kmeans_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="64">
<![CDATA[
:1  %data_cluster_id = alloca [50 x i1], align 1

]]></Node>
<StgValue><ssdm name="data_cluster_id"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i2 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln19 = icmp eq i2 %p_Val2_s, -2

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i = add i2 %p_Val2_s, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln19, label %.preheader931.0.preheader, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %zext_ln20 = zext i2 %p_Val2_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %trunc_ln731 = trunc i2 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %trunc_ln731, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %zext_ln731 = zext i11 %shl_ln to i17

]]></Node>
<StgValue><ssdm name="zext_ln731"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  %centroids_x_V_addr = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="centroids_x_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="17" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  store i17 %zext_ln731, i17* %centroids_x_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:6  %centroids_y_V_addr = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="centroids_y_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="17" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:7  store i17 %zext_ln731, i17* %centroids_y_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:0  %centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="centroids_x_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:1  %centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="centroids_y_V_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:2  %centroids_x_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="centroids_x_V_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:3  %centroids_y_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="centroids_y_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:0  %centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="centroids_x_V_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:1  %centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="centroids_y_V_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:2  %centroids_x_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="centroids_x_V_load_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17">
<![CDATA[
.preheader931.0.preheader:3  %centroids_y_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="centroids_y_V_load_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader931.0.preheader:4  br label %.preheader931.0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader931.0:0  %i_1_0 = phi i6 [ %add_ln30, %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0 ], [ 0, %.preheader931.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_1_0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader931.0:1  %icmp_ln30 = icmp eq i6 %i_1_0, -14

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader931.0:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader931.0:3  %add_ln30 = add i6 %i_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader931.0:4  br i1 %icmp_ln30, label %.preheader.0.preheader, label %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:0  %zext_ln31 = zext i6 %i_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:1  %x_data_V_addr = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="x_data_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:2  %x_data_V_load = load i13* %x_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_data_V_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:8  %y_data_V_addr = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="y_data_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:9  %y_data_V_load = load i13* %y_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="y_data_V_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:2  %x_data_V_load = load i13* %x_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_data_V_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:9  %y_data_V_load = load i13* %y_data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="y_data_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:3  %sext_ln1265 = sext i13 %x_data_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:4  %sub_ln703 = sub i17 %sext_ln1265, %centroids_x_V_load

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:5  %tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703, i32 16)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:6  %sub_ln703_4 = sub i17 0, %sub_ln703

]]></Node>
<StgValue><ssdm name="sub_ln703_4"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:7  %select_ln4 = select i1 %tmp, i17 %sub_ln703_4, i17 %sub_ln703

]]></Node>
<StgValue><ssdm name="select_ln4"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:10  %sext_ln1265_1 = sext i13 %y_data_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln1265_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:11  %sub_ln703_1 = sub i17 %sext_ln1265_1, %centroids_y_V_load

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:12  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:13  %sub_ln703_5 = sub i17 0, %sub_ln703_1

]]></Node>
<StgValue><ssdm name="sub_ln703_5"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:14  %select_ln4_1 = select i1 %tmp_1, i17 %sub_ln703_5, i17 %sub_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln4_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:15  %add_ln703 = add i17 %select_ln4, %select_ln4_1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:16  %sub_ln703_2 = sub i17 %sext_ln1265, %centroids_x_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln703_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:17  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:18  %sub_ln703_6 = sub i17 0, %sub_ln703_2

]]></Node>
<StgValue><ssdm name="sub_ln703_6"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:19  %select_ln4_2 = select i1 %tmp_2, i17 %sub_ln703_6, i17 %sub_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln4_2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:20  %sub_ln703_3 = sub i17 %sext_ln1265_1, %centroids_y_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:21  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:22  %sub_ln703_7 = sub i17 0, %sub_ln703_3

]]></Node>
<StgValue><ssdm name="sub_ln703_7"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:23  %select_ln4_3 = select i1 %tmp_3, i17 %sub_ln703_7, i17 %sub_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln4_3"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:24  %add_ln703_1 = add i17 %select_ln4_2, %select_ln4_3

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:25  %icmp_ln1495 = icmp slt i17 %add_ln703_1, %add_ln703

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:26  %data_cluster_id_addr = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="data_cluster_id_addr"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:27  store i1 %icmp_ln1495, i1* %data_cluster_id_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i270.0:28  br label %.preheader931.0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.0:0  %i_2_0 = phi i2 [ %add_ln44, %._crit_edge933.0 ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_2_0"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:1  %icmp_ln44 = icmp eq i2 %i_2_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:3  %add_ln44 = add i2 %i_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln44, label %.preheader932.1, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader:0  br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
.preheader932.1:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:0  %p_Val2_13_0 = phi i17 [ %select_ln50, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_13_0"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:1  %p_Val2_15_0 = phi i17 [ %select_ln50_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_15_0"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:2  %j_1_0 = phi i6 [ %add_ln49, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]

]]></Node>
<StgValue><ssdm name="j_1_0"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:3  %i_op_assign_0 = phi i32 [ %select_ln50_2, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_0"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:4  %icmp_ln49 = icmp eq i6 %j_1_0, -14

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:6  %add_ln49 = add i6 %j_1_0, 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0:7  br i1 %icmp_ln49, label %2, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:0  %zext_ln50 = zext i6 %j_1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %data_cluster_id_addr_1 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="data_cluster_id_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:2  %data_cluster_id_load = load i1* %data_cluster_id_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_cluster_id_load"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %x_data_V_addr_1 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="x_data_V_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="6">
<![CDATA[
_ifconv:6  %x_data_V_load_1 = load i13* %x_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="x_data_V_load_1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %y_data_V_addr_1 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="y_data_V_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="6">
<![CDATA[
_ifconv:10  %y_data_V_load_1 = load i13* %y_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="y_data_V_load_1"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln57 = icmp eq i32 %i_op_assign_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln57, label %._crit_edge933.0, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:1  %sext_ln1148 = sext i17 %p_Val2_13_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="22" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:6  %sext_ln1148_1 = sext i17 %p_Val2_15_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1148_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="22" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
<literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:2  %data_cluster_id_load = load i1* %data_cluster_id_addr_1, align 1

]]></Node>
<StgValue><ssdm name="data_cluster_id_load"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:3  %zext_ln50_1 = zext i1 %data_cluster_id_load to i2

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:4  %icmp_ln50 = icmp eq i2 %zext_ln50_1, %i_2_0

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="6">
<![CDATA[
_ifconv:6  %x_data_V_load_1 = load i13* %x_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="x_data_V_load_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="13">
<![CDATA[
_ifconv:7  %sext_ln1265_2 = sext i13 %x_data_V_load_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1265_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:8  %add_ln703_2 = add i17 %sext_ln1265_2, %p_Val2_13_0

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="6">
<![CDATA[
_ifconv:10  %y_data_V_load_1 = load i13* %y_data_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="y_data_V_load_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="13">
<![CDATA[
_ifconv:11  %sext_ln1265_3 = sext i13 %y_data_V_load_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1265_3"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:12  %add_ln703_3 = add i17 %sext_ln1265_3, %p_Val2_15_0

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %add_ln53 = add nsw i32 %i_op_assign_0, 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:14  %select_ln50 = select i1 %icmp_ln50, i17 %add_ln703_2, i17 %p_Val2_13_0

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:15  %select_ln50_1 = select i1 %icmp_ln50, i17 %add_ln703_3, i17 %p_Val2_15_0

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %select_ln50_2 = select i1 %icmp_ln50, i32 %add_ln53, i32 %i_op_assign_0

]]></Node>
<StgValue><ssdm name="select_ln50_2"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17  br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit79.0

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="137" st_id="11" stage="21" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="21" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="20" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="20" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="19" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="19" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="18" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="18" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="17" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="17" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="16" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="16" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="149" st_id="17" stage="15" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="15" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="151" st_id="18" stage="14" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="14" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="153" st_id="19" stage="13" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="13" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="12" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="12" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="157" st_id="21" stage="11" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="11" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="159" st_id="22" stage="10" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="10" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="161" st_id="23" stage="9" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="9" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="163" st_id="24" stage="8" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="8" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="165" st_id="25" stage="7" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="7" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="167" st_id="26" stage="6" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="6" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="169" st_id="27" stage="5" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="170" st_id="27" stage="5" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="171" st_id="28" stage="4" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="172" st_id="28" stage="4" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="173" st_id="29" stage="3" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="174" st_id="29" stage="3" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="175" st_id="30" stage="2" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="176" st_id="30" stage="2" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="177" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:0  %zext_ln58 = zext i2 %i_2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="178" st_id="31" stage="1" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:2  %sdiv_ln1148 = sdiv i32 %sext_ln1148, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="179" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:3  %trunc_ln703 = trunc i32 %sdiv_ln1148 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="180" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:4  %centroids_x_V_addr_1 = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="centroids_x_V_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="17" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:5  store i17 %trunc_ln703, i17* %centroids_x_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="182" st_id="31" stage="1" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:7  %sdiv_ln1148_1 = sdiv i32 %sext_ln1148_1, %i_op_assign_0

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="183" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:8  %trunc_ln703_1 = trunc i32 %sdiv_ln1148_1 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="184" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:9  %centroids_y_V_addr_1 = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="centroids_y_V_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="17" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:10  store i17 %trunc_ln703_1, i17* %centroids_y_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="186" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit18.0:11  br label %._crit_edge933.0

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge933.0:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
