<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Add_Sub.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Add_Sub_4_bit.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Adder_3_bit.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decoder_2_to_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Decoder_2_to_4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decoder_3_to_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Decoder_3_to_8.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="FA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="FOUR_RCA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Four_bit_register.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Four_bit_zero_reg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Four_bit_zero_reg.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="HA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LUT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_2_3.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_2_3_Mux_2_3_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_2_3_Mux_2_3_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_2_4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_2to1.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_8_1_4bit.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_8_1_4bit_Mux_8_1_4bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_8_1_4bit_Mux_8_1_4bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_8_to_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_8_to_1.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="NanoProcessor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="NanoProcessor.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="NanoProcessor.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="NanoProcessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NanoProcessor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="NanoProcessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="NanoProcessor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="NanoProcessor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="NanoProcessor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="NanoProcessor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="NanoProcessor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NanoProcessor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="NanoProcessor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="NanoProcessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="NanoProcessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="NanoProcessor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="NanoProcessor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="NanoProcessor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="NanoProcessor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="NanoProcessor.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="NanoProcessor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="NanoProcessor.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="NanoProcessor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NanoProcessor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="NanoProcessor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="NanoProcessor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="NanoProcessor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NanoProcessor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NanoProcessor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="NanoProcessor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="NanoProcessor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NanoProcessor_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="NanoProcessor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="NanoProcessor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NanoProcessor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="NanoProcessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="PC_new.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ROM.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ROM.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ROMM.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_ROM_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Reg_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Reg_4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Reg_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Reg_bank.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Reg_bank.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nanoprocessor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nanoprocessor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nanoprocessor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="new_Ins_dec.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="new_Ins_dec_new_Ins_dec_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="new_Ins_dec_new_Ins_dec_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1400135966" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1400135966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400166688" xil_pn:in_ck="-1594198399861965041" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1400166688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Add_Sub_4_TB.vhd"/>
      <outfile xil_pn:name="Mux_2_3_TB.vhd"/>
      <outfile xil_pn:name="Mux_8_to_1_4bit_TB.vhd"/>
      <outfile xil_pn:name="NanoProcessor_TB.vhd"/>
      <outfile xil_pn:name="TB_ROM.vhd"/>
      <outfile xil_pn:name="TB_RegBank.vhd"/>
      <outfile xil_pn:name="oooooooooo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400157158" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8623165524330373499" xil_pn:start_ts="1400157158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400157161" xil_pn:in_ck="-4644584485031154840" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1265664515750572295" xil_pn:start_ts="1400157158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Add_Sub_4_bit.vhf"/>
      <outfile xil_pn:name="Adder_3_bit.vhf"/>
      <outfile xil_pn:name="Decoder_2_to_4.vhf"/>
      <outfile xil_pn:name="Decoder_3_to_8.vhf"/>
      <outfile xil_pn:name="FA.vhf"/>
      <outfile xil_pn:name="FOUR_RCA.vhf"/>
      <outfile xil_pn:name="Four_bit_zero_reg.vhf"/>
      <outfile xil_pn:name="HA.vhf"/>
      <outfile xil_pn:name="Mux_2_3.vhf"/>
      <outfile xil_pn:name="Mux_2_4.vhf"/>
      <outfile xil_pn:name="Mux_2to1.vhf"/>
      <outfile xil_pn:name="Mux_8_1_4bit.vhf"/>
      <outfile xil_pn:name="Mux_8_to_1.vhf"/>
      <outfile xil_pn:name="NanoProcessor.vhf"/>
      <outfile xil_pn:name="PC_new.vhf"/>
      <outfile xil_pn:name="ROM.vhf"/>
      <outfile xil_pn:name="ROMM.vhf"/>
      <outfile xil_pn:name="Reg_4.vhf"/>
      <outfile xil_pn:name="Reg_bank.vhf"/>
      <outfile xil_pn:name="new_Ins_dec.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1400135978" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2344963970322234300" xil_pn:start_ts="1400135978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400166688" xil_pn:in_ck="-8443719840444619193" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1400166688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Add_Sub_4_TB.vhd"/>
      <outfile xil_pn:name="Add_Sub_4_bit.vhf"/>
      <outfile xil_pn:name="Adder_3_bit.vhf"/>
      <outfile xil_pn:name="Decoder_2_to_4.vhf"/>
      <outfile xil_pn:name="Decoder_3_to_8.vhf"/>
      <outfile xil_pn:name="FA.vhf"/>
      <outfile xil_pn:name="FOUR_RCA.vhf"/>
      <outfile xil_pn:name="Four_bit_zero_reg.vhf"/>
      <outfile xil_pn:name="HA.vhf"/>
      <outfile xil_pn:name="Mux_2_3.vhf"/>
      <outfile xil_pn:name="Mux_2_3_TB.vhd"/>
      <outfile xil_pn:name="Mux_2_4.vhf"/>
      <outfile xil_pn:name="Mux_2to1.vhf"/>
      <outfile xil_pn:name="Mux_8_1_4bit.vhf"/>
      <outfile xil_pn:name="Mux_8_to_1.vhf"/>
      <outfile xil_pn:name="Mux_8_to_1_4bit_TB.vhd"/>
      <outfile xil_pn:name="NanoProcessor.vhf"/>
      <outfile xil_pn:name="NanoProcessor_TB.vhd"/>
      <outfile xil_pn:name="PC_new.vhf"/>
      <outfile xil_pn:name="ROM.vhf"/>
      <outfile xil_pn:name="ROMM.vhf"/>
      <outfile xil_pn:name="Reg_4.vhf"/>
      <outfile xil_pn:name="Reg_bank.vhf"/>
      <outfile xil_pn:name="TB_ROM.vhd"/>
      <outfile xil_pn:name="TB_RegBank.vhd"/>
      <outfile xil_pn:name="new_Ins_dec.vhf"/>
      <outfile xil_pn:name="oooooooooo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1400166699" xil_pn:in_ck="-8443719840444619193" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5987594204417069722" xil_pn:start_ts="1400166688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_beh.prj"/>
      <outfile xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1400166700" xil_pn:in_ck="7230879063582703632" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3148589461111720425" xil_pn:start_ts="1400166699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1400174716" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1400174716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400174719" xil_pn:in_ck="-4644584485031154840" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9127521090491132884" xil_pn:start_ts="1400174716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Add_Sub_4_bit.vhf"/>
      <outfile xil_pn:name="Adder_3_bit.vhf"/>
      <outfile xil_pn:name="Decoder_2_to_4.vhf"/>
      <outfile xil_pn:name="Decoder_3_to_8.vhf"/>
      <outfile xil_pn:name="FA.vhf"/>
      <outfile xil_pn:name="FOUR_RCA.vhf"/>
      <outfile xil_pn:name="Four_bit_zero_reg.vhf"/>
      <outfile xil_pn:name="HA.vhf"/>
      <outfile xil_pn:name="Mux_2_3.vhf"/>
      <outfile xil_pn:name="Mux_2_4.vhf"/>
      <outfile xil_pn:name="Mux_2to1.vhf"/>
      <outfile xil_pn:name="Mux_8_1_4bit.vhf"/>
      <outfile xil_pn:name="Mux_8_to_1.vhf"/>
      <outfile xil_pn:name="NanoProcessor.vhf"/>
      <outfile xil_pn:name="PC_new.vhf"/>
      <outfile xil_pn:name="ROMM.vhf"/>
      <outfile xil_pn:name="Reg_4.vhf"/>
      <outfile xil_pn:name="Reg_bank.vhf"/>
      <outfile xil_pn:name="new_Ins_dec.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1400174719" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2344963970322234300" xil_pn:start_ts="1400174719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400174719" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1400174719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400174719" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3580830421953858926" xil_pn:start_ts="1400174719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400174719" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1400174719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400174719" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7556005128258974770" xil_pn:start_ts="1400174719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400178004" xil_pn:in_ck="5723744012646220600" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2110752678127498106" xil_pn:start_ts="1400177994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NanoProcessor.jhd"/>
      <outfile xil_pn:name="NanoProcessor.lso"/>
      <outfile xil_pn:name="NanoProcessor.ngc"/>
      <outfile xil_pn:name="NanoProcessor.ngr"/>
      <outfile xil_pn:name="NanoProcessor.prj"/>
      <outfile xil_pn:name="NanoProcessor.stx"/>
      <outfile xil_pn:name="NanoProcessor.syr"/>
      <outfile xil_pn:name="NanoProcessor.xst"/>
      <outfile xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_beh.prj"/>
      <outfile xil_pn:name="NanoProcessor_NanoProcessor_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="NanoProcessor_vhdl.prj"/>
      <outfile xil_pn:name="NanoProcessor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1400178275" xil_pn:in_ck="4115411039050127916" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2319189331550859794" xil_pn:start_ts="1400178275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400178282" xil_pn:in_ck="1965863151330642078" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7862103078101684977" xil_pn:start_ts="1400178275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NanoProcessor.bld"/>
      <outfile xil_pn:name="NanoProcessor.ngd"/>
      <outfile xil_pn:name="NanoProcessor_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1400178288" xil_pn:in_ck="4857211525262076607" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1400178282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="NanoProcessor.pcf"/>
      <outfile xil_pn:name="NanoProcessor_map.map"/>
      <outfile xil_pn:name="NanoProcessor_map.mrp"/>
      <outfile xil_pn:name="NanoProcessor_map.ncd"/>
      <outfile xil_pn:name="NanoProcessor_map.ngm"/>
      <outfile xil_pn:name="NanoProcessor_map.xrpt"/>
      <outfile xil_pn:name="NanoProcessor_summary.xml"/>
      <outfile xil_pn:name="NanoProcessor_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1400178303" xil_pn:in_ck="7558507317922103416" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1400178288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NanoProcessor.ncd"/>
      <outfile xil_pn:name="NanoProcessor.pad"/>
      <outfile xil_pn:name="NanoProcessor.par"/>
      <outfile xil_pn:name="NanoProcessor.ptwx"/>
      <outfile xil_pn:name="NanoProcessor.unroutes"/>
      <outfile xil_pn:name="NanoProcessor.xpi"/>
      <outfile xil_pn:name="NanoProcessor_pad.csv"/>
      <outfile xil_pn:name="NanoProcessor_pad.txt"/>
      <outfile xil_pn:name="NanoProcessor_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1400178345" xil_pn:in_ck="6442424448004309935" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1400178335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NanoProcessor.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="nanoprocessor.bgn"/>
      <outfile xil_pn:name="nanoprocessor.bit"/>
      <outfile xil_pn:name="nanoprocessor.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1400178303" xil_pn:in_ck="-7865892359496248901" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1400178299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="NanoProcessor.twr"/>
      <outfile xil_pn:name="NanoProcessor.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
