# ğŸš€ Phase Locked loop 
This project is  done in order to understanding the working and designing of Phase locked Loops, that forms basics for most of electronic circuits.   

---

## ğŸ“¸ Software Screenshots
- Schematics   
<img src="images/PLL_type_2_schematic_image.png" alt="Schematics" width="400"/>

- 2 layer fill view of PCB   
<img src="images/PLL_type_2_PCB_image.png" alt="2_layer_fill_view_of_PCB" width="400"/>

- 3D view of PCB   
<img src="images/PLL_type_2_PCB_3d_view.png" alt="3D_view_of_PCB" width="400"/>

---
## ğŸ“¸ Hardware Views
- Fabricated PCB   
<img src="images/Fabricated_PCB_view.png" alt="Fab_PCB" width="400"/>

- Final Product   
<img src="images/Working_Model.png" alt="Working_Model" width="400"/>

---

## ğŸ¥ Working Video

[![Watch the demo](images/vedio_thumbnail.png)](https://youtu.be/VYPyOt82ZPA?si=oFmXEJ_kGBIHk-PX)

---

## âœ¨ Features

- Primary loop that fine tunes and locks freuency at specified frequency (doubles).
- Integrated frequency loop acts as coarse tuning and frequency stabilizing.
- Working range of input: 5kHz - 25kHz.
- 100% duty cycle of output.

---

## ğŸ§° Technologies/Softwares Used

- **LTSpice**
- **KiCAD**

---

## ğŸ‘¨â€ğŸ’» Teammates

| Name                                                  | Course                                          |
|-------------------------------------------------------|-------------------------------------------------|
| [Shrinivas B M](https://github.com/Air-36)            | B.tech, Electronics & Communication Engineering |
| [S. Sirichandana](https://github.com/sirichandana138) | B.tech, Electical Engineering                   |
| Darshini kinni                                        | B.tech, Mechanical Engineering                  |

## ğŸ‘¨â€ğŸ«Supervision
This project was completed under the guidance of:

[Dr. Nijwm Wary](https://nijwmwary.com/)  
School of Electrical and computer sciences,  
Indian Institute of technology,    
Bhubaneshwar

