Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Dec  2 17:40:53 2016
| Host         : eecs-digital-03 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file Oscilloscope_v1_control_sets_placed.rpt
| Design       : Oscilloscope_v1
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   194 |
| Unused register locations in slices containing registers |   648 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1449 |          487 |
| No           | No                    | Yes                    |             122 |           45 |
| No           | Yes                   | No                     |             429 |          157 |
| Yes          | No                    | No                     |            1466 |          527 |
| Yes          | No                    | Yes                    |             131 |           24 |
| Yes          | Yes                   | No                     |             403 |          126 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                                                 Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                       |                1 |              1 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  ClockDivider/inst/clk_out1 | nolabel_line155/new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  ClockDivider/inst/clk_out1 | nolabel_line156/new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  ClockDivider/inst/clk_out1 | nolabel_line157/new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp   |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  ClockDivider/inst/clk_out1 | nolabel_line154/new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                2 |              2 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                               |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  ClockDivider/inst/clk_out1 | myGetVericalScaleExponents/verticalScaleExponentChannel2[3]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                       |                3 |              4 |
|  ClockDivider/inst/clk_out1 | myGetVericalScaleExponents/verticalScaleExponentChannel1[3]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                       |                3 |              4 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  ClockDivider/inst/clk_out1 | myss/samplePeriod[3]_i_1_n_0                                                                                                                                                                                 | nolabel_line161/btn1pulse                                                                                                                                                                             |                2 |              4 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                               |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                      |                2 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                2 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  ClockDivider/inst/clk_out1 | myEdgeTypeDetectorChannel2/state[4]_i_1_n_0                                                                                                                                                                  | adcc/rawReady                                                                                                                                                                                         |                2 |              5 |
|  ClockDivider/inst/clk_out1 | myEdgeTypeDetectorChannel1/state[4]_i_1_n_0                                                                                                                                                                  | adcc/rawReady                                                                                                                                                                                         |                2 |              5 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                | Trigger/samplesSinceTrigger                                                                                                                                                                           |                2 |              5 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                3 |              6 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | mytls/pixel[11]_i_1_n_0                                                                                                                                                                               |                1 |              6 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                         |                2 |              7 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                       |                3 |              7 |
|  ClockDivider/inst/clk_out1 | timePerDivisionBCD/state                                                                                                                                                                                     |                                                                                                                                                                                                       |                2 |              7 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                2 |              7 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                 |                1 |              7 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                3 |              8 |
|  ClockDivider/inst/clk_out1 | cursor1ConvertBCD/state                                                                                                                                                                                      |                                                                                                                                                                                                       |                3 |              8 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                1 |              8 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                2 |             10 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | myText/column[4]_i_1_n_0                                                                                                                                                                              |                4 |             10 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                3 |             10 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                    |                6 |             10 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                2 |             10 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                       |                4 |             10 |
|  ClockDivider/inst/clk_out1 | myss/verticalScaleFactorTimes8Channel1[9]_i_1_n_0                                                                                                                                                            | nolabel_line161/btn1pulse                                                                                                                                                                             |                8 |             10 |
|  ClockDivider/inst/clk_out1 | myss/verticalScaleFactorTimes8Channel2[9]_i_1_n_0                                                                                                                                                            | nolabel_line161/btn1pulse                                                                                                                                                                             |                4 |             10 |
|  ClockDivider/inst/clk_out1 | timePerDivisionBCD/remainingData10                                                                                                                                                                           |                                                                                                                                                                                                       |                8 |             10 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                       |                4 |             10 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | myXVGA/hreset                                                                                                                                                                                         |                4 |             11 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                    |                7 |             11 |
|  ClockDivider/inst/clk_out1 | myXVGA/hreset                                                                                                                                                                                                | myXVGA/displayY0                                                                                                                                                                                      |                5 |             11 |
|  ClockDivider/inst/clk_out1 | cursor1ConvertBCD/remainingData10                                                                                                                                                                            |                                                                                                                                                                                                       |               10 |             11 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                7 |             11 |
|  ClockDivider/inst/clk_out1 | BufferChannel2/trigger_address0[11]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                       |                4 |             12 |
|  ClockDivider/inst/clk_out1 | BufferChannel2/trigger_address1                                                                                                                                                                              |                                                                                                                                                                                                       |                2 |             12 |
|  ClockDivider/inst/clk_out1 | BufferChannel1/trigger_address0[11]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                       |                5 |             12 |
|  ClockDivider/inst/clk_out1 | BufferChannel1/ram0_we                                                                                                                                                                                       |                                                                                                                                                                                                       |                3 |             12 |
|  ClockDivider/inst/clk_out1 | BufferChannel1/pointer1                                                                                                                                                                                      |                                                                                                                                                                                                       |                3 |             12 |
|  ClockDivider/inst/clk_out1 | BufferChannel2/ram0_we                                                                                                                                                                                       |                                                                                                                                                                                                       |                3 |             12 |
|  ClockDivider/inst/clk_out1 | BufferChannel2/pointer1                                                                                                                                                                                      |                                                                                                                                                                                                       |                3 |             12 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                3 |             12 |
|  ClockDivider/inst/clk_out1 | BufferChannel1/trigger_address1                                                                                                                                                                              |                                                                                                                                                                                                       |                3 |             12 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | cursor1Line/pixel[11]_i_1_n_0                                                                                                                                                                         |                3 |             12 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | myText/blankOut                                                                                                                                                                                       |                4 |             12 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | myText/pixel[11]_i_1_n_0                                                                                                                                                                              |                2 |             12 |
|  ClockDivider/inst/clk_out1 | myMeasureSignalChannel2/signalPeriod[11]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                       |                5 |             12 |
|  ClockDivider/inst/clk_out1 | myMeasureSignalChannel2/signalMin[11]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                       |                5 |             12 |
|  ClockDivider/inst/clk_out1 | myMeasureSignalChannel2/signalMax[11]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                       |                6 |             12 |
|  ClockDivider/inst/clk_out1 | myMeasureSignalChannel1/signalPeriod[11]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                       |                3 |             12 |
|  ClockDivider/inst/clk_out1 | myMeasureSignalChannel1/signalMin[11]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                       |                5 |             12 |
|  ClockDivider/inst/clk_out1 | myMeasureSignalChannel1/signalMax[11]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                       |                6 |             12 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                | myMeasureSignalChannel2/signalPeriod[11]_i_1_n_0                                                                                                                                                      |                3 |             12 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                | myMeasureSignalChannel1/signalPeriod[11]_i_1_n_0                                                                                                                                                      |                3 |             12 |
|  ClockDivider/inst/clk_out1 | curveChannel1/address[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                       |                2 |             12 |
|  ClockDivider/inst/clk_out1 | curveChannel2/address[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                       |                4 |             12 |
|  ClockDivider/inst/clk_out1 | myss/triggerThreshold[11]_i_1_n_0                                                                                                                                                                            | nolabel_line161/btn1pulse                                                                                                                                                                             |                7 |             12 |
|  ClockDivider/inst/clk_out1 | myss/yCursor1[11]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                       |                3 |             12 |
|  ClockDivider/inst/clk_out1 | myToggleChannels/channel1[11]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                       |                6 |             12 |
|  ClockDivider/inst/clk_out1 | myToggleChannels/channel2[11]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                       |                6 |             12 |
|  ClockDivider/inst/clk_out1 | myToggleChannels/channelDataReady                                                                                                                                                                            | adcc/sampleClock                                                                                                                                                                                      |                4 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                 |                                                                                                                                                                                                       |                3 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                       |                6 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                      |                                                                                                                                                                                                       |                5 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                     |                                                                                                                                                                                                       |                8 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                      |                                                                                                                                                                                                       |                8 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                       |               10 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                      |                                                                                                                                                                                                       |                5 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                       |                6 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                       |                5 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                                       |                6 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                        |                                                                                                                                                                                                       |                7 |             16 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |             16 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                    |                7 |             16 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                    |                2 |             16 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                       |                3 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                      |                                                                                                                                                                                                       |                6 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                             |                                                                                                                                                                                                       |                7 |             16 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                      |                                                                                                                                                                                                       |                6 |             16 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                      |                                                                                                                                                                                                       |                6 |             16 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  ClockDivider/inst/clk_out1 | myText/addressA[16]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                9 |             17 |
|  dbg_hub/inst/idrck         |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                5 |             17 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             18 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                4 |             18 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                           |               17 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line154/count                                                                                                                                                                                        | nolabel_line154/new_i_1_n_0                                                                                                                                                                           |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line157/count                                                                                                                                                                                        | nolabel_line157/new_i_1_n_0                                                                                                                                                                           |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line156/count                                                                                                                                                                                        | nolabel_line156/new_i_1_n_0                                                                                                                                                                           |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line155/count                                                                                                                                                                                        | nolabel_line155/new_i_1_n_0                                                                                                                                                                           |                5 |             19 |
|  ClockDivider/inst/clk_out1 | myss/count[19]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                       |                5 |             20 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                       |                3 |             24 |
|  ClockDivider/inst/clk_out1 | adcc/sampleClock                                                                                                                                                                                             |                                                                                                                                                                                                       |                9 |             24 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                3 |             24 |
|  ClockDivider/inst/clk_out1 | myToggleChannels/channelDataReady                                                                                                                                                                            |                                                                                                                                                                                                       |               11 |             24 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             25 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             25 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                | myMeasureSignalChannel2/timeSinceMin                                                                                                                                                                  |                7 |             26 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                | myMeasureSignalChannel2/timeSinceMax                                                                                                                                                                  |                7 |             26 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                | myMeasureSignalChannel1/timeSinceMax                                                                                                                                                                  |                7 |             26 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                | myMeasureSignalChannel1/timeSinceMin                                                                                                                                                                  |                7 |             26 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |               11 |             27 |
|  dbg_hub/inst/idrck         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  ClockDivider/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                8 |             28 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               11 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               11 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                9 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                   |                                                                                                                                                                                                       |               14 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               11 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                9 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               11 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             33 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               11 |             41 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                9 |             41 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             41 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             41 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                9 |             41 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             41 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               21 |             58 |
|  ClockDivider/inst/clk_out1 | myEdgeTypeDetectorChannel2/intermediates                                                                                                                                                                     |                                                                                                                                                                                                       |               15 |             69 |
|  ClockDivider/inst/clk_out1 | myEdgeTypeDetectorChannel1/intermediates                                                                                                                                                                     |                                                                                                                                                                                                       |               15 |             69 |
|  ClockDivider/inst/clk_out1 | adcc/ready                                                                                                                                                                                                   |                                                                                                                                                                                                       |               27 |             74 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                               |               35 |             87 |
|  ClockDivider/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                       |                                                                                                                                                                                                       |               30 |             99 |
|  ClockDivider/inst/clk_out1 | adcc/rawReady                                                                                                                                                                                                |                                                                                                                                                                                                       |               72 |            211 |
|  ClockDivider/inst/clk_out1 |                                                                                                                                                                                                              |                                                                                                                                                                                                       |              502 |           1581 |
+-----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


