;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 270, 80
	SPL <127, 106
	ADD 0, @153
	MOV -1, <-20
	SLT 20, @13
	ADD 270, 80
	SLT 20, @13
	SUB @127, 106
	SUB @127, 106
	SUB @121, 106
	DJN -1, @-20
	MOV -1, <-20
	ADD 270, 80
	ADD 270, 80
	SUB @121, 103
	SUB @121, 106
	SLT 90, -11
	SUB @127, 106
	SUB 20, @13
	SUB 20, @13
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SLT #130, 81
	SLT #270, <1
	CMP 90, -11
	SUB @127, 106
	ADD 210, 60
	ADD #270, <1
	DJN @270, @1
	ADD #270, <1
	ADD #270, <1
	SLT 121, 1
	CMP 12, @10
	DJN -1, @-20
	DJN -1, @-20
	JMP @12, #201
	JMP @12, #201
	SUB @121, 106
	SPL 0, <-22
	SLT #171, 11
	CMP -207, <-137
	MOV -7, <-20
	CMP -207, <-137
	SLT 101, 250
	SLT 101, 250
	CMP -207, <-137
