$date
	Sat Nov 23 18:34:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
1%
b1 &
#2
1!
1$
0%
b10 &
#3
1"
0!
1%
b11 &
#4
0"
1!
1#
0$
0%
b100 &
#5
1"
0!
1%
b101 &
#6
0!
1$
0%
b110 &
#7
1!
1%
b111 &
#8
b1000 &
