/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module compare (
        input wire z,
        input wire v,
        input wire n,
        input wire [5:0] alufn,
        output reg cmp
    );
    logic M_mux_s0;
    logic M_mux_s1;
    logic [3:0] M_mux_in;
    logic M_mux_out;
    
    mux_4 mux (
        .s0(M_mux_s0),
        .s1(M_mux_s1),
        .in(M_mux_in),
        .out(M_mux_out)
    );
    
    
    logic [3:0] in;
    logic idk;
    always @* begin
        M_mux_s0 = alufn[1'h1];
        M_mux_s1 = alufn[2'h2];
        idk = (n && ~v) || (~n && v);
        in[1'h0] = 1'h0;
        in[1'h1] = z;
        in[2'h2] = idk;
        in[2'h3] = (idk || z);
        M_mux_in = in;
        cmp = M_mux_out;
    end
    
    
endmodule