{"vcs1":{"timestamp_begin":1745738907.776306516, "rt":3.00, "ut":0.18, "st":0.36}}
{"vcselab":{"timestamp_begin":1745738910.881060426, "rt":5.34, "ut":0.23, "st":0.56}}
{"link":{"timestamp_begin":1745738916.303252217, "rt":4.17, "ut":0.11, "st":3.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745738906.990239160}
{"VCS_COMP_START_TIME": 1745738906.990239160}
{"VCS_COMP_END_TIME": 1745738921.280977364}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -j64 -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cyclonev_atoms.v -o simv i2c.sv i2c_test.sv"}
{"vcs1": {"peak_mem": 562160}}
{"stitch_vcselab": {"peak_mem": 562289}}
