Design Assistant report for simple_ipod_solution
Sun Jun 04 19:04:37 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sun Jun 04 19:04:37 2023 ;
; Revision Name                     ; simple_ipod_solution                ;
; Top-level Entity Name             ; simple_ipod_solution                ;
; Family                            ; Cyclone V                           ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 295                                 ;
; - Rule A103                       ; 1                                   ;
; - Rule C102                       ; 1                                   ;
; - Rule R101                       ; 5                                   ;
; - Rule D101                       ; 285                                 ;
; - Rule D103                       ; 3                                   ;
; Total Medium Violations           ; 46                                  ;
; - Rule A104                       ; 3                                   ;
; - Rule C103                       ; 1                                   ;
; - Rule C104                       ; 18                                  ;
; - Rule C106                       ; 2                                   ;
; - Rule R105                       ; 4                                   ;
; - Rule D102                       ; 18                                  ;
; Total Information only Violations ; 143                                 ;
; - Rule T101                       ; 93                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.3%      ;
;     Processor 7            ;   0.3%      ;
;     Processor 8            ;   0.3%      ;
;     Processor 9            ;   0.3%      ;
;     Processor 10           ;   0.3%      ;
;     Processors 11-16       ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Option                                                                                                                                                               ; Setting        ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Synthesis ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25             ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30             ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30             ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50             ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On             ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On             ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On             ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On             ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On             ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On             ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On             ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On             ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On             ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On             ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On             ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On             ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On             ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On             ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On             ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On             ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On             ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On             ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On             ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On             ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On             ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On             ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On             ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On             ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On             ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On             ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On             ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On             ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                             ; Name                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule A103: Design should not contain delay chains - Delay chain 1                                                     ;                                                                                                                                                                                           ;
;  Delay chain 1                                                                                                        ; scope_clk                                                                                                                                                                                 ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                         ; audio_controller:audio_control|audio_right_clock                                                                                                                                          ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3]                                                                                                                        ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7]                                                                                                                        ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5]                                                                                                                        ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4]                                                                                                                        ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6]                                                                                                                        ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1]                                                                                                                        ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0]                                                                                                                        ;
;  Inverted clock destination node(s) list                                                                              ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2]                                                                                                                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_async_sig_reset                                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap                                                                                                                            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_async_sig_reset                                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap                                                                                                                           ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|actual_async_sig_reset                                                                                               ;
;  Reset signal destination node(s) list                                                                                ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap                                                                                                           ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|actual_async_sig_reset                                                                                ;
;  Reset signal destination node(s) list                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap                                                                                            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|actual_async_sig_reset                                                                                                ;
;  Reset signal destination node(s) list                                                                                ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[0]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[322]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[9]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[353]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync2                                                                                                                                 ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[356]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "speed_up_event_trigger"                                                                   ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap                                                                                                                            ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync1                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync2                                                                                                                                ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[354]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "speed_down_event_trigger"                                                                 ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync1                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[1]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[333]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[2]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[344]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9           ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[3]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[347]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[4]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[348]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[5]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[349]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[6]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[350]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[7]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[351]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[8]                                                                                                                                                   ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[352]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[22]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[336]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[10]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[323]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[11]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[324]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[12]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[325]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[13]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[326]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[14]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[327]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[15]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[328]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[16]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[329]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[17]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[330]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[18]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[331]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[19]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[332]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[20]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[334]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[21]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[335]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[26]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[340]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[23]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[337]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[24]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[338]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[25]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[339]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[30]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[345]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[27]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[341]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[28]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[342]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[29]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[343]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|off_set[31]                                                                                                                                                  ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[346]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; doublesync:key2_doublsync|reg2                                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[355]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[5]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[3]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[2]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                           ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]                                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|is_old                                                                                                                                                                  ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[0]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[20]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[19]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[22]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[23]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[18]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[16]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[15]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[14]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[13]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[12]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[11]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[10]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[9]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[4]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[5]                                                                                                                                                           ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[8]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[7]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[6]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[17]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[4]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[3]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|back_mode                                                                                                                                                          ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[2]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[5]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[1]                                                                                                                                                                 ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_addr:addr_dut|addr[21]                                                                                                                                                                ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; FSM_controller:ctr_dut|state[3]                                                                                                                                                           ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                   ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[0]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[290]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[1]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[301]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[2]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[312]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[3]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[315]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[4]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[316]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[5]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[6]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[318]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[7]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[319]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[8]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[320]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[9]                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[321]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[10]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[291]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[11]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[292]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[12]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[293]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[13]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[294]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[14]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[295]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[15]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[296]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[16]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[297]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[17]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[298]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[18]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[299]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[19]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[300]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[20]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[302]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[21]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[303]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[22]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[304]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[23]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[305]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[24]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[306]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[25]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[307]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[26]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[308]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[27]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[309]                                                                                                                                    ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[30]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[31]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[0]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[29]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[28]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[27]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[26]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[25]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[24]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[23]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[22]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[21]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[20]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[19]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[18]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[17]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[16]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[15]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[14]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[13]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[12]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[11]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[10]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[9]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[8]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[7]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[6]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[5]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[4]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[3]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[2]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[1]                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[28]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[310]                                                                                                                                    ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[30]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[31]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[0]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[29]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[28]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[27]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[26]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[25]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[24]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[23]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[22]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[21]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[20]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[19]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[18]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[17]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[16]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[15]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[14]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[13]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[12]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[11]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[10]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[9]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[8]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[7]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[6]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[5]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[4]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[3]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[2]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[1]                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[29]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[311]                                                                                                                                    ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[30]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[31]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[0]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[29]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[28]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[27]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[26]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[25]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[24]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[23]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[22]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[21]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[20]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[19]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[18]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[17]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[16]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[15]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[14]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[13]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[12]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[11]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[10]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[9]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[8]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[7]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[6]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[5]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[4]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[3]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[2]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[1]                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[30]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[313]                                                                                                                                    ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[30]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[31]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[0]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[29]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[28]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[27]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[26]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[25]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[24]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[23]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[22]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[21]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[20]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[19]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[18]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[17]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[16]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[15]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[14]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[13]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[12]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[11]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[10]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[9]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[8]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[7]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[6]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[5]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[4]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[3]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[2]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[1]                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; speed_control:speed_ctr_inst|div_clk_count[31]                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[314]                                                                                                                                    ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[30]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[31]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[0]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[29]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[28]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[27]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[26]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[25]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[24]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[23]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[22]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[21]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[20]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[19]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[18]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[17]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[16]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[15]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[14]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[13]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[12]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[11]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[10]                                                                                                                                               ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[9]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[8]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[7]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[6]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[5]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[4]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[3]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[2]                                                                                                                                                ;
;  Destination node(s) from clock "TD_CLK27"                                                                            ; clock_divider:Gen_22KHz_clk|clock_count[1]                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 78          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[0]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[0]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 79          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[1]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[1]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 80          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[2]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[2]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 81          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[3]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[3]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 82          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[4]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[4]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 83          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[5]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 84          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[6]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[6]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 85          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[7]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[7]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 86          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[8]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[8]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 87          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[9]                                                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[9]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 88          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[10]                                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[10]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 89          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[11]                                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[11]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 90          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[12]                                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[12]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 91          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[13]                                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[13]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 92          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[14]                                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[14]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 93          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; scope_sampling_clock_count[15]                                                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Gen_2Hz_clk|outclk"                                                    ; regd_actual_7seg_output[15]                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 94          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[0]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 95          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[1]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 96          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[2]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 97          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[3]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 98          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[4]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 99          ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[5]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 100         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[6]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 101         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; FSM_controller:ctr_dut|audio_data[7]                                                                                                                                                      ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 102         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 103         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 104         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 105         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 106         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 107         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 108         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 109         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 110         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 111         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 112         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]                                                                                                                      ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 113         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10]                                                                                                                     ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0]                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 114         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11]                                                                                                                     ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2]                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 115         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12]                                                                                                                     ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0]                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 116         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13]                                                                                                                     ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2]                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 117         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14]                                                                                                                     ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0]                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 118         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15]                                                                                                                     ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2]                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 119         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                        ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 120         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 121         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                        ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 122         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 123         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                        ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 124         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 125         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                        ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 126         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 127         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                        ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 128         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 129         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                        ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 130         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 131         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]"                                        ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                         ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1]                                                                                                                            ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]                                                                                                                             ;
;  Destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 132         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 133         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 134         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 135         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 136         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 137         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 138         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 139         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 140         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 141         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 142         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 143         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 144         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 145         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 146         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 147         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 148         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 149         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 150         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 151         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 152         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 153         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 154         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 155         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 156         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]                                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 157         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[100]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 158         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 159         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 160         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[104]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 161         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 162         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 163         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 164         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 165         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 166         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[111]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 167         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 168         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 169         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[114]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 170         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[115]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 171         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[116]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 172         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[117]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 173         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[119]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 174         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[120]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 175         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[121]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 176         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 177         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 178         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 179         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 180         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 181         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 182         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 183         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 184         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 185         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 186         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 187         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 188         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 189         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[137]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 190         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 191         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 192         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 193         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[142]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 194         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]                                                                                                                             ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[143]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 195         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 196         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 197         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 198         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[147]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 199         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 200         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 201         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 202         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 203         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[153]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 204         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[154]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 205         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 206         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[156]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 207         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[158]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 208         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[159]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 209         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 210         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[161]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 211         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 212         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[163]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 213         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[164]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 214         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 215         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[167]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 216         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[168]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 217         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[169]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 218         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[170]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 219         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[171]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 220         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[172]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 221         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[174]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 222         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 223         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[176]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 224         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[177]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 225         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 226         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[179]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 227         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 228         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[181]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 229         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[183]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 230         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 231         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[185]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 232         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[186]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 233         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[187]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 234         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[188]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 235         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[190]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 236         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]"                                        ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1]                                                                                                                            ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[191]                                                                                                                                    ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 237         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[11]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 238         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[10]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 239         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[9]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 240         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[8]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 241         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[7]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[7]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 242         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[6]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 243         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[5]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 244         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[4]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 245         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[3]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 246         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[2]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 247         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[1]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 248         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[0]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 249         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[11]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 250         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[10]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 251         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[9]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 252         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[8]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 253         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[7]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[7]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 254         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[6]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 255         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[5]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 256         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[4]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 257         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[3]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[3]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 258         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[2]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[2]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 259         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[1]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[1]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 260         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[0]                                                                                                                                         ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[0]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 261         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; tone_generator:tone_generator|clock_divider:clockd|outclk                                                                                                                                 ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; scope_capture:LCD_scope_channelA|captured_data[0]                                                                                                                                         ;
;  Destination node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                         ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[288]                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 262         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[15]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[7]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 263         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[14]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 264         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[13]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 265         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelB|captured_data[12]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 266         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[15]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[7]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 267         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[14]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[6]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 268         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[13]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[5]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 269         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                              ; scope_capture:LCD_scope_channelA|captured_data[12]                                                                                                                                        ;
;  Destination node(s) from clock "CLOCK_50"                                                                            ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|in_port[4]   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 270         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[3]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 271         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[7]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 272         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[5]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 273         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[4]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 274         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[6]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 275         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[1]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 276         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[0]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 277         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[2]                                                                                                                    ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2]                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 278         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[3]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 279         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[7]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[7]                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 280         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[5]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[5]                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 281         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[4]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[4]                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 282         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[6]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 283         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[1]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[1]                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 284         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[0]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[0]                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 285         ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[2]                                                                                                                     ;
;  Destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|LRCK_1X"                               ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[2]                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1 ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; doublesync:user_scope_enable_sync1|reg2                                                                                                                                                   ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                              ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                              ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                                                                                                              ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                                                                                                              ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2 ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                              ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                              ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                                                                                                              ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                                                                                                              ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3 ;                                                                                                                                                                                           ;
;  Source node(s) from clock "CLOCK_50"                                                                                 ; tone_generator:tone_generator|clock_divider:clockd|outclk                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; scope_capture:LCD_scope_channelA|captured_data[0]                                                                                                                                         ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[256]                                                                                                                                    ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk"                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[256]                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                ; Name                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule A104: Design should not contain ripple clock structures - Structure 1                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                ;
;  Structure 1                                                                                                                                                                                             ; clock_divider:Gen_1KHz_clk|outclk                                                                                                                                                                                                                                                                                                              ;
;  Structure 1                                                                                                                                                                                             ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap                                                                                                                                                                                                                                                                                 ;
;  Structure 1                                                                                                                                                                                             ; speed_up_event_trigger                                                                                                                                                                                                                                                                                                                         ;
;  Structure 1                                                                                                                                                                                             ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap                                                                                                                                                                                                                                                                                ;
;  Structure 1                                                                                                                                                                                             ; speed_down_event_trigger                                                                                                                                                                                                                                                                                                                       ;
; Rule A104: Design should not contain ripple clock structures - Structure 2                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                ;
;  Structure 2                                                                                                                                                                                             ; clock_divider:Gen_2Hz_clk|outclk                                                                                                                                                                                                                                                                                                               ;
;  Structure 2                                                                                                                                                                                             ; led_controller:led_controller|led_pos[0]                                                                                                                                                                                                                                                                                                       ;
;  Structure 2                                                                                                                                                                                             ; Clock_1Hz                                                                                                                                                                                                                                                                                                                                      ;
;  Structure 2                                                                                                                                                                                             ; led_controller:led_controller|led_pos[2]                                                                                                                                                                                                                                                                                                       ;
;  Structure 2                                                                                                                                                                                             ; led_controller:led_controller|dir                                                                                                                                                                                                                                                                                                              ;
;  Structure 2                                                                                                                                                                                             ; led_controller:led_controller|led_pos[1]                                                                                                                                                                                                                                                                                                       ;
; Rule A104: Design should not contain ripple clock structures - Structure 3                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]                                                                                                                                                                                                  ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                                                                                                                                                                          ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]                                                                                                                                                                                      ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8]                                                                                                                                                                                                                                                                                   ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]                                                                                                                                                                                                                                                                                  ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]                                                                                                                                                                                                                                                                                  ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                                                                                                                                                                                                         ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]                                                                                                                                                                                                                                                                                       ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]                                                                                                                                                                                                                                                                                       ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]                                                                                                                                                                                                                                                                                       ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]                                                                                                                                                                                                                                                                                  ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[7]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[5]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[4]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[1]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[0]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[2]                                                                                                                                                                                                                                                                              ;
;  Structure 3                                                                                                                                                                                             ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]                                                                                                                                                                                                                                                                                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                              ; audio_controller:audio_control|audio_right_clock                                                                                                                                                                                                                                                                                               ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3]                                                                                                                                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7]                                                                                                                                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5]                                                                                                                                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4]                                                                                                                                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6]                                                                                                                                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1]                                                                                                                                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0]                                                                                                                                                                                                                                                                             ;
;  Gated clock destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2]                                                                                                                                                                                                                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; speed_up_event_trigger                                                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap                                                                                                                                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; speed_up_event_trigger~0                                                                                                                                                                                                                                                                                                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; clock_divider:Gen_1KHz_clk|outclk                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; speed_up_event_trigger                                                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; doublesync:key0_doublsync|reg2                                                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; doublesync:key0_doublsync|reg1                                                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[12]                                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[9]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[0]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[1]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[2]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[3]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[4]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[5]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[6]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[7]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[8]                                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[10]                                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[11]                                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[13]                                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[14]                                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; updown_counter[15]                                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; speed_down_event_trigger                                                                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; doublesync:key1_doublsync|reg2                                                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; doublesync:key1_doublsync|reg1                                                                                                                                                                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; clock_divider:Gen_1KHz_clk|outclk~0                                                                                                                                                                                                                                                                                                            ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; speed_down_event_trigger                                                                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap                                                                                                                                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; speed_down_event_trigger~0                                                                                                                                                                                                                                                                                                                     ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap                                                                                                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; FSM_addr:addr_dut|restart~0                                                                                                                                                                                                                                                                                                                    ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Kbd_ctrl:Kbd_Controller|data_ready~8                                                                                                                                                                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; FSM_controller:ctr_dut|forward~0                                                                                                                                                                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; FSM_controller:ctr_dut|back~1                                                                                                                                                                                                                                                                                                                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap                                                                                                                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal6~0                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~2                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal4~0                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~0                                                                                                                                                                                                                                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal6~0                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~2                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal4~0                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~0                                                                                                                                                                                                                                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10]                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11]                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12]                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13]                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14]                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15]                                                                                                                                                                                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~1                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal4~0                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~0                                                                                                                                                                                                                                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0]                                                                                                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1]                                                                                                                                                                                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal5~0                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal3~0                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal0~1                                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|WideOr2~1                                                                                                                                                                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|Equal2~0                                                                                                                                                                                                                                                                                              ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; clock_divider:Gen_22KHz_clk|outclk                                                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; edge_detector:detect_start|flip_flop:f1|data_out                                                                                                                                                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; clock_divider:Gen_22KHz_clk|outclk~0                                                                                                                                                                                                                                                                                                           ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; Clock_1Hz                                                                                                                                                                                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; led_controller:led_controller|led_pos[0]                                                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; led_controller:led_controller|led_pos[2]                                                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; led_controller:led_controller|dir                                                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; led_controller:led_controller|led_pos[1]                                                                                                                                                                                                                                                                                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; clock_divider:Gen_2Hz_clk|outclk                                                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; Clock_1Hz                                                                                                                                                                                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[12]                                                                                                                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[13]                                                                                                                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[14]                                                                                                                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[15]                                                                                                                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[8]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[9]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[10]                                                                                                                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[11]                                                                                                                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[4]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[5]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[6]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[7]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[0]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[1]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[2]                                                                                                                                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; regd_actual_7seg_output[3]                                                                                                                                                                                                                                                                                                                     ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; clock_divider:Gen_2Hz_clk|outclk~0                                                                                                                                                                                                                                                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; clock_divider:Generate_LCD_scope_Clk|outclk                                                                                                                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[193]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[197]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[201]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[205]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[209]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[217]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[221]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[225]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[229]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[233]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[174]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[176]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[178]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[181]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[185]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[172]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[189]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[213]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[164]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[166]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[168]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[170]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[137]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[154]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[156]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[158]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[117]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[121]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[312]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[321]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[325]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[329]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[334]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[336]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[337]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[341]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[345]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[349]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[356]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[293]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[297]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[301]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[305]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[308]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[310]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[269]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[273]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[277]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[281]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[285]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[289]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[258]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[260]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[262]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[264]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[266]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[268]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[237]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[241]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[245]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[249]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[253]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[256]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[101]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[212]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[214]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[216]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[218]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[222]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[224]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[226]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[228]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[230]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[146]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[152]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[206]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[208]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[220]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[132]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[142]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[120]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[114]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[116]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[118]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[322]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[324]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[326]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[328]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[330]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[332]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[340]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[342]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[344]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[346]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[350]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[352]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[296]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[298]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[300]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[302]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[304]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[306]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[284]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[286]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[288]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[290]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[292]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[294]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[244]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[246]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[248]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[250]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[252]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[254]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[232]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[234]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[236]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[238]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[240]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[242]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[100]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[104]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[177]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[179]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[183]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[187]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[191]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[199]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[203]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[207]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[215]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[165]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[167]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[169]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[171]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[173]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[163]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[175]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[195]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[153]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[157]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[159]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[161]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[143]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[147]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[111]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[115]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[119]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[309]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[311]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[313]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[315]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[319]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[323]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[331]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[333]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[335]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[339]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[347]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[353]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[283]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[287]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[291]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[299]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[303]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[307]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[263]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[265]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[267]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[271]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[275]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[279]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[247]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[251]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[255]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[257]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[259]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[261]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[219]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[223]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[227]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[235]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[239]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[243]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[316]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[318]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[320]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[327]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[338]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[348]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[351]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[354]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[355]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[274]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[276]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[278]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[280]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[282]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[295]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[200]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[202]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[204]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[231]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[270]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[272]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[314]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[343]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[188]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[190]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[192]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[194]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[196]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[198]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[182]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[184]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|regoutff ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|holdff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[186]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a356~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a356~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a356~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a356~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][356]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][356]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][356]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][356]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[356]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a355~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a355~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a355~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a355~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][355]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][355]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][355]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][355]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[355]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a354~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a354~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a354~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a354~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][354]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][354]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][354]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][354]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[354]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a353~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a353~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a353~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a353~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][353]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][353]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][353]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][353]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[353]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a352~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a352~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a352~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a352~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][352]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][352]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][352]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][352]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[352]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a351~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a351~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a351~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a351~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][351]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][351]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][351]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][351]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[351]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a350~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a350~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a350~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a350~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][350]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][350]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][350]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][350]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[350]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a349~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a349~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a349~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a349~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][349]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][349]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][349]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][349]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[349]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a348~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a348~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a348~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a348~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][348]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][348]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][348]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][348]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[348]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a347~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a347~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a347~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a347~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][347]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][347]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][347]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][347]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[347]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a346~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a346~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a346~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a346~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][346]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][346]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][346]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][346]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[346]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a345~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a345~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a345~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a345~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][345]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][345]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][345]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][345]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[345]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a344~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a344~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a344~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a344~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][344]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][344]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][344]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][344]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[344]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a343~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a343~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a343~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a343~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][343]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][343]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][343]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][343]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[343]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a342~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a342~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a342~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a342~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][342]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][342]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][342]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][342]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[342]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a341~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a341~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a341~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a341~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][341]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][341]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][341]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][341]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[341]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a340~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a340~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a340~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a340~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][340]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][340]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][340]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][340]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[340]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a339~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a339~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a339~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a339~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][339]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][339]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][339]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][339]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[339]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a338~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a338~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a338~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a338~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][338]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][338]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][338]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][338]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[338]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a337~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a337~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a337~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a337~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][337]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][337]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][337]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][337]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[337]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a336~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a336~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a336~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a336~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][336]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][336]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][336]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][336]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[336]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a335~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a335~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a335~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a335~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][335]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][335]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][335]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][335]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[335]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a334~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a334~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a334~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a334~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][334]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][334]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][334]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][334]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[334]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a333~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a333~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a333~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a333~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][333]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][333]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][333]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][333]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[333]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a332~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a332~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a332~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a332~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][332]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][332]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][332]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][332]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[332]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a331~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a331~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a331~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a331~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][331]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][331]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][331]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][331]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[331]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a330~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a330~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a330~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a330~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][330]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][330]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][330]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][330]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[330]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a329~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a329~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a329~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a329~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][329]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][329]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][329]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][329]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[329]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a328~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a328~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a328~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a328~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][328]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][328]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][328]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][328]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[328]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a327~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a327~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a327~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a327~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][327]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][327]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][327]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][327]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[327]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a326~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a326~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a326~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a326~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][326]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][326]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][326]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][326]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[326]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a325~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a325~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a325~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a325~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][325]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][325]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][325]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][325]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[325]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a324~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a324~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a324~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][324]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][324]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][324]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][324]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[324]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a323~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a323~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a323~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a323~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][323]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][323]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][323]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][323]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[323]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a322~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a322~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a322~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a322~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][322]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][322]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][322]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][322]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[322]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a321~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a321~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a321~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a321~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][321]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][321]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][321]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][321]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[321]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a320~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a320~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a320~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a320~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][320]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][320]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][320]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][320]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[320]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a319~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a319~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a319~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a319~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][319]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][319]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][319]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][319]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[319]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a318~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a318~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a318~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a318~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][318]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][318]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][318]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][318]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[318]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a317~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a317~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a317~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a317~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][317]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][317]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][317]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][317]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[317]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a316~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a316~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a316~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a316~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][316]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][316]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][316]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][316]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[316]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a315~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a315~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a315~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a315~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][315]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][315]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][315]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][315]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[315]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a314~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a314~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a314~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a314~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][314]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][314]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][314]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][314]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[314]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a313~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a313~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a313~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a313~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][313]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][313]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][313]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][313]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[313]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a312~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a312~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a312~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a312~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][312]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][312]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][312]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][312]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[312]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a311~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a311~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a311~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a311~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][311]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][311]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][311]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][311]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[311]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a310~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a310~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a310~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a310~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][310]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][310]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][310]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][310]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[310]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a309~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a309~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a309~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a309~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][309]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][309]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][309]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][309]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[309]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a308~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a308~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a308~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a308~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][308]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][308]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][308]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][308]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[308]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a307~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a307~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a307~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a307~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][307]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][307]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][307]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][307]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[307]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a306~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a306~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a306~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a306~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][306]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][306]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][306]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][306]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[306]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a305~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a305~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a305~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a305~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][305]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][305]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][305]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][305]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[305]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a304~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a304~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a304~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a304~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][304]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][304]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][304]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][304]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[304]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a303~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a303~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a303~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a303~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][303]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][303]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][303]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][303]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[303]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a302~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a302~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a302~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a302~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][302]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][302]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][302]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][302]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[302]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a301~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a301~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a301~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a301~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][301]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][301]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][301]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][301]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[301]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a300~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a300~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a300~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a300~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][300]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][300]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][300]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][300]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[300]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a299~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a299~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a299~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a299~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][299]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][299]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][299]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][299]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[299]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a298~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a298~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a298~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a298~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][298]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][298]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][298]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][298]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[298]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a297~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a297~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a297~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a297~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][297]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][297]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][297]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][297]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[297]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a296~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a296~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a296~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a296~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][296]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][296]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][296]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][296]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[296]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a295~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a295~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a295~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a295~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][295]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][295]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][295]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][295]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[295]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a294~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a294~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a294~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a294~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][294]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][294]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][294]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][294]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[294]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a293~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a293~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a293~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a293~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][293]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][293]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][293]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][293]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[293]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a292~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a292~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a292~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a292~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][292]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][292]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][292]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][292]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[292]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a291~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a291~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a291~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a291~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][291]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][291]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][291]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][291]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a290~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a290~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a290~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a290~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][290]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][290]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][290]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][290]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[290]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a289~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a289~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a289~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a289~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][289]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][289]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][289]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a288~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a288~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a288~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][288]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][288]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][288]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][288]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a287~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a287~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a287~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a287~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][287]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][287]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][287]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][287]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[287]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a286~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a286~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a286~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a286~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][286]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][286]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][286]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[286]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a285~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a285~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a285~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a285~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][285]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][285]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][285]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][285]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[285]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a284~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a284~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a284~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a284~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][284]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][284]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][284]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][284]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[284]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a283~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a283~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a283~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a283~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][283]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][283]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][283]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][283]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[283]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a282~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a282~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a282~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a282~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][282]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][282]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][282]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][282]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[282]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a281~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a281~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a281~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a281~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][281]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][281]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][281]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][281]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[281]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a280~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a280~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a280~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a280~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][280]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][280]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][280]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][280]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[280]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a279~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a279~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a279~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a279~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][279]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][279]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][279]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][279]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[279]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a278~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a278~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a278~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a278~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][278]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][278]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][278]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][278]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[278]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a277~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a277~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a277~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a277~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][277]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][277]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][277]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][277]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[277]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a276~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a276~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a276~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a276~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][276]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][276]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][276]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][276]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[276]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a275~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a275~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a275~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a275~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][275]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][275]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][275]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][275]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[275]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a274~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a274~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a274~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a274~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][274]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][274]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][274]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][274]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[274]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a273~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a273~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a273~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a273~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][273]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][273]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][273]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][273]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[273]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a272~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a272~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a272~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a272~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][272]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][272]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][272]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][272]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[272]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a271~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a271~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a271~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a271~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][271]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][271]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][271]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][271]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[271]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a270~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a270~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a270~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a270~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][270]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][270]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][270]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][270]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[270]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a269~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a269~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a269~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a269~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][269]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][269]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][269]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][269]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[269]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a268~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a268~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a268~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a268~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][268]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][268]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][268]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][268]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[268]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a267~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a267~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a267~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a267~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][267]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][267]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][267]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][267]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[267]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a266~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a266~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a266~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a266~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][266]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][266]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][266]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][266]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[266]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a265~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a265~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a265~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a265~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][265]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][265]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][265]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][265]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[265]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a264~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a264~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a264~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a264~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][264]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][264]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][264]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][264]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[264]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a263~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a263~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a263~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a263~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][263]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][263]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][263]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][263]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[263]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a262~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a262~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a262~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a262~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][262]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][262]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][262]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][262]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[262]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a261~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a261~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a261~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a261~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][261]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][261]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][261]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][261]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[261]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a260~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a260~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a260~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a260~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][260]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][260]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][260]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][260]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[260]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a259~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a259~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a259~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a259~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][259]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][259]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][259]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][259]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[259]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a258~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a258~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a258~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a258~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][258]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][258]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][258]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][258]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[258]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a257~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a257~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a257~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a257~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][257]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][257]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][257]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][257]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[257]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a256~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a256~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a256~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a256~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][256]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][256]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][256]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][256]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[256]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a255~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a255~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a255~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a255~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][255]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][255]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][255]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a254~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a254~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a254~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a254~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][254]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][254]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][254]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a253~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a253~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a253~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a253~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][253]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][253]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][253]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a252~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a252~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a252~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a252~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][252]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][252]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][252]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a251~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a251~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a251~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a251~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][251]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][251]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][251]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][251]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[251]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a250~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a250~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a250~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a250~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][250]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][250]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][250]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][250]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a249~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a249~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a249~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a249~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][249]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][249]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][249]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a248~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a248~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a248~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a248~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][248]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][248]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][248]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][248]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a247~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a247~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a247~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a247~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][247]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][247]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][247]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a246~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a246~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a246~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a246~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][246]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][246]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][246]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a245~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a245~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a245~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a245~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][245]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][245]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a244~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a244~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a244~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a244~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][244]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][244]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][244]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a243~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a243~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a243~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a243~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][243]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][243]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][243]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[243]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a242~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a242~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a242~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a242~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][242]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][242]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][242]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a241~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a241~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a241~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a241~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][241]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][241]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a240~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a240~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a240~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a240~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][240]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][240]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][240]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a239~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a239~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a239~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a239~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][239]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][239]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][239]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][239]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a238~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a238~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a238~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a238~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][238]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][238]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][238]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a237~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a237~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a237~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a237~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][237]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][237]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a236~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a236~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a236~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a236~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][236]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][236]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][236]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a235~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a235~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a235~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a235~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][235]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][235]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][235]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][235]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a234~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a234~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a234~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][234]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][234]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][234]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[234]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a233~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a233~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a233~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a233~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][233]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][233]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][233]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a232~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a232~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a232~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a232~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][232]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][232]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][232]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[232]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a231~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a231~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a231~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a231~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][231]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][231]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][231]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a230~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a230~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a230~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a230~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][230]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][230]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][230]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a229~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a229~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a229~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a229~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][229]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a228~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a228~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a228~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a228~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][228]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][228]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][228]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][228]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a227~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a227~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a227~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a227~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][227]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][227]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][227]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a226~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a226~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a226~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a226~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][226]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][226]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][226]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a225~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a225~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a225~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a225~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][225]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][225]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][225]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a224~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a224~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a224~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a224~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][224]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][224]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][224]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a223~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a223~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a223~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a223~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][223]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a222~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a222~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a222~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a222~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][222]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][222]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][222]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][222]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a221~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a221~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a221~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a221~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][221]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][221]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][221]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][221]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a220~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a220~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a220~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a220~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][220]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][220]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][220]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][220]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a219~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a219~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a219~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a219~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][219]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][219]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a218~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a218~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a218~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a218~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][218]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][218]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][218]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a217~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a217~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a217~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a217~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][217]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][217]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][217]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][217]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a216~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a216~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a216~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a216~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][216]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][216]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][216]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a215~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a215~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a215~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a215~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][215]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][215]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][215]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a214~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a214~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a214~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a214~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][214]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][214]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][214]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a213~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a213~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a213~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a213~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][213]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][213]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][213]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a212~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a212~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a212~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a212~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][212]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][212]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a211~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a211~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a211~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a211~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][211]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][211]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a210~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a210~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a210~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a210~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][210]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][210]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a209~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a209~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a209~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a209~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][209]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][209]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a208~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a208~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a208~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a208~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][208]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][208]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][208]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a207~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a207~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a207~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a207~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][207]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][207]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][207]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a206~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a206~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a206~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a206~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][206]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][206]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][206]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a205~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a205~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a205~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a205~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][205]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][205]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][205]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a204~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a204~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a204~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a204~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][204]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][204]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][204]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][204]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a203~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a203~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a203~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a203~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][203]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][203]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][203]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[203]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a202~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a202~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a202~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a202~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][202]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][202]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][202]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a201~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a201~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a201~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a201~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][201]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][201]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][201]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a200~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a200~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a200~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a200~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][200]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][200]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][200]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a199~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a199~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a199~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a199~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][199]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][199]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][199]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a198~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a198~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a198~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a198~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][198]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][198]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a197~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a197~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a197~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a197~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][197]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][197]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][197]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a196~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a196~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a196~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a196~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][196]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][196]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][196]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a195~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a195~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a195~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a195~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][195]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][195]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][195]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[195]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a194~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a194~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a194~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a194~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][194]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][194]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][194]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a193~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a193~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a193~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a193~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][193]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][193]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][193]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a192~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a192~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a192~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a192~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][192]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][192]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][192]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a191~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a191~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a191~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a191~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][191]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][191]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][191]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a190~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a190~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a190~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a190~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][190]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][190]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][190]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a189~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a189~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a189~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a189~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][189]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a188~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a188~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a188~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a188~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][188]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][188]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][188]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a187~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a187~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a187~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a187~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][187]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][187]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][187]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a186~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a186~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a186~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a186~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][186]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][186]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][186]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a185~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a185~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a185~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a185~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][185]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][185]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][185]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][185]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a184~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a184~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a184~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a184~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][184]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][184]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][184]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a183~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a183~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a183~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a183~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][183]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][183]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][183]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][183]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a182~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a182~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a182~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a182~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][182]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][182]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a181~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a181~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a181~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][181]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][181]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][181]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a180~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a180~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a180~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][180]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][180]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][180]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a179~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a179~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a179~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a179~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][179]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][179]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][179]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a178~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a178~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a178~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a178~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][178]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][178]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][178]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a177~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a177~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a177~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][177]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][177]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][177]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a176~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a176~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a176~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a176~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][176]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][176]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][176]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a175~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a175~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a175~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a175~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][175]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][175]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][175]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a174~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a174~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a174~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a174~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][174]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][174]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][174]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][174]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a173~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a173~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a173~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a173~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][173]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][173]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][173]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a172~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a172~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a172~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a172~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][172]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][172]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][172]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a171~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a171~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a171~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][171]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][171]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][171]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a170~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a170~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a170~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a170~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][170]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][170]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][170]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a169~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a169~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a169~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a169~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][169]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][169]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][169]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a168~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a168~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a168~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a168~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][168]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][168]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][168]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a167~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a167~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a167~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a167~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][167]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][167]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][167]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a166~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a166~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a166~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a166~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][166]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][166]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][166]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a165~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a165~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a165~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a165~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][165]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][165]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][165]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a164~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a164~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a164~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a164~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][164]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][164]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][164]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a163~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a163~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a163~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a163~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][163]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][163]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][163]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a162~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a162~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a162~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a161~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a161~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a161~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a161~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][161]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][161]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][161]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a160~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a160~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a160~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a160~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][160]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][160]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][160]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a159~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a159~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a159~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a159~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][159]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a158~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a158~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a158~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a158~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][158]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][158]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][158]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][158]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a157~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a157~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a157~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a157~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][157]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][157]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][157]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a156~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a156~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a156~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a156~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][156]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][156]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][156]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a155~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a155~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a155~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a155~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][155]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][155]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][155]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a154~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a154~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a154~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a154~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][154]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][154]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][154]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a153~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a153~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a153~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][153]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][153]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][153]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a152~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a152~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a152~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a152~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][152]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][152]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][152]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a151~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a151~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a151~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a151~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][151]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][151]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a150~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a150~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a150~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a150~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][150]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][150]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a149~porta_memory_reg                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a149~porta_we_reg                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a149~porta_datain_reg0                                                                                                                    ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6fe4:auto_generated|ram_block1a149~porta_address_reg0                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][149]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][149]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][149]                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                                                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; scope_clk                                                                                                                                                                                                                                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; clock_divider:Generate_LCD_scope_Clk|outclk~0                                                                                                                                                                                                                                                                                                  ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; audio_controller:audio_control|audio_right_clock                                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[3]                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[7]                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[5]                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[4]                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[6]                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[1]                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[0]                                                                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_right|outdata[2]                                                                                                                                                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1                                                                                                                                                                                                                                                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[7]                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[5]                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[4]                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[1]                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[0]                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; to_slow_clk_interface:interface_actual_audio_data_left|outdata[2]                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1                                                                                                                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; audio_controller:audio_control|audio_right_clock                                                                                                                                                                                                                                                                                               ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; audio_controller:audio_control|audio_clock:u4|LRCK_1X~0                                                                                                                                                                                                                                                                                        ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; audio_controller:audio_control|oAUD_DACDAT                                                                                                                                                                                                                                                                                                     ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]                                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]                                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]                                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]                                                                                                                                                                                                                                                                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]                                                                                                                                                                                      ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]                                                                                                                                                                                                                                                                                  ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK~0                                                                                                                                                                                                                                                                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[21]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_GO                                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|END                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[0]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[0]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK3                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[1]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[3]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[4]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[21]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[22]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[15]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[15]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[14]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[14]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[11]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[11]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[10]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[10]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[4]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[4]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[3]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[0]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[7]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[7]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[12]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[12]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[13]                                                                                                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]                                                                                                                                                                                                                                                                                  ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[9]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[9]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[8]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[2]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[1]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[1]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[5]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[5]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[6]                                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                         ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK~0                                                                                                                                                                                                                                                                                ;
;  Non-clock ports destination node(s) list                                                                                                                                                                ; audio_controller:audio_control|oI2C_SCLK                                                                                                                                                                                                                                                                                                       ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                             ; CLOCK_50                                                                                                                                                                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync2                                                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync1                                                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync2                                                                                                                                                                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync1                                                                                                                                                                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]                                                                                                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[1]                                                                                                                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[1]                                                                                                                                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; edge_detector:detect_start|flip_flop:f3|data_out                                                                                                                                                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg2                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_rbyte_reg                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_op_reg                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe1                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[1]                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[2]                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|b_full                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_bufdly_reg                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[8]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[9]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[10]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[11]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[12]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[13]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[14]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[15]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[16]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[17]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[18]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[19]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[20]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[21]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[22]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[23]                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[0]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[1]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[2]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[3]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[4]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[5]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[6]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[7]                                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[0]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[1]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[2]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[3]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[4]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[5]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[6]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[7]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|power_up_reg                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|write_rstat_reg                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|statreg_int[0]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|start_sppoll_reg                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|start_wrpoll_reg                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|statreg_int[6]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|statreg_int[2]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|statreg_int[3]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|statreg_int[4]                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end1_cyc_reg2                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[3]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[1]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[2]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[0]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[8]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[6]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[7]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[4]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[5]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[2]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[3]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[0]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated|counter_reg_bit[1]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[7]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[6]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[5]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[4]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[3]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[2]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[1]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[0]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|counter_reg_bit[8]                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[7]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[6]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[5]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[4]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[3]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[2]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[1]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[0]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[7]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[6]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[5]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[4]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[3]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[2]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[1]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[8]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[0]                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count|counter_reg_bit[8]                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a7~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[8]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[7]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[6]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[5]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated|counter_reg_bit[4]                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a0~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a1~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a2~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a3~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a4~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a5~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ram_block2a6~portb_address_reg0  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_pgwrop_reg                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|write_reg                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|start_wrpoll_reg2                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|bulk_erase_reg                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|sec_erase_reg                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|fast_read_reg                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|sec_prot_reg                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_fast_read                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_sector_protect                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_byteenable[0]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][8]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_byteenable[1]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][8]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_byteenable[2]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][8]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_byteenable[3]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][8]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_read_rdid                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[19]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[17]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[19]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[20]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[18]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[20]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[21]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[19]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[21]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[22]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[20]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[22]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[23]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[21]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[4]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount[4]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount[5]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount[6]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount[0]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount[1]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount[3]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[23]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[10]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[12]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[11]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[9]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[11]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[10]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[8]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[10]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[9]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[7]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[9]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[8]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[6]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[8]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[7]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[5]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[7]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[6]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[4]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[6]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[5]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[3]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[5]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[4]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[2]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[4]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[3]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[1]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[3]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[2]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[0]                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[2]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[0]                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg_full[3]                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg_full[2]                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg_full[1]                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_write                                                                                                                                                            ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg_full[0]                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[2]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[4]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wren_internal                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_read                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[18]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[16]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[18]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[17]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[15]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[17]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[16]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[14]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[16]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[15]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[13]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[15]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[14]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[12]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[14]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[13]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[11]                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[13]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_addr[12]                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_bulk_erase                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_sector_erase                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_waitrequest                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|local_waitrequest                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_read_status                                                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[6]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[8]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[5]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[7]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[6]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[3]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[5]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[1]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[3]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[0]                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt[2]                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[6]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][6]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[14]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][6]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[22]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][6]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[30]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][6]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[6]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[5]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][5]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[13]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][5]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[21]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][5]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[29]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][5]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[5]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[4]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][4]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[12]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][4]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[20]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][4]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[28]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][4]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[4]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[3]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][3]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[11]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][3]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[19]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][3]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[27]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][3]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[3]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[2]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][2]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[10]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][2]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[18]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][2]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[26]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][2]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[2]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[17]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][1]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[25]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][1]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[9]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][1]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[1]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][1]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[1]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[16]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][0]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[24]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][0]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[8]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][0]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[0]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][0]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[0]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[23]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[2][7]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[31]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[3][7]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[15]                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[1][7]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[7]                                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg[0][7]                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain[7]                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_status_reg                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_rdid_reg                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_secprot_reg1                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|sprot_rstat_reg                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|start_sppoll_reg2                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_read_reg2                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|maxcnt_shift_reg                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[4]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[3]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[2]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[1]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[0]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[6]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[5]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_data_reg[7]                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[2]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[0]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[1]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[6]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[4]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[5]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[7]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[3]                                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[2]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[0]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[1]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[6]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[4]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[5]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[7]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[3]                                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|shift_op_reg                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal                                                                                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal                                                                                                                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|actual_auto_reset_signal                                                                                                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|actual_auto_reset_signal                                                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|actual_auto_reset_signal                                                                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; edge_detector:detect_start|flip_flop:f4|data_out                                                                                                                                                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_read_reg                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end1_cyc_reg                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|cnt_bfend_reg                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[0]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[1]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[2]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[3]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[4]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[5]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[6]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[7]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_read_reg                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_secprot_reg                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_rdid_reg                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[1]                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|shftpgwr_data_reg                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[2]                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe1                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|ncs_reg                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|streg_datain_reg                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|add_msb_reg                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage4_reg                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage3_reg                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage2_reg                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|max_cnt_reg                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe1                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg2                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|do_wrmemadd_reg                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|write_prot_reg                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|buf_empty_reg                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|maxcnt_shift_reg2                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_det_reg                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated|dffe1                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_delay_reg                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[5]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[6]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[0]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[1]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[2]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[3]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[4]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[7]                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[0]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[1]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[2]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[3]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[4]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[5]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[6]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|pgwrbuf_dataout[7]                                                                                                                            ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a12~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a7~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a6~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a0~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a17~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a8~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a9~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a10~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a1~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a2~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a16~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a14~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a15~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a13~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a5~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a3~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a4~porta_address_reg0                       ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a11~porta_address_reg0                      ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2                                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay2                                                                                                                                                                                                                                                                              ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                             ; scope_clk                                                                                                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[0]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[1]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[2]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[3]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[4]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[5]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[6]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[7]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[8]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[9]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[10]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[11]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[12]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[13]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[14]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|captured_data[15]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[0]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[1]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[2]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[3]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[4]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[5]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[6]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[7]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[8]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[9]                                                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[10]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[11]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[12]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[13]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[14]                                                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|captured_data[15]                                                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                                                                                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                                                                                                                                                                                   ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]                                                                                                                                                                                                                                                    ;
;  Reset signal destination node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                                                                                            ; Kbd_ctrl:Kbd_Controller|bit_count[1]                                                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                                                                                            ; Kbd_ctrl:Kbd_Controller|bit_count[0]                                                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                                                                                            ; Kbd_ctrl:Kbd_Controller|bit_count[2]                                                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                                                                                            ; Kbd_ctrl:Kbd_Controller|bit_count[4]                                                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                                                                                            ; Kbd_ctrl:Kbd_Controller|bit_count[3]                                                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "doublesync:ps2c_doublsync|reg2"                                                                                                                            ; Kbd_ctrl:Kbd_Controller|bit_count[5]                                                                                                                                                                                                                                                                                                           ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8]                                                                                                                                                                                                                                                                                              ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10]                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11]                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12]                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13]                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14]                                                                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]"                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15]                                                                                                                                                                                                                                                                          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                ; edge_detector:detect_start|flip_flop:f4|data_out                                                                                                                                                                                                                                                                                               ;
;  Reset signal destination node(s) from clock "clock_divider:Gen_22KHz_clk|outclk"                                                                                                                        ; edge_detector:detect_start|flip_flop:f1|data_out                                                                                                                                                                                                                                                                                               ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                ; audio_controller:audio_control|Reset_Delay:r0|oRESET                                                                                                                                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[5]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[0]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[1]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[2]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[3]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[8]                                                                                                                                                                                                                                                                                   ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[0]                                                                                                                                                                                                                                                                                       ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[1]                                                                                                                                                                                                                                                                                       ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" ; audio_controller:audio_control|audio_clock:u4|BCK_DIV[2]                                                                                                                                                                                                                                                                                       ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|oAUD_BCK"                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]                                                                                                                                                                                                                                                                                  ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|oAUD_BCK"                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]                                                                                                                                                                                                                                                                                  ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|oAUD_BCK"                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]                                                                                                                                                                                                                                                                                  ;
;  Reset signal destination node(s) from clock "audio_controller:audio_control|audio_clock:u4|oAUD_BCK"                                                                                                    ; audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]                                                                                                                                                                                                                                                                                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "CLOCK_50" - (Bus)                                                                                                                                                            ; speed_control:speed_ctr_inst|off_set                                                                                                                                                                                                                                                                                                           ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 2                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "CLOCK_50" - (Bus)                                                                                                                                                            ; speed_control:speed_ctr_inst|div_clk_count                                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 3                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 4                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 5                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 6                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 7                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 8                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 9                       ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 10                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 11                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 12                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9]                                                                                                                                                                                                                                                                                     ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 13                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10]                                                                                                                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 14                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11]                                                                                                                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 15                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12]                                                                                                                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 16                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13]                                                                                                                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 17                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14]                                                                                                                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 18                      ;                                                                                                                                                                                                                                                                                                                                                ;
;  Source node(s) from clock "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" - (Bus)                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15]                                                                                                                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg                                                                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "clock_divider:Generate_LCD_scope_Clk|outclk" - (Bus)                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; speed_control:speed_ctr_inst|off_set[7]~15                                                                                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; speed_control:speed_ctr_inst|off_set[7]~16                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync2                                                                                                                                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~VCC                                                                                                                                                                                                                                                                                                                                                ; 158     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; clock_divider:Gen_1KHz_clk|LessThan0~7                                                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Kbd_ctrl:Kbd_Controller|kbd_reg[6]                                                                                                                                                                                                                                                                                                                  ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]                                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Kbd_ctrl:Kbd_Controller|kbd_reg[8]                                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                                                                                                                                                   ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; clock_divider:Gen_22KHz_clk|LessThan0~22                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage3_reg                                                                                                                                         ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; 401     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                ; 346     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|always1~0                                                                                                                                                                 ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured~0                                                                                                                                                          ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|avl_csr_waitrequest~0                                                                                                                                                     ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_wire~1                                                                                                                                        ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg2                                                                                                                                     ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl                                                                                                                                                       ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_statreg_out_ena~0                                                                                                                             ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_delay_reg                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_write~0                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|avl_csr_waitrequest~2                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_rdid_reg                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_det_reg                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; tone_generator:tone_generator|clock_divider:clockd|LessThan0~35                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; clock_divider:Generate_LCD_scope_Clk|LessThan0~24                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; clock_divider:Gen_2Hz_clk|LessThan0~8                                                                                                                                                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[5]                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[4]                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~1                                                                                                                ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[1]                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~0                                                                                                                ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[0]                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~3                                                                                                                ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux3~4                                                                                                          ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[11]                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[4]                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[10]                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[9]                                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[8]                                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux2~4                                                                                                          ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux1~4                                                                                                          ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux0~4                                                                                                          ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux7~4                                                                                                          ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux6~4                                                                                                          ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux5~4                                                                                                          ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux4~4                                                                                                          ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|alu_operand_b[2]~5                                                                                                                           ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[1]~18                                                                                                                        ; 159     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[0]~12                                                                                                                        ; 159     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[3]~24                                                                                                                        ; 152     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; scope_clk                                                                                                                                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; clock_divider:Generate_LCD_scope_Clk|outclk                                                                                                                                                                                                                                                                                                         ; 3315    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[4]~6                                                                                                                         ; 161     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|port_id[5]~5                                                                                                                                 ; 161     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_write_enable                                                                                                                         ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                       ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 2052    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; 366     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 1092    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; 1523    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                     ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                         ; 356     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]                                                                            ; 358     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0]                                                                            ; 358     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[1]                                                                            ; 358     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[2]                                                                            ; 358     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[3]                                                                            ; 358     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]                                                                            ; 358     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]                                                                            ; 358     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                         ; 359     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                         ; 359     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                         ; 359     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                         ; 359     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                         ; 359     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                         ; 359     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                         ; 359     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                             ; 719     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; clock_divider:Generate_LCD_scope_Clk|outclk                                                                                                                                                                                                                                                                                                         ; 3315    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 2052    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; 1523    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                       ; 1092    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                             ; 719     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; 401     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; 366     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                         ; 359     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                         ; 359     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                         ; 359     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                         ; 359     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                         ; 359     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                         ; 359     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                         ; 359     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0]                                                                            ; 358     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]                                                                            ; 358     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[2]                                                                            ; 358     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[3]                                                                            ; 358     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]                                                                            ; 358     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]                                                                            ; 358     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[1]                                                                            ; 358     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                         ; 356     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                ; 346     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|port_id[5]~5                                                                                                                                 ; 161     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[4]~6                                                                                                                         ; 161     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[0]~12                                                                                                                        ; 159     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[1]~18                                                                                                                        ; 159     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~VCC                                                                                                                                                                                                                                                                                                                                                ; 158     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[3]~24                                                                                                                        ; 152     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|alu_operand_b[2]~5                                                                                                                           ; 152     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                                                                                                                                                   ; 117     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured~0                                                                                                                                                          ; 79      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux7~4                                                                                                          ; 73      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux6~4                                                                                                          ; 71      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux5~4                                                                                                          ; 71      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux0~4                                                                                                          ; 71      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux3~4                                                                                                          ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux2~4                                                                                                          ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux4~4                                                                                                          ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl                                                                                                                                                       ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux1~4                                                                                                          ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|always1~0                                                                                                                                                                 ; 67      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg2                                                                                                                                     ; 66      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_write_enable                                                                                                                         ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~3                                                                                                                ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~1                                                                                                                ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~0                                                                                                                ; 60      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                       ; 59      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]                                                                                                                           ; 52      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]                                                                                                                           ; 52      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 04 19:04:32 2023
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off simple_ipod_solution -c simple_ipod_solution
Info (119006): Selected device 5CSEMA5F31C6 for design "simple_ipod_solution"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger
    Info (332105): create_clock -period 40.000 -name clock_divider:Gen_1KHz_clk|outclk clock_divider:Gen_1KHz_clk|outclk
    Info (332105): create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger
    Info (332105): create_clock -period 40.000 -name doublesync:ps2c_doublsync|reg2 doublesync:ps2c_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]
    Info (332105): create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller|data_ready Kbd_ctrl:Kbd_Controller|data_ready
    Info (332105): create_clock -period 40.000 -name clock_divider:Gen_22KHz_clk|outclk clock_divider:Gen_22KHz_clk|outclk
    Info (332105): create_clock -period 40.000 -name Clock_1Hz Clock_1Hz
    Info (332105): create_clock -period 40.000 -name clock_divider:Gen_2Hz_clk|outclk clock_divider:Gen_2Hz_clk|outclk
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]
    Info (332105): create_clock -period 40.000 -name clock_divider:Generate_LCD_scope_Clk|outclk clock_divider:Generate_LCD_scope_Clk|outclk
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|LRCK_1X audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|oAUD_BCK audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (308035): (High) Rule A103: Design should not contain delay chains. Found 1 delay chains.
    Critical Warning (308012): Node  "scope_clk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 382
Critical Warning (308043): (High) Rule C102: Logic cell should not be used to generate an inverted clock signal. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "audio_controller:audio_control|audio_right_clock" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 5 node(s) related to this rule.
    Critical Warning (308012): Node  "async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_async_sig_reset" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset_gen_1_pulse.qxp Line: -1
    Critical Warning (308012): Node  "async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_async_sig_reset" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset_gen_1_pulse.qxp Line: -1
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|actual_async_sig_reset" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset.qxp Line: -1
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|actual_async_sig_reset" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset.qxp Line: -1
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|actual_async_sig_reset" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset.qxp Line: -1
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 285 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset_gen_1_pulse.qxp Line: -1
    Critical Warning (308012): Node  "async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset_gen_1_pulse.qxp Line: -1
    Critical Warning (308012): Node  "async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset_gen_1_pulse.qxp Line: -1
    Critical Warning (308012): Node  "async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset_gen_1_pulse.qxp Line: -1
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[22]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[10]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[11]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[12]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[13]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[14]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[15]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[16]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[17]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[18]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[19]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[20]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[21]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[26]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[23]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[24]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[25]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[30]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[27]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[28]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[29]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|off_set[31]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Critical Warning (308012): Node  "doublesync:key2_doublsync|reg2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/doublesync.v Line: 19
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[10]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[11]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[12]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[13]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[14]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[15]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[16]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[17]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[18]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[19]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[20]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[21]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[22]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[23]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[24]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[25]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[26]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[27]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[28]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[29]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[30]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "speed_control:speed_ctr_inst|div_clk_count[31]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Critical Warning (308012): Node  "scope_sampling_clock_count[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[10]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[11]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[12]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[13]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[14]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "scope_sampling_clock_count[15]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 577
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "FSM_controller:ctr_dut|audio_data[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/FSM_controller.sv Line: 72
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[10]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[11]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[12]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[13]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[14]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[15]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 127
    Critical Warning (308012): Node  "key2ascii:kbd2ascii|ascii_code[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/key2ascii.v Line: 9
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "key2ascii:kbd2ascii|ascii_code[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/key2ascii.v Line: 9
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "key2ascii:kbd2ascii|ascii_code[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/key2ascii.v Line: 9
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "key2ascii:kbd2ascii|ascii_code[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/key2ascii.v Line: 9
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "key2ascii:kbd2ascii|ascii_code[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/key2ascii.v Line: 9
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "key2ascii:kbd2ascii|ascii_code[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/key2ascii.v Line: 9
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "key2ascii:kbd2ascii|ascii_code[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/key2ascii.v Line: 9
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[11]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[10]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[11]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[10]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "tone_generator:tone_generator|clock_divider:clockd|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[15]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[14]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[13]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelB|captured_data[12]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[15]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[14]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[13]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "scope_capture:LCD_scope_channelA|captured_data[12]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/scope_capture.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
    Critical Warning (308012): Node  "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/to_slow_clk_interface.qxp Line: -1
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 3 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "doublesync:user_scope_enable_sync1|reg2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/doublesync.v Line: 19
    Critical Warning (308012): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Critical Warning (308012): Node  "tone_generator:tone_generator|clock_divider:clockd|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
Warning (308020): (Medium) Rule A104: Design should not contain ripple clock structures. Found 3 ripple clock structure(s) related to this rule.
    Warning (308010): Node  "clock_divider:Gen_1KHz_clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Warning (308010): Node  "clock_divider:Gen_2Hz_clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Warning (308010): Node  "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 1 node(s) related to this rule.
    Warning (308010): Node  "audio_controller:audio_control|audio_right_clock" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 18 nodes related to this rule.
    Warning (308010): Node  "speed_up_event_trigger" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 529
    Warning (308010): Node  "clock_divider:Gen_1KHz_clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Warning (308010): Node  "speed_down_event_trigger" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 530
    Warning (308010): Node  "Kbd_ctrl:Kbd_Controller|data_ready" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 30
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 75
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 75
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 75
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 75
    Warning (308010): Node  "clock_divider:Gen_22KHz_clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Warning (308010): Node  "Clock_1Hz" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 220
    Warning (308010): Node  "clock_divider:Gen_2Hz_clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Warning (308010): Node  "clock_divider:Generate_LCD_scope_Clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Warning (308010): Node  "audio_controller:audio_control|audio_right_clock" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
    Warning (308010): Node  "audio_controller:audio_control|audio_clock:u4|LRCK_1X" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
    Warning (308010): Node  "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
    Warning (308010): Node  "audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
    Warning (308010): Node  "audio_controller:audio_control|audio_clock:u4|oAUD_BCK" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
    Warning (308010): Node  "audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule.
    Warning (308010): Node  "CLOCK_50" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 66
    Warning (308010): Node  "scope_clk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 382
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 4 node(s) related to this rule.
    Warning (308010): Node  "Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset.qxp Line: -1
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 75
    Warning (308010): Node  "edge_detector:detect_start|flip_flop:f4|data_out" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/edge_detector.sv Line: 15
    Warning (308010): Node  "audio_controller:audio_control|Reset_Delay:r0|oRESET" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 18 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "speed_control:speed_ctr_inst|off_set (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Warning (308010): Node  "speed_control:speed_ctr_inst|div_clk_count (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 26
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
    Warning (308010): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15] (Bus)" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 162
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 93 node(s) with highest fan-out.
    Info (308011): Node  "speed_control:speed_ctr_inst|off_set[7]~15" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Info (308011): Node  "speed_control:speed_ctr_inst|off_set[7]~16" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/speed_control.sv Line: 13
    Info (308011): Node  "async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/async_trap_and_reset_gen_1_pulse.qxp Line: -1
    Info (308011): Node  "~VCC"
    Info (308011): Node  "clock_divider:Gen_1KHz_clk|LessThan0~7" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 18
    Info (308011): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Info (308011): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Info (308011): Node  "Kbd_ctrl:Kbd_Controller|kbd_reg[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Kbd_ctrl.v Line: 54
    Info (308011): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 75
    Info (308011): Node  "clock_divider:Gen_22KHz_clk|LessThan0~22" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 18
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage3_reg" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "~GND"
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|always1~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|avl_csr_waitrequest~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_wire~1" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_statreg_out_ena~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_delay_reg" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_write~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|avl_csr_waitrequest~2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_rdid_reg" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_det_reg" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "tone_generator:tone_generator|clock_divider:clockd|LessThan0~35" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 18
    Info (308011): Node  "clock_divider:Generate_LCD_scope_Clk|LessThan0~24" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 18
    Info (308011): Node  "clock_divider:Gen_2Hz_clk|LessThan0~8" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 18
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~1" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~3" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux3~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[11]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[10]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[9]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[8]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux2~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux1~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux0~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux7~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux6~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux5~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux4~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|alu_operand_b[2]~5" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[1]~18" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[0]~12" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[3]~24" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "scope_clk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/simple_ipod_solution.sv Line: 382
    Info (308011): Node  "clock_divider:Generate_LCD_scope_Clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[4]~6" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|port_id[5]~5" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_write_enable" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 247
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 835
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1001
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 889
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 623
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "clock_divider:Generate_LCD_scope_Clk|outclk" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/clock_divider.sv Line: 7
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1001
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 835
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 1322
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[2]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[3]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[1]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/db/cntr_4vi.tdf Line: 34
    Info (308011): Node  "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 623
    Info (308011): Node  "~GND"
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|port_id[5]~5" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[4]~6" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[0]~12" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[1]~18" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "~VCC"
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_address[3]~24" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|alu_operand_b[2]~5" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/Write_Kbd_To_Scope_LCD.v Line: 75
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux7~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux6~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux5~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux0~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux3~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux2~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux4~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Mux1~4" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|always1~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg2" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/flash.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|scratch_write_enable" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~3" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~1" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~0" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/audio_controller.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
    Info (308011): Node  "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]" File: C:/Users/xiech/Github/CPEN311_S1/LAB/Chenghao_Xie_91563809_Lab_2/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp Line: -1
Info (308006): Design Assistant information: finished post-synthesis analysis of current design -- generated 143 information messages and 341 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 353 warnings
    Info: Peak virtual memory: 5238 megabytes
    Info: Processing ended: Sun Jun 04 19:04:38 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


