<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'region/n' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:14:15.860+0900" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'region/numc' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:14:15.852+0900" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'region/numa' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:14:15.849+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-1018] Consider increasing the depth of FIFO c_buf (from conv_U0 to store_c_U0) to 2 to improve performance and/or avoid deadlocks." projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:14:10.832+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/nodf_module_interface.sv:4]&#xA;Starting static elaboration&#xA;Pass Through NonSizing Optimizer&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.region_region_entry64&#xA;Compiling module xil_defaultlib.region_load_a_a_buf_data_1_ram&#xA;Compiling module xil_defaultlib.region_load_a_a_buf_data_1(DataW...&#xA;Compiling module xil_defaultlib.region_mul_32ns_32ns_64_1_1_Mult...&#xA;Compiling module xil_defaultlib.region_mul_32ns_32ns_64_1_1(ID=1...&#xA;Compiling module xil_defaultlib.region_mul_64ns_32ns_96_1_1_Mult...&#xA;Compiling module xil_defaultlib.region_mul_64ns_32ns_96_1_1(ID=1...&#xA;Compiling module xil_defaultlib.region_mac_muladd_7s_7s_7ns_7_4_...&#xA;Compiling module xil_defaultlib.region_load_a&#xA;Compiling module xil_defaultlib.region_load_b&#xA;Compiling module xil_defaultlib.region_conv_b_buf_data_ram&#xA;Compiling module xil_defaultlib.region_conv_b_buf_data(DataWidth...&#xA;Compiling module xil_defaultlib.region_conv_local_c_ram&#xA;Compiling module xil_defaultlib.region_conv_local_c(DataWidth=32...&#xA;Compiling module xil_defaultlib.region_mul_7s_7s_7_1_1_Multiplie...&#xA;Compiling module xil_defaultlib.region_mul_7s_7s_7_1_1(ID=1,NUM_...&#xA;Compiling module xil_defaultlib.region_mul_32s_32s_32_1_1_Multip...&#xA;Compiling module xil_defaultlib.region_mul_32s_32s_32_1_1(ID=1,N...&#xA;Compiling module xil_defaultlib.region_mac_muladd_7s_7s_7s_7_4_1...&#xA;Compiling module xil_defaultlib.region_conv&#xA;Compiling module xil_defaultlib.region_store_c_tmp_data_ram&#xA;Compiling module xil_defaultlib.region_store_c_tmp_data(DataWidt...&#xA;Compiling module xil_defaultlib.region_store_c&#xA;Compiling module xil_defaultlib.region_fifo_w32_d2_S_shiftReg&#xA;Compiling module xil_defaultlib.region_fifo_w32_d2_S&#xA;Compiling module xil_defaultlib.region_fifo_w32_d3_S_shiftReg&#xA;Compiling module xil_defaultlib.region_fifo_w32_d3_S&#xA;Compiling module xil_defaultlib.region_fifo_w3200_d1_S_shiftReg&#xA;Compiling module xil_defaultlib.region_fifo_w3200_d1_S&#xA;Compiling module xil_defaultlib.region_start_for_load_a_U0_shift...&#xA;Compiling module xil_defaultlib.region_start_for_load_a_U0&#xA;Compiling module xil_defaultlib.region_start_for_load_b_U0_shift...&#xA;Compiling module xil_defaultlib.region_start_for_load_b_U0&#xA;Compiling module xil_defaultlib.region_start_for_conv_U0_shiftRe...&#xA;Compiling module xil_defaultlib.region_start_for_conv_U0&#xA;Compiling module xil_defaultlib.region_start_for_store_c_U0_shif...&#xA;Compiling module xil_defaultlib.region_start_for_store_c_U0&#xA;Compiling module xil_defaultlib.region&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_region_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot region&#xA;&#xA;&#xA;****** Webtalk v2020.1 (64-bit)&#xA;  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020&#xA;  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020&#xA;    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/xsim.dir/region/webtalk/xsim_webtalk.tcl -notrace" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:34.697+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_fifo_interface.sv:4]" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:23.248+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:23.246+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/sumin/workspace/FPGA/test/reuse_test/solution1/sim/verilog/df_process_interface.sv:4]" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:23.244+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:23.238+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:23.236+0900" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:23.028+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="reuse_test" solutionName="solution1" date="2022-07-21T01:15:17.873+0900" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
