<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5AST-138B" package="FCPBGA676A" speed="2" partNumber="GW5AST-LV138FPG676AC2/I1"/>
    <FileList>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SP_256x21.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SP_256x32.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SRAM_SDPB.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SoCFull.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/addr_trans.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/alu.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/axi_bridge.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bank_switch.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/btb.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bufg.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_capture.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/cmos_pll.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcache.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcfifo_ctrl.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr3_memory_interface.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_2fifo_top.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_ctrl.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_pll.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/div.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_clk_drv.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_enc.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_phy.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/gowin_pll.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/i2c_com.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/icache.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/id_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/lcd_disp.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_burst.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mul.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu_top.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/perf_counter.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/power_on_delay.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/raminfr.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/reg_config.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/regfile.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_clgen.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_defines.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_shift.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top_apb.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tb_rwfifo.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tlb_entry.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tmds_pll.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tools.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_receiver.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_regs.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_rfifo.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_sync_flops.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_tfifo.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_top_apb.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_transmitter.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/xilinx2gowin.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="enable_dsrm" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/cyh/chiplab/fpga/gowin/system_run/jcs/impl/gwsynthesis/jcs.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="top_module" value="SoCFull"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
