// Seed: 2097378202
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  reg id_5;
  always @* begin
    id_5 <= 1;
  end
  assign id_1 = 1;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3
);
  initial begin
    id_2 = 1;
  end
endmodule
