-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w16a16/amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block6.vhd
-- Created: 2025-02-19 19:19:31
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block6
-- Source Path: model_pqt_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 5/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block6 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block6;


ARCHITECTURE rtl OF amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block6 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f87a", X"f5dc", X"26d0", X"f8a8", X"f835", X"23df", X"0392", X"005a", X"1275", X"e2de", X"e7a0", X"11de", X"ef55", X"03ef",
                                                        X"fa91", X"fcf5", X"f96b", X"fd3b", X"f30b", X"0dda", X"f320", X"fc78", X"f654", X"0605", X"02a8", X"f48c", X"f476", X"0c04",
                                                        X"0734", X"02f0", X"e73d", X"fdd3", X"263f", X"f1cd", X"08b7", X"fbb3", X"ec68", X"f882", X"04c9", X"ec2c", X"2265", X"12a2",
                                                        X"ffd6", X"f4fd", X"fda3", X"076f", X"12c6", X"1ac4", X"f90a", X"fe91", X"fcfb", X"f31c", X"03d4", X"f4e6", X"fa90", X"f3ce",
                                                        X"fc59", X"f5dc", X"1652", X"1dfe", X"0880", X"0c52", X"2040", X"fcce", X"fff7", X"0e3c", X"f2ae", X"f598", X"0880", X"feff",
                                                        X"ffb3", X"120e", X"2034", X"099d", X"002a", X"fa32", X"f479", X"1865", X"f6f7", X"236b", X"284f", X"1296", X"ead8", X"f5f9",
                                                        X"0e5f", X"081c", X"17e1", X"f85a", X"092f", X"f96e", X"1ec8", X"e304", X"0d4b", X"f126", X"248e", X"fbb9", X"f87a", X"1cbc",
                                                        X"fb83", X"0a9b", X"edeb", X"0090", X"1fcc", X"f4d6", X"fe69", X"f9e6", X"ee8b", X"161d", X"1e38", X"0192", X"03c6", X"007b",
                                                        X"f430", X"e9b4", X"f4ec", X"f49a", X"f96c", X"1828", X"f79f", X"08a4", X"1aaf", X"f6d0", X"0534", X"f620", X"105a", X"fff0",
                                                        X"1b0b", X"febc");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"febc";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

