Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 18:52:21 2019
| Host         : Photonics running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file encode_b_timing_summary_routed.rpt -pb encode_b_timing_summary_routed.pb -rpx encode_b_timing_summary_routed.rpx -warn_on_violation
| Design       : encode_b
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 47 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.408        0.000                      0                   68        0.109        0.000                      0                   68        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.408        0.000                      0                   68        0.144        0.000                      0                   68        4.500        0.000                       0                    48  
sys_clk_pin         8.408        0.000                      0                   68        0.144        0.000                      0                   68        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 8.408        0.000                      0                   68        0.109        0.000                      0                   68  
clk           sys_clk_pin         8.408        0.000                      0                   68        0.109        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.718ns (46.343%)  route 0.831ns (53.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.299     6.722 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     6.722    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    15.130    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.746ns (45.997%)  route 0.876ns (54.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.467    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.327     6.794 r  encode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    encode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.075    15.212    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.746ns (47.296%)  route 0.831ns (52.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.327     6.750 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.750    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.075    15.176    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.715ns (50.126%)  route 0.711ns (49.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.711     6.306    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.296     6.602 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.602    encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.029    15.169    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.715ns (50.382%)  route 0.704ns (49.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.704     6.299    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.296     6.595 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.595    encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.171    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.063    51.708    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047    51.563    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.563    
                         arrival time                          51.708    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=1, routed)           0.119    51.763    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/o[3]_4
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.076    51.592    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.592    
                         arrival time                          51.763    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.048     1.846 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.846    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.107     1.648    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.843    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.091     1.632    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/p_0_out
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/CLK
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDSE (Hold_fdse_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.360ns  (logic 0.226ns (62.805%)  route 0.134ns (37.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    41.503    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128    41.631 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.134    41.765    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.098    41.863 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/reg_array[0].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    41.863    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/dout_temp
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    42.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.499    41.519    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121    41.640    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.640    
                         arrival time                          41.863    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     encode_b_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     encode_b_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     encode_b_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.718ns (46.343%)  route 0.831ns (53.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.299     6.722 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     6.722    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    15.130    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.746ns (45.997%)  route 0.876ns (54.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.467    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.327     6.794 r  encode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    encode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.075    15.212    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.746ns (47.296%)  route 0.831ns (52.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.327     6.750 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.750    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.075    15.176    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.715ns (50.126%)  route 0.711ns (49.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.711     6.306    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.296     6.602 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.602    encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.029    15.169    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.715ns (50.382%)  route 0.704ns (49.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.704     6.299    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.296     6.595 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.595    encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.171    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.063    51.708    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047    51.563    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.563    
                         arrival time                          51.708    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=1, routed)           0.119    51.763    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/o[3]_4
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.076    51.592    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.592    
                         arrival time                          51.763    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.048     1.846 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.846    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.107     1.648    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.843    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.091     1.632    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/p_0_out
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/CLK
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X2Y91          FDSE (Hold_fdse_C_CE)       -0.016     1.500    encode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.360ns  (logic 0.226ns (62.805%)  route 0.134ns (37.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    41.503    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128    41.631 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.134    41.765    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.098    41.863 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/reg_array[0].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    41.863    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/dout_temp
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    42.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.499    41.519    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121    41.640    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.640    
                         arrival time                          41.863    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     encode_b_default_clock_driver/clockdriver_x1/clk_num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     encode_b_default_clock_driver/clockdriver_x1/clk_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     encode_b_default_clock_driver/clockdriver_x1/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[2].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[3].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.718ns (46.343%)  route 0.831ns (53.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.299     6.722 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     6.722    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    15.130    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.746ns (45.997%)  route 0.876ns (54.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.467    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.327     6.794 r  encode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    encode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.075    15.212    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.746ns (47.296%)  route 0.831ns (52.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.327     6.750 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.750    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.075    15.176    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.715ns (50.126%)  route 0.711ns (49.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.711     6.306    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.296     6.602 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.602    encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.029    15.169    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.715ns (50.382%)  route 0.704ns (49.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.704     6.299    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.296     6.595 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.595    encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.171    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.063    51.708    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047    51.599    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.599    
                         arrival time                          51.708    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@50.000ns - sys_clk_pin rise@50.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=1, routed)           0.119    51.763    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/o[3]_4
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.076    51.628    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.628    
                         arrival time                          51.763    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.048     1.846 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.846    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
                         clock uncertainty            0.035     1.577    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.107     1.684    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.843    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
                         clock uncertainty            0.035     1.577    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.091     1.668    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/p_0_out
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/CLK
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDSE (Hold_fdse_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@40.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        0.360ns  (logic 0.226ns (62.805%)  route 0.134ns (37.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    41.503    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128    41.631 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.134    41.765    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.098    41.863 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/reg_array[0].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    41.863    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/dout_temp
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    42.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.499    41.519    
                         clock uncertainty            0.035    41.555    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121    41.676    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.676    
                         arrival time                          41.863    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.718ns (46.343%)  route 0.831ns (53.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.299     6.722 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     6.722    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    15.130    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.746ns (45.997%)  route 0.876ns (54.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.876     6.467    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.327     6.794 r  encode_b_default_clock_driver/clockdriver/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    encode_b_default_clock_driver/clockdriver/p_0_in[2]
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.297    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)        0.075    15.212    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.746ns (47.296%)  route 0.831ns (52.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.621     5.172    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.419     5.591 f  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/Q
                         net (fo=5, routed)           0.831     6.423    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.327     6.750 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     6.750    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.075    15.176    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[2]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.760%)  route 0.541ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=5, routed)           0.541     6.172    encode_b_default_clock_driver/clockdriver/cnt_clr_dly
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.875    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[4]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.670    encode_b_default_clock_driver/clockdriver/clk_num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.715ns (50.126%)  route 0.711ns (49.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.711     6.306    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.296     6.602 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.602    encode_b_default_clock_driver/clockdriver_x0/clk_num[1]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.029    15.169    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.715ns (50.382%)  route 0.704ns (49.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.175    encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.594 f  encode_b_default_clock_driver/clockdriver_x0/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=3, routed)           0.704     6.299    encode_b_default_clock_driver/clockdriver_x0/cnt_clr_dly
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.296     6.595 r  encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.595    encode_b_default_clock_driver/clockdriver_x0/clk_num[2]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.877    encode_b_default_clock_driver/clockdriver_x0/CLK
    SLICE_X0Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.171    encode_b_default_clock_driver/clockdriver_x0/clk_num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[1].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=2, routed)           0.063    51.708    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/o[1]_2
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.047    51.599    encode_b_struct/serial_to_parallel/fd_array[2].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.599    
                         arrival time                          51.708    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@50.000ns - clk rise@50.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    50.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    51.503    encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/CLK
    SLICE_X0Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141    51.644 r  encode_b_struct/serial_to_parallel/fd_array[3].comp/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/Q
                         net (fo=1, routed)           0.119    51.763    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/o[3]_4
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    50.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    51.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    52.019    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502    51.516    
                         clock uncertainty            0.035    51.552    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.076    51.628    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                        -51.628    
                         arrival time                          51.763    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.014%)  route 0.155ns (44.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.048     1.846 r  encode_b_default_clock_driver/clockdriver/temp_ce_vec/O
                         net (fo=1, routed)           0.000     1.846    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/temp_ce_vec__0
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
                         clock uncertainty            0.035     1.577    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.107     1.684    encode_b_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[4].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.618%)  route 0.155ns (45.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.502    encode_b_default_clock_driver/clockdriver/CLK
    SLICE_X4Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  encode_b_default_clock_driver/clockdriver/clk_num_reg[3]/Q
                         net (fo=4, routed)           0.155     1.798    encode_b_default_clock_driver/clockdriver/clk_num_reg__0[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  encode_b_default_clock_driver/clockdriver/i0/O
                         net (fo=1, routed)           0.000     1.843    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/cnt_clr
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     2.020    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y94          FDRE                                         r  encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.478     1.541    
                         clock uncertainty            0.035     1.577    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.091     1.668    encode_b_default_clock_driver/clockdriver/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/fd_array[3].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/fd_array[5].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/p_0_out
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDRE (Hold_fdre_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/src_ce_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.503    encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X3Y91          FDRE                                         r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  encode_b_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[0].ce_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=7, routed)           0.068     1.713    encode_b_struct/parallel_to_serial/p_0_out
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     2.019    encode_b_struct/parallel_to_serial/CLK
    SLICE_X2Y91          FDSE                                         r  encode_b_struct/parallel_to_serial/src_ce_reg/C
                         clock pessimism             -0.502     1.516    
                         clock uncertainty            0.035     1.552    
    SLICE_X2Y91          FDSE (Hold_fdse_C_CE)       -0.016     1.536    encode_b_struct/parallel_to_serial/src_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@40.000ns - clk rise@40.000ns)
  Data Path Delay:        0.360ns  (logic 0.226ns (62.805%)  route 0.134ns (37.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   5    Hold  -start 4  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    40.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    40.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590    41.503    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/CLK
    SLICE_X1Y91          FDRE                                         r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128    41.631 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=4, routed)           0.134    41.765    encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/serial_to_parallel_dout_net[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.098    41.863 r  encode_b_struct/serial_to_parallel/fd_array[4].capture/has_latency.fd_array[1].reg_comp_1/reg_array[0].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    41.863    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/dout_temp
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    40.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    41.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860    42.019    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/CLK
    SLICE_X2Y91          FDRE                                         r  encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism             -0.499    41.519    
                         clock uncertainty            0.035    41.555    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121    41.676    encode_b_struct/parallel_to_serial/latency_gt_0.data_reg/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                        -41.676    
                         arrival time                          41.863    
  -------------------------------------------------------------------
                         slack                                  0.187    





