
APC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000343c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  080035d4  080035d4  000045d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003714  08003714  0000508c  2**0
                  CONTENTS
  4 .ARM          00000008  08003714  08003714  00004714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800371c  0800371c  0000508c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800371c  0800371c  0000471c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003720  08003720  00004720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08003724  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  20000090  080037b0  00005090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  080037b0  0000536c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000090c0  00000000  00000000  000050bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000194a  00000000  00000000  0000e17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c0  00000000  00000000  0000fac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005ec  00000000  00000000  00010288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015607  00000000  00000000  00010874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ac7  00000000  00000000  00025e7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085608  00000000  00000000  0002f942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4f4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f50  00000000  00000000  000b4f90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000b6ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080035bc 	.word	0x080035bc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	080035bc 	.word	0x080035bc

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	@ 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	3c01      	subs	r4, #1
 8000324:	bf28      	it	cs
 8000326:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800032a:	d2e9      	bcs.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_uldivmod>:
 8000560:	b953      	cbnz	r3, 8000578 <__aeabi_uldivmod+0x18>
 8000562:	b94a      	cbnz	r2, 8000578 <__aeabi_uldivmod+0x18>
 8000564:	2900      	cmp	r1, #0
 8000566:	bf08      	it	eq
 8000568:	2800      	cmpeq	r0, #0
 800056a:	bf1c      	itt	ne
 800056c:	f04f 31ff 	movne.w	r1, #4294967295
 8000570:	f04f 30ff 	movne.w	r0, #4294967295
 8000574:	f000 b96a 	b.w	800084c <__aeabi_idiv0>
 8000578:	f1ad 0c08 	sub.w	ip, sp, #8
 800057c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000580:	f000 f806 	bl	8000590 <__udivmoddi4>
 8000584:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000588:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800058c:	b004      	add	sp, #16
 800058e:	4770      	bx	lr

08000590 <__udivmoddi4>:
 8000590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000594:	9d08      	ldr	r5, [sp, #32]
 8000596:	460c      	mov	r4, r1
 8000598:	2b00      	cmp	r3, #0
 800059a:	d14e      	bne.n	800063a <__udivmoddi4+0xaa>
 800059c:	4694      	mov	ip, r2
 800059e:	458c      	cmp	ip, r1
 80005a0:	4686      	mov	lr, r0
 80005a2:	fab2 f282 	clz	r2, r2
 80005a6:	d962      	bls.n	800066e <__udivmoddi4+0xde>
 80005a8:	b14a      	cbz	r2, 80005be <__udivmoddi4+0x2e>
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	4091      	lsls	r1, r2
 80005b0:	fa20 f303 	lsr.w	r3, r0, r3
 80005b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80005b8:	4319      	orrs	r1, r3
 80005ba:	fa00 fe02 	lsl.w	lr, r0, r2
 80005be:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005c2:	fa1f f68c 	uxth.w	r6, ip
 80005c6:	fbb1 f4f7 	udiv	r4, r1, r7
 80005ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80005ce:	fb07 1114 	mls	r1, r7, r4, r1
 80005d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005d6:	fb04 f106 	mul.w	r1, r4, r6
 80005da:	4299      	cmp	r1, r3
 80005dc:	d90a      	bls.n	80005f4 <__udivmoddi4+0x64>
 80005de:	eb1c 0303 	adds.w	r3, ip, r3
 80005e2:	f104 30ff 	add.w	r0, r4, #4294967295
 80005e6:	f080 8112 	bcs.w	800080e <__udivmoddi4+0x27e>
 80005ea:	4299      	cmp	r1, r3
 80005ec:	f240 810f 	bls.w	800080e <__udivmoddi4+0x27e>
 80005f0:	3c02      	subs	r4, #2
 80005f2:	4463      	add	r3, ip
 80005f4:	1a59      	subs	r1, r3, r1
 80005f6:	fa1f f38e 	uxth.w	r3, lr
 80005fa:	fbb1 f0f7 	udiv	r0, r1, r7
 80005fe:	fb07 1110 	mls	r1, r7, r0, r1
 8000602:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000606:	fb00 f606 	mul.w	r6, r0, r6
 800060a:	429e      	cmp	r6, r3
 800060c:	d90a      	bls.n	8000624 <__udivmoddi4+0x94>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 31ff 	add.w	r1, r0, #4294967295
 8000616:	f080 80fc 	bcs.w	8000812 <__udivmoddi4+0x282>
 800061a:	429e      	cmp	r6, r3
 800061c:	f240 80f9 	bls.w	8000812 <__udivmoddi4+0x282>
 8000620:	4463      	add	r3, ip
 8000622:	3802      	subs	r0, #2
 8000624:	1b9b      	subs	r3, r3, r6
 8000626:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800062a:	2100      	movs	r1, #0
 800062c:	b11d      	cbz	r5, 8000636 <__udivmoddi4+0xa6>
 800062e:	40d3      	lsrs	r3, r2
 8000630:	2200      	movs	r2, #0
 8000632:	e9c5 3200 	strd	r3, r2, [r5]
 8000636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800063a:	428b      	cmp	r3, r1
 800063c:	d905      	bls.n	800064a <__udivmoddi4+0xba>
 800063e:	b10d      	cbz	r5, 8000644 <__udivmoddi4+0xb4>
 8000640:	e9c5 0100 	strd	r0, r1, [r5]
 8000644:	2100      	movs	r1, #0
 8000646:	4608      	mov	r0, r1
 8000648:	e7f5      	b.n	8000636 <__udivmoddi4+0xa6>
 800064a:	fab3 f183 	clz	r1, r3
 800064e:	2900      	cmp	r1, #0
 8000650:	d146      	bne.n	80006e0 <__udivmoddi4+0x150>
 8000652:	42a3      	cmp	r3, r4
 8000654:	d302      	bcc.n	800065c <__udivmoddi4+0xcc>
 8000656:	4290      	cmp	r0, r2
 8000658:	f0c0 80f0 	bcc.w	800083c <__udivmoddi4+0x2ac>
 800065c:	1a86      	subs	r6, r0, r2
 800065e:	eb64 0303 	sbc.w	r3, r4, r3
 8000662:	2001      	movs	r0, #1
 8000664:	2d00      	cmp	r5, #0
 8000666:	d0e6      	beq.n	8000636 <__udivmoddi4+0xa6>
 8000668:	e9c5 6300 	strd	r6, r3, [r5]
 800066c:	e7e3      	b.n	8000636 <__udivmoddi4+0xa6>
 800066e:	2a00      	cmp	r2, #0
 8000670:	f040 8090 	bne.w	8000794 <__udivmoddi4+0x204>
 8000674:	eba1 040c 	sub.w	r4, r1, ip
 8000678:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800067c:	fa1f f78c 	uxth.w	r7, ip
 8000680:	2101      	movs	r1, #1
 8000682:	fbb4 f6f8 	udiv	r6, r4, r8
 8000686:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800068a:	fb08 4416 	mls	r4, r8, r6, r4
 800068e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000692:	fb07 f006 	mul.w	r0, r7, r6
 8000696:	4298      	cmp	r0, r3
 8000698:	d908      	bls.n	80006ac <__udivmoddi4+0x11c>
 800069a:	eb1c 0303 	adds.w	r3, ip, r3
 800069e:	f106 34ff 	add.w	r4, r6, #4294967295
 80006a2:	d202      	bcs.n	80006aa <__udivmoddi4+0x11a>
 80006a4:	4298      	cmp	r0, r3
 80006a6:	f200 80cd 	bhi.w	8000844 <__udivmoddi4+0x2b4>
 80006aa:	4626      	mov	r6, r4
 80006ac:	1a1c      	subs	r4, r3, r0
 80006ae:	fa1f f38e 	uxth.w	r3, lr
 80006b2:	fbb4 f0f8 	udiv	r0, r4, r8
 80006b6:	fb08 4410 	mls	r4, r8, r0, r4
 80006ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80006be:	fb00 f707 	mul.w	r7, r0, r7
 80006c2:	429f      	cmp	r7, r3
 80006c4:	d908      	bls.n	80006d8 <__udivmoddi4+0x148>
 80006c6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ca:	f100 34ff 	add.w	r4, r0, #4294967295
 80006ce:	d202      	bcs.n	80006d6 <__udivmoddi4+0x146>
 80006d0:	429f      	cmp	r7, r3
 80006d2:	f200 80b0 	bhi.w	8000836 <__udivmoddi4+0x2a6>
 80006d6:	4620      	mov	r0, r4
 80006d8:	1bdb      	subs	r3, r3, r7
 80006da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006de:	e7a5      	b.n	800062c <__udivmoddi4+0x9c>
 80006e0:	f1c1 0620 	rsb	r6, r1, #32
 80006e4:	408b      	lsls	r3, r1
 80006e6:	fa22 f706 	lsr.w	r7, r2, r6
 80006ea:	431f      	orrs	r7, r3
 80006ec:	fa20 fc06 	lsr.w	ip, r0, r6
 80006f0:	fa04 f301 	lsl.w	r3, r4, r1
 80006f4:	ea43 030c 	orr.w	r3, r3, ip
 80006f8:	40f4      	lsrs	r4, r6
 80006fa:	fa00 f801 	lsl.w	r8, r0, r1
 80006fe:	0c38      	lsrs	r0, r7, #16
 8000700:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000704:	fbb4 fef0 	udiv	lr, r4, r0
 8000708:	fa1f fc87 	uxth.w	ip, r7
 800070c:	fb00 441e 	mls	r4, r0, lr, r4
 8000710:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000714:	fb0e f90c 	mul.w	r9, lr, ip
 8000718:	45a1      	cmp	r9, r4
 800071a:	fa02 f201 	lsl.w	r2, r2, r1
 800071e:	d90a      	bls.n	8000736 <__udivmoddi4+0x1a6>
 8000720:	193c      	adds	r4, r7, r4
 8000722:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000726:	f080 8084 	bcs.w	8000832 <__udivmoddi4+0x2a2>
 800072a:	45a1      	cmp	r9, r4
 800072c:	f240 8081 	bls.w	8000832 <__udivmoddi4+0x2a2>
 8000730:	f1ae 0e02 	sub.w	lr, lr, #2
 8000734:	443c      	add	r4, r7
 8000736:	eba4 0409 	sub.w	r4, r4, r9
 800073a:	fa1f f983 	uxth.w	r9, r3
 800073e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000742:	fb00 4413 	mls	r4, r0, r3, r4
 8000746:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800074a:	fb03 fc0c 	mul.w	ip, r3, ip
 800074e:	45a4      	cmp	ip, r4
 8000750:	d907      	bls.n	8000762 <__udivmoddi4+0x1d2>
 8000752:	193c      	adds	r4, r7, r4
 8000754:	f103 30ff 	add.w	r0, r3, #4294967295
 8000758:	d267      	bcs.n	800082a <__udivmoddi4+0x29a>
 800075a:	45a4      	cmp	ip, r4
 800075c:	d965      	bls.n	800082a <__udivmoddi4+0x29a>
 800075e:	3b02      	subs	r3, #2
 8000760:	443c      	add	r4, r7
 8000762:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000766:	fba0 9302 	umull	r9, r3, r0, r2
 800076a:	eba4 040c 	sub.w	r4, r4, ip
 800076e:	429c      	cmp	r4, r3
 8000770:	46ce      	mov	lr, r9
 8000772:	469c      	mov	ip, r3
 8000774:	d351      	bcc.n	800081a <__udivmoddi4+0x28a>
 8000776:	d04e      	beq.n	8000816 <__udivmoddi4+0x286>
 8000778:	b155      	cbz	r5, 8000790 <__udivmoddi4+0x200>
 800077a:	ebb8 030e 	subs.w	r3, r8, lr
 800077e:	eb64 040c 	sbc.w	r4, r4, ip
 8000782:	fa04 f606 	lsl.w	r6, r4, r6
 8000786:	40cb      	lsrs	r3, r1
 8000788:	431e      	orrs	r6, r3
 800078a:	40cc      	lsrs	r4, r1
 800078c:	e9c5 6400 	strd	r6, r4, [r5]
 8000790:	2100      	movs	r1, #0
 8000792:	e750      	b.n	8000636 <__udivmoddi4+0xa6>
 8000794:	f1c2 0320 	rsb	r3, r2, #32
 8000798:	fa20 f103 	lsr.w	r1, r0, r3
 800079c:	fa0c fc02 	lsl.w	ip, ip, r2
 80007a0:	fa24 f303 	lsr.w	r3, r4, r3
 80007a4:	4094      	lsls	r4, r2
 80007a6:	430c      	orrs	r4, r1
 80007a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007ac:	fa00 fe02 	lsl.w	lr, r0, r2
 80007b0:	fa1f f78c 	uxth.w	r7, ip
 80007b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80007b8:	fb08 3110 	mls	r1, r8, r0, r3
 80007bc:	0c23      	lsrs	r3, r4, #16
 80007be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007c2:	fb00 f107 	mul.w	r1, r0, r7
 80007c6:	4299      	cmp	r1, r3
 80007c8:	d908      	bls.n	80007dc <__udivmoddi4+0x24c>
 80007ca:	eb1c 0303 	adds.w	r3, ip, r3
 80007ce:	f100 36ff 	add.w	r6, r0, #4294967295
 80007d2:	d22c      	bcs.n	800082e <__udivmoddi4+0x29e>
 80007d4:	4299      	cmp	r1, r3
 80007d6:	d92a      	bls.n	800082e <__udivmoddi4+0x29e>
 80007d8:	3802      	subs	r0, #2
 80007da:	4463      	add	r3, ip
 80007dc:	1a5b      	subs	r3, r3, r1
 80007de:	b2a4      	uxth	r4, r4
 80007e0:	fbb3 f1f8 	udiv	r1, r3, r8
 80007e4:	fb08 3311 	mls	r3, r8, r1, r3
 80007e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80007ec:	fb01 f307 	mul.w	r3, r1, r7
 80007f0:	42a3      	cmp	r3, r4
 80007f2:	d908      	bls.n	8000806 <__udivmoddi4+0x276>
 80007f4:	eb1c 0404 	adds.w	r4, ip, r4
 80007f8:	f101 36ff 	add.w	r6, r1, #4294967295
 80007fc:	d213      	bcs.n	8000826 <__udivmoddi4+0x296>
 80007fe:	42a3      	cmp	r3, r4
 8000800:	d911      	bls.n	8000826 <__udivmoddi4+0x296>
 8000802:	3902      	subs	r1, #2
 8000804:	4464      	add	r4, ip
 8000806:	1ae4      	subs	r4, r4, r3
 8000808:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800080c:	e739      	b.n	8000682 <__udivmoddi4+0xf2>
 800080e:	4604      	mov	r4, r0
 8000810:	e6f0      	b.n	80005f4 <__udivmoddi4+0x64>
 8000812:	4608      	mov	r0, r1
 8000814:	e706      	b.n	8000624 <__udivmoddi4+0x94>
 8000816:	45c8      	cmp	r8, r9
 8000818:	d2ae      	bcs.n	8000778 <__udivmoddi4+0x1e8>
 800081a:	ebb9 0e02 	subs.w	lr, r9, r2
 800081e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000822:	3801      	subs	r0, #1
 8000824:	e7a8      	b.n	8000778 <__udivmoddi4+0x1e8>
 8000826:	4631      	mov	r1, r6
 8000828:	e7ed      	b.n	8000806 <__udivmoddi4+0x276>
 800082a:	4603      	mov	r3, r0
 800082c:	e799      	b.n	8000762 <__udivmoddi4+0x1d2>
 800082e:	4630      	mov	r0, r6
 8000830:	e7d4      	b.n	80007dc <__udivmoddi4+0x24c>
 8000832:	46d6      	mov	lr, sl
 8000834:	e77f      	b.n	8000736 <__udivmoddi4+0x1a6>
 8000836:	4463      	add	r3, ip
 8000838:	3802      	subs	r0, #2
 800083a:	e74d      	b.n	80006d8 <__udivmoddi4+0x148>
 800083c:	4606      	mov	r6, r0
 800083e:	4623      	mov	r3, r4
 8000840:	4608      	mov	r0, r1
 8000842:	e70f      	b.n	8000664 <__udivmoddi4+0xd4>
 8000844:	3e02      	subs	r6, #2
 8000846:	4463      	add	r3, ip
 8000848:	e730      	b.n	80006ac <__udivmoddi4+0x11c>
 800084a:	bf00      	nop

0800084c <__aeabi_idiv0>:
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop

08000850 <APC1_Send_Receive_Command>:
		APC1_ERROR_RHT,
		APC1_ERROR_CRC,
		APC1_ERROR_CMD
};

HAL_StatusTypeDef APC1_Send_Receive_Command(UART_HandleTypeDef *huart, struct APC1_Command_Settings setting, int get_response) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	4638      	mov	r0, r7
 800085a:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	HAL_StatusTypeDef status;

	memset(buffer, 0, BUFFER_SIZE);
 800085e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000862:	2100      	movs	r1, #0
 8000864:	4812      	ldr	r0, [pc, #72]	@ (80008b0 <APC1_Send_Receive_Command+0x60>)
 8000866:	f002 fe6d 	bl	8003544 <memset>
	if (get_response && (status = HAL_UART_Receive_IT(huart, buffer, setting.response_size)) != HAL_OK) {
 800086a:	6a3b      	ldr	r3, [r7, #32]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d00c      	beq.n	800088a <APC1_Send_Receive_Command+0x3a>
 8000870:	7abb      	ldrb	r3, [r7, #10]
 8000872:	461a      	mov	r2, r3
 8000874:	490e      	ldr	r1, [pc, #56]	@ (80008b0 <APC1_Send_Receive_Command+0x60>)
 8000876:	68f8      	ldr	r0, [r7, #12]
 8000878:	f001 fecb 	bl	8002612 <HAL_UART_Receive_IT>
 800087c:	4603      	mov	r3, r0
 800087e:	75fb      	strb	r3, [r7, #23]
 8000880:	7dfb      	ldrb	r3, [r7, #23]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <APC1_Send_Receive_Command+0x3a>
		return status;
 8000886:	7dfb      	ldrb	r3, [r7, #23]
 8000888:	e00e      	b.n	80008a8 <APC1_Send_Receive_Command+0x58>
	}
	if ((status = HAL_UART_Transmit(huart, setting.cmd, COMMAND_LENGHT, 2000)) != HAL_OK) {
 800088a:	4639      	mov	r1, r7
 800088c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000890:	2207      	movs	r2, #7
 8000892:	68f8      	ldr	r0, [r7, #12]
 8000894:	f001 fe2b 	bl	80024ee <HAL_UART_Transmit>
 8000898:	4603      	mov	r3, r0
 800089a:	75fb      	strb	r3, [r7, #23]
 800089c:	7dfb      	ldrb	r3, [r7, #23]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <APC1_Send_Receive_Command+0x56>
		return status;
 80008a2:	7dfb      	ldrb	r3, [r7, #23]
 80008a4:	e000      	b.n	80008a8 <APC1_Send_Receive_Command+0x58>
	}

	return status;
 80008a6:	7dfb      	ldrb	r3, [r7, #23]

}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3718      	adds	r7, #24
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	200000ac 	.word	0x200000ac

080008b4 <APC1_Read_Mea_Data>:

	return status;

}

enum APC1_Status APC1_Read_Mea_Data(void) {
 80008b4:	b590      	push	{r4, r7, lr}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af02      	add	r7, sp, #8

	if (APC1_Send_Receive_Command(&huart1, command[APC1_CMD_READ_MEA_DATA], GET_RESPONSE) != HAL_OK) {
 80008ba:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <APC1_Read_Mea_Data+0x60>)
 80008bc:	2201      	movs	r2, #1
 80008be:	9200      	str	r2, [sp, #0]
 80008c0:	f8d3 200b 	ldr.w	r2, [r3, #11]
 80008c4:	4614      	mov	r4, r2
 80008c6:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80008ca:	4610      	mov	r0, r2
 80008cc:	7cda      	ldrb	r2, [r3, #19]
 80008ce:	7d19      	ldrb	r1, [r3, #20]
 80008d0:	0209      	lsls	r1, r1, #8
 80008d2:	430a      	orrs	r2, r1
 80008d4:	7d5b      	ldrb	r3, [r3, #21]
 80008d6:	041b      	lsls	r3, r3, #16
 80008d8:	431a      	orrs	r2, r3
 80008da:	2300      	movs	r3, #0
 80008dc:	f362 0317 	bfi	r3, r2, #0, #24
 80008e0:	4621      	mov	r1, r4
 80008e2:	4602      	mov	r2, r0
 80008e4:	480c      	ldr	r0, [pc, #48]	@ (8000918 <APC1_Read_Mea_Data+0x64>)
 80008e6:	f7ff ffb3 	bl	8000850 <APC1_Send_Receive_Command>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <APC1_Read_Mea_Data+0x40>
		return APC1_ERROR_CMD;
 80008f0:	2381      	movs	r3, #129	@ 0x81
 80008f2:	e00a      	b.n	800090a <APC1_Read_Mea_Data+0x56>
	}
	while (received_response == 0);
 80008f4:	bf00      	nop
 80008f6:	4b09      	ldr	r3, [pc, #36]	@ (800091c <APC1_Read_Mea_Data+0x68>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d0fb      	beq.n	80008f6 <APC1_Read_Mea_Data+0x42>
	received_response = 0;
 80008fe:	4b07      	ldr	r3, [pc, #28]	@ (800091c <APC1_Read_Mea_Data+0x68>)
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]

	return APC1_Process_Mea_Data();
 8000904:	f000 f80c 	bl	8000920 <APC1_Process_Mea_Data>
 8000908:	4603      	mov	r3, r0

}
 800090a:	4618      	mov	r0, r3
 800090c:	3704      	adds	r7, #4
 800090e:	46bd      	mov	sp, r7
 8000910:	bd90      	pop	{r4, r7, pc}
 8000912:	bf00      	nop
 8000914:	20000000 	.word	0x20000000
 8000918:	20000324 	.word	0x20000324
 800091c:	200002ac 	.word	0x200002ac

08000920 <APC1_Process_Mea_Data>:

enum APC1_Status APC1_Process_Mea_Data(void) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0

	enum APC1_Status errorStat;

	if ((errorStat = APC1_Check_Checksum(SUM_OF_VALUES_MEA, CHECKSUM_LOW_OUTPUT_REGISTER, CHECKSUM_HIGH_OUTPUT_REGISTER)) != APC1_OK) {
 8000926:	223f      	movs	r2, #63	@ 0x3f
 8000928:	213e      	movs	r1, #62	@ 0x3e
 800092a:	203e      	movs	r0, #62	@ 0x3e
 800092c:	f000 f856 	bl	80009dc <APC1_Check_Checksum>
 8000930:	4603      	mov	r3, r0
 8000932:	72fb      	strb	r3, [r7, #11]
 8000934:	7afb      	ldrb	r3, [r7, #11]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d007      	beq.n	800094a <APC1_Process_Mea_Data+0x2a>
		APC1_Error_Buffer_Append(error_buffer, 8);
 800093a:	4b23      	ldr	r3, [pc, #140]	@ (80009c8 <APC1_Process_Mea_Data+0xa8>)
 800093c:	6a1b      	ldr	r3, [r3, #32]
 800093e:	4619      	mov	r1, r3
 8000940:	4822      	ldr	r0, [pc, #136]	@ (80009cc <APC1_Process_Mea_Data+0xac>)
 8000942:	f002 fe07 	bl	8003554 <strcat>
		return errorStat;
 8000946:	7afb      	ldrb	r3, [r7, #11]
 8000948:	e039      	b.n	80009be <APC1_Process_Mea_Data+0x9e>
	}

	if (APC1_Check_For_Error()) {
 800094a:	f000 f879 	bl	8000a40 <APC1_Check_For_Error>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <APC1_Process_Mea_Data+0x38>
		return APC1_ERROR_CMD; // it does not matter which error we return here, as the correct errors are reported in the error buffer
 8000954:	2381      	movs	r3, #129	@ 0x81
 8000956:	e032      	b.n	80009be <APC1_Process_Mea_Data+0x9e>
	}

	uint16_t index = 4, i = 0;
 8000958:	2304      	movs	r3, #4
 800095a:	81fb      	strh	r3, [r7, #14]
 800095c:	2300      	movs	r3, #0
 800095e:	81bb      	strh	r3, [r7, #12]
	uint16_t *struct_member = &processed_data.pm1_0;
 8000960:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <APC1_Process_Mea_Data+0xb0>)
 8000962:	607b      	str	r3, [r7, #4]
	while (index < RS0_OUTPUT_REGISTER) {
 8000964:	e01c      	b.n	80009a0 <APC1_Process_Mea_Data+0x80>
		if (index == RESERVED_OUTPUT_REGISTER) { // skip reserved two bytes in output data at address 0x20
 8000966:	89fb      	ldrh	r3, [r7, #14]
 8000968:	2b20      	cmp	r3, #32
 800096a:	d102      	bne.n	8000972 <APC1_Process_Mea_Data+0x52>
			index += 2;
 800096c:	89fb      	ldrh	r3, [r7, #14]
 800096e:	3302      	adds	r3, #2
 8000970:	81fb      	strh	r3, [r7, #14]
		}
		struct_member[i++] = APC1_Convert(buffer[index], buffer[index + 1]);
 8000972:	89fb      	ldrh	r3, [r7, #14]
 8000974:	4a17      	ldr	r2, [pc, #92]	@ (80009d4 <APC1_Process_Mea_Data+0xb4>)
 8000976:	5cd3      	ldrb	r3, [r2, r3]
 8000978:	021b      	lsls	r3, r3, #8
 800097a:	b21a      	sxth	r2, r3
 800097c:	89fb      	ldrh	r3, [r7, #14]
 800097e:	3301      	adds	r3, #1
 8000980:	4914      	ldr	r1, [pc, #80]	@ (80009d4 <APC1_Process_Mea_Data+0xb4>)
 8000982:	5ccb      	ldrb	r3, [r1, r3]
 8000984:	b21b      	sxth	r3, r3
 8000986:	4313      	orrs	r3, r2
 8000988:	b219      	sxth	r1, r3
 800098a:	89bb      	ldrh	r3, [r7, #12]
 800098c:	1c5a      	adds	r2, r3, #1
 800098e:	81ba      	strh	r2, [r7, #12]
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	687a      	ldr	r2, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	b28a      	uxth	r2, r1
 8000998:	801a      	strh	r2, [r3, #0]
		index += 2;
 800099a:	89fb      	ldrh	r3, [r7, #14]
 800099c:	3302      	adds	r3, #2
 800099e:	81fb      	strh	r3, [r7, #14]
	while (index < RS0_OUTPUT_REGISTER) {
 80009a0:	89fb      	ldrh	r3, [r7, #14]
 80009a2:	2b29      	cmp	r3, #41	@ 0x29
 80009a4:	d9df      	bls.n	8000966 <APC1_Process_Mea_Data+0x46>
	}
	processed_data.aqi = buffer[AQI_OUTPUT_REGISTER];
 80009a6:	4b0b      	ldr	r3, [pc, #44]	@ (80009d4 <APC1_Process_Mea_Data+0xb4>)
 80009a8:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 80009ac:	4b08      	ldr	r3, [pc, #32]	@ (80009d0 <APC1_Process_Mea_Data+0xb0>)
 80009ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	dev_settings.fw_vesion = buffer[VERSION_OUTPUT_REGISTER];
 80009b2:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <APC1_Process_Mea_Data+0xb4>)
 80009b4:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 80009b8:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <APC1_Process_Mea_Data+0xb8>)
 80009ba:	705a      	strb	r2, [r3, #1]

	return APC1_OK;
 80009bc:	2300      	movs	r3, #0

}
 80009be:	4618      	mov	r0, r3
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	20000058 	.word	0x20000058
 80009cc:	200001ac 	.word	0x200001ac
 80009d0:	200002b0 	.word	0x200002b0
 80009d4:	200000ac 	.word	0x200000ac
 80009d8:	200002d8 	.word	0x200002d8

080009dc <APC1_Check_Checksum>:

enum APC1_Status APC1_Check_Checksum(int limit, int low, int high) {
 80009dc:	b480      	push	{r7}
 80009de:	b087      	sub	sp, #28
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60f8      	str	r0, [r7, #12]
 80009e4:	60b9      	str	r1, [r7, #8]
 80009e6:	607a      	str	r2, [r7, #4]

	int sum = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]
	for (int i = 0; i<limit; i++) {
 80009ec:	2300      	movs	r3, #0
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	e00a      	b.n	8000a08 <APC1_Check_Checksum+0x2c>
		sum += buffer[i];
 80009f2:	4a12      	ldr	r2, [pc, #72]	@ (8000a3c <APC1_Check_Checksum+0x60>)
 80009f4:	693b      	ldr	r3, [r7, #16]
 80009f6:	4413      	add	r3, r2
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	4413      	add	r3, r2
 8000a00:	617b      	str	r3, [r7, #20]
	for (int i = 0; i<limit; i++) {
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	3301      	adds	r3, #1
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693a      	ldr	r2, [r7, #16]
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	dbf0      	blt.n	80009f2 <APC1_Check_Checksum+0x16>
	}

	return (APC1_Convert(buffer[low], buffer[high])) == sum ? APC1_OK : APC1_ERROR_CRC;
 8000a10:	4a0a      	ldr	r2, [pc, #40]	@ (8000a3c <APC1_Check_Checksum+0x60>)
 8000a12:	68bb      	ldr	r3, [r7, #8]
 8000a14:	4413      	add	r3, r2
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	021b      	lsls	r3, r3, #8
 8000a1a:	4908      	ldr	r1, [pc, #32]	@ (8000a3c <APC1_Check_Checksum+0x60>)
 8000a1c:	687a      	ldr	r2, [r7, #4]
 8000a1e:	440a      	add	r2, r1
 8000a20:	7812      	ldrb	r2, [r2, #0]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	697a      	ldr	r2, [r7, #20]
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d101      	bne.n	8000a2e <APC1_Check_Checksum+0x52>
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	e000      	b.n	8000a30 <APC1_Check_Checksum+0x54>
 8000a2e:	2380      	movs	r3, #128	@ 0x80

}
 8000a30:	4618      	mov	r0, r3
 8000a32:	371c      	adds	r7, #28
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	200000ac 	.word	0x200000ac

08000a40 <APC1_Check_For_Error>:

int APC1_Check_For_Error(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0

	error_buffer[0] = '\0';
 8000a46:	4b26      	ldr	r3, [pc, #152]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
	uint8_t status = buffer[ERROR_OUTPUT_REGISTER];
 8000a4c:	4b25      	ldr	r3, [pc, #148]	@ (8000ae4 <APC1_Check_For_Error+0xa4>)
 8000a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000a52:	70fb      	strb	r3, [r7, #3]

	if (status == APC1_OK) {
 8000a54:	78fb      	ldrb	r3, [r7, #3]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d10f      	bne.n	8000a7a <APC1_Check_For_Error+0x3a>
		strcat(error_buffer, APC1_Status_Strings[0]);
 8000a5a:	4b23      	ldr	r3, [pc, #140]	@ (8000ae8 <APC1_Check_For_Error+0xa8>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4619      	mov	r1, r3
 8000a60:	481f      	ldr	r0, [pc, #124]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000a62:	f002 fd77 	bl	8003554 <strcat>
		error_buffer[strlen(error_buffer) - 1] = '\0';
 8000a66:	481e      	ldr	r0, [pc, #120]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000a68:	f7ff fbb6 	bl	80001d8 <strlen>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000a72:	2100      	movs	r1, #0
 8000a74:	54d1      	strb	r1, [r2, r3]
		error_buffer[strlen(error_buffer) - 1] = '\0';

		return 1;
	}

	return 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	e02e      	b.n	8000ad8 <APC1_Check_For_Error+0x98>
		for (int i = 0; i<NUM_OF_ERRORS; i++) {
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	e01f      	b.n	8000ac0 <APC1_Check_For_Error+0x80>
			if (status & APC1_Error_Masks[i]) {
 8000a80:	4a1a      	ldr	r2, [pc, #104]	@ (8000aec <APC1_Check_For_Error+0xac>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4413      	add	r3, r2
 8000a86:	781a      	ldrb	r2, [r3, #0]
 8000a88:	78fb      	ldrb	r3, [r7, #3]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d013      	beq.n	8000aba <APC1_Check_For_Error+0x7a>
				APC1_Error_Buffer_Append(error_buffer, i);
 8000a92:	4a15      	ldr	r2, [pc, #84]	@ (8000ae8 <APC1_Check_For_Error+0xa8>)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4810      	ldr	r0, [pc, #64]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000a9e:	f002 fd59 	bl	8003554 <strcat>
				strcat(error_buffer, ";");
 8000aa2:	480f      	ldr	r0, [pc, #60]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000aa4:	f7ff fb98 	bl	80001d8 <strlen>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	461a      	mov	r2, r3
 8000aac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000aae:	4413      	add	r3, r2
 8000ab0:	490f      	ldr	r1, [pc, #60]	@ (8000af0 <APC1_Check_For_Error+0xb0>)
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	8013      	strh	r3, [r2, #0]
		for (int i = 0; i<NUM_OF_ERRORS; i++) {
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	3301      	adds	r3, #1
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2b08      	cmp	r3, #8
 8000ac4:	dddc      	ble.n	8000a80 <APC1_Check_For_Error+0x40>
		error_buffer[strlen(error_buffer) - 1] = '\0';
 8000ac6:	4806      	ldr	r0, [pc, #24]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000ac8:	f7ff fb86 	bl	80001d8 <strlen>
 8000acc:	4603      	mov	r3, r0
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	4a03      	ldr	r2, [pc, #12]	@ (8000ae0 <APC1_Check_For_Error+0xa0>)
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	54d1      	strb	r1, [r2, r3]
		return 1;
 8000ad6:	2301      	movs	r3, #1

}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	200001ac 	.word	0x200001ac
 8000ae4:	200000ac 	.word	0x200000ac
 8000ae8:	20000058 	.word	0x20000058
 8000aec:	080036f0 	.word	0x080036f0
 8000af0:	080036d4 	.word	0x080036d4

08000af4 <APC1_Get_PM1_0>:

	return err;

}

uint16_t APC1_Get_PM1_0(void) {
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

	return processed_data.pm1_0;
 8000af8:	4b03      	ldr	r3, [pc, #12]	@ (8000b08 <APC1_Get_PM1_0+0x14>)
 8000afa:	881b      	ldrh	r3, [r3, #0]

}
 8000afc:	4618      	mov	r0, r3
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	200002b0 	.word	0x200002b0

08000b0c <APC1_Get_PM2_5>:

uint16_t APC1_Get_PM2_5(void) {
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0

	return processed_data.pm2_5;
 8000b10:	4b03      	ldr	r3, [pc, #12]	@ (8000b20 <APC1_Get_PM2_5+0x14>)
 8000b12:	885b      	ldrh	r3, [r3, #2]

}
 8000b14:	4618      	mov	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	200002b0 	.word	0x200002b0

08000b24 <APC1_Get_PM10>:

uint16_t APC1_Get_PM10(void) {
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0

	return processed_data.pm10;
 8000b28:	4b03      	ldr	r3, [pc, #12]	@ (8000b38 <APC1_Get_PM10+0x14>)
 8000b2a:	889b      	ldrh	r3, [r3, #4]

}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	200002b0 	.word	0x200002b0

08000b3c <APC1_Get_PM1_0_air>:

uint16_t APC1_Get_PM1_0_air(void) {
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0

	return processed_data.pm1_0_air;
 8000b40:	4b03      	ldr	r3, [pc, #12]	@ (8000b50 <APC1_Get_PM1_0_air+0x14>)
 8000b42:	88db      	ldrh	r3, [r3, #6]

}
 8000b44:	4618      	mov	r0, r3
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	200002b0 	.word	0x200002b0

08000b54 <APC1_Get_PM2_5_air>:

uint16_t APC1_Get_PM2_5_air(void) {
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

	return processed_data.pm2_5_air;
 8000b58:	4b03      	ldr	r3, [pc, #12]	@ (8000b68 <APC1_Get_PM2_5_air+0x14>)
 8000b5a:	891b      	ldrh	r3, [r3, #8]

}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	200002b0 	.word	0x200002b0

08000b6c <APC1_Get_PM10_air>:

uint16_t APC1_Get_PM10_air(void) {
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

	return processed_data.pm10_air;
 8000b70:	4b03      	ldr	r3, [pc, #12]	@ (8000b80 <APC1_Get_PM10_air+0x14>)
 8000b72:	895b      	ldrh	r3, [r3, #10]

}
 8000b74:	4618      	mov	r0, r3
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	200002b0 	.word	0x200002b0

08000b84 <APC1_Get_Particles_GT_0_3>:

uint16_t APC1_Get_Particles_GT_0_3(void) {
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

	return processed_data.particles_0_3;
 8000b88:	4b03      	ldr	r3, [pc, #12]	@ (8000b98 <APC1_Get_Particles_GT_0_3+0x14>)
 8000b8a:	899b      	ldrh	r3, [r3, #12]

}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	200002b0 	.word	0x200002b0

08000b9c <APC1_Get_Particles_GT_0_5>:

uint16_t APC1_Get_Particles_GT_0_5(void) {
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0

	return processed_data.particles_0_5 - processed_data.particles_0_3;
 8000ba0:	4b05      	ldr	r3, [pc, #20]	@ (8000bb8 <APC1_Get_Particles_GT_0_5+0x1c>)
 8000ba2:	89da      	ldrh	r2, [r3, #14]
 8000ba4:	4b04      	ldr	r3, [pc, #16]	@ (8000bb8 <APC1_Get_Particles_GT_0_5+0x1c>)
 8000ba6:	899b      	ldrh	r3, [r3, #12]
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	b29b      	uxth	r3, r3

}
 8000bac:	4618      	mov	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	200002b0 	.word	0x200002b0

08000bbc <APC1_Get_Particles_GT_1_0>:

uint16_t APC1_Get_Particles_GT_1_0(void) {
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0

	return processed_data.particles_1_0 - processed_data.particles_0_3;
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <APC1_Get_Particles_GT_1_0+0x1c>)
 8000bc2:	8a1a      	ldrh	r2, [r3, #16]
 8000bc4:	4b04      	ldr	r3, [pc, #16]	@ (8000bd8 <APC1_Get_Particles_GT_1_0+0x1c>)
 8000bc6:	899b      	ldrh	r3, [r3, #12]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	b29b      	uxth	r3, r3

}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	200002b0 	.word	0x200002b0

08000bdc <APC1_Get_Particles_GT_2_5>:

uint16_t APC1_Get_Particles_GT_2_5(void) {
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0

	return processed_data.particles_2_5 - processed_data.particles_0_3;
 8000be0:	4b05      	ldr	r3, [pc, #20]	@ (8000bf8 <APC1_Get_Particles_GT_2_5+0x1c>)
 8000be2:	8a5a      	ldrh	r2, [r3, #18]
 8000be4:	4b04      	ldr	r3, [pc, #16]	@ (8000bf8 <APC1_Get_Particles_GT_2_5+0x1c>)
 8000be6:	899b      	ldrh	r3, [r3, #12]
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	b29b      	uxth	r3, r3

}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200002b0 	.word	0x200002b0

08000bfc <APC1_Get_Particles_GT_5_0>:

uint16_t APC1_Get_Particles_GT_5_0(void) {
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

	return processed_data.particles_5_0 - processed_data.particles_0_3;
 8000c00:	4b05      	ldr	r3, [pc, #20]	@ (8000c18 <APC1_Get_Particles_GT_5_0+0x1c>)
 8000c02:	8a9a      	ldrh	r2, [r3, #20]
 8000c04:	4b04      	ldr	r3, [pc, #16]	@ (8000c18 <APC1_Get_Particles_GT_5_0+0x1c>)
 8000c06:	899b      	ldrh	r3, [r3, #12]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	b29b      	uxth	r3, r3

}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	200002b0 	.word	0x200002b0

08000c1c <APC1_Get_Particles_GT_10>:

uint16_t APC1_Get_Particles_GT_10(void) {
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0

	return processed_data.particles_10 - processed_data.particles_0_3;
 8000c20:	4b05      	ldr	r3, [pc, #20]	@ (8000c38 <APC1_Get_Particles_GT_10+0x1c>)
 8000c22:	8ada      	ldrh	r2, [r3, #22]
 8000c24:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <APC1_Get_Particles_GT_10+0x1c>)
 8000c26:	899b      	ldrh	r3, [r3, #12]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	b29b      	uxth	r3, r3

}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	200002b0 	.word	0x200002b0

08000c3c <APC1_Get_TVOC>:

uint16_t APC1_Get_TVOC(void) {
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

	return processed_data.TVOC;
 8000c40:	4b03      	ldr	r3, [pc, #12]	@ (8000c50 <APC1_Get_TVOC+0x14>)
 8000c42:	8b1b      	ldrh	r3, [r3, #24]

}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	200002b0 	.word	0x200002b0

08000c54 <APC1_Get_eCO2>:

uint16_t APC1_Get_eCO2(void) {
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

	return processed_data.eCO2;
 8000c58:	4b03      	ldr	r3, [pc, #12]	@ (8000c68 <APC1_Get_eCO2+0x14>)
 8000c5a:	8b5b      	ldrh	r3, [r3, #26]

}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	200002b0 	.word	0x200002b0

08000c6c <APC1_Get_T_Comp>:

double APC1_Get_T_Comp(void) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0

	return processed_data.t_comp * 0.1f;
 8000c70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca0 <APC1_Get_T_Comp+0x34>)
 8000c72:	8b9b      	ldrh	r3, [r3, #28]
 8000c74:	ee07 3a90 	vmov	s15, r3
 8000c78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c7c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000ca4 <APC1_Get_T_Comp+0x38>
 8000c80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c84:	ee17 0a90 	vmov	r0, s15
 8000c88:	f7ff fc12 	bl	80004b0 <__aeabi_f2d>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	ec43 2b17 	vmov	d7, r2, r3

}
 8000c94:	eeb0 0a47 	vmov.f32	s0, s14
 8000c98:	eef0 0a67 	vmov.f32	s1, s15
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	200002b0 	.word	0x200002b0
 8000ca4:	3dcccccd 	.word	0x3dcccccd

08000ca8 <APC1_Get_RH_Comp>:

double APC1_Get_RH_Comp(void) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0

	return processed_data.rh_comp * 0.1f;
 8000cac:	4b0b      	ldr	r3, [pc, #44]	@ (8000cdc <APC1_Get_RH_Comp+0x34>)
 8000cae:	8bdb      	ldrh	r3, [r3, #30]
 8000cb0:	ee07 3a90 	vmov	s15, r3
 8000cb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cb8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000ce0 <APC1_Get_RH_Comp+0x38>
 8000cbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cc0:	ee17 0a90 	vmov	r0, s15
 8000cc4:	f7ff fbf4 	bl	80004b0 <__aeabi_f2d>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	460b      	mov	r3, r1
 8000ccc:	ec43 2b17 	vmov	d7, r2, r3

}
 8000cd0:	eeb0 0a47 	vmov.f32	s0, s14
 8000cd4:	eef0 0a67 	vmov.f32	s1, s15
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	200002b0 	.word	0x200002b0
 8000ce0:	3dcccccd 	.word	0x3dcccccd

08000ce4 <APC1_Get_T_Raw>:

double APC1_Get_T_Raw(void) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0

	return processed_data.t_raw * 0.1f;
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d18 <APC1_Get_T_Raw+0x34>)
 8000cea:	8c1b      	ldrh	r3, [r3, #32]
 8000cec:	ee07 3a90 	vmov	s15, r3
 8000cf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cf4:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000d1c <APC1_Get_T_Raw+0x38>
 8000cf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cfc:	ee17 0a90 	vmov	r0, s15
 8000d00:	f7ff fbd6 	bl	80004b0 <__aeabi_f2d>
 8000d04:	4602      	mov	r2, r0
 8000d06:	460b      	mov	r3, r1
 8000d08:	ec43 2b17 	vmov	d7, r2, r3

}
 8000d0c:	eeb0 0a47 	vmov.f32	s0, s14
 8000d10:	eef0 0a67 	vmov.f32	s1, s15
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	200002b0 	.word	0x200002b0
 8000d1c:	3dcccccd 	.word	0x3dcccccd

08000d20 <APC1_Get_RH_Raw>:

double APC1_Get_RH_Raw(void) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0

	return processed_data.rh_raw * 0.1f;
 8000d24:	4b0b      	ldr	r3, [pc, #44]	@ (8000d54 <APC1_Get_RH_Raw+0x34>)
 8000d26:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000d28:	ee07 3a90 	vmov	s15, r3
 8000d2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d30:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000d58 <APC1_Get_RH_Raw+0x38>
 8000d34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d38:	ee17 0a90 	vmov	r0, s15
 8000d3c:	f7ff fbb8 	bl	80004b0 <__aeabi_f2d>
 8000d40:	4602      	mov	r2, r0
 8000d42:	460b      	mov	r3, r1
 8000d44:	ec43 2b17 	vmov	d7, r2, r3

}
 8000d48:	eeb0 0a47 	vmov.f32	s0, s14
 8000d4c:	eef0 0a67 	vmov.f32	s1, s15
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	200002b0 	.word	0x200002b0
 8000d58:	3dcccccd 	.word	0x3dcccccd

08000d5c <APC1_Get_AQI>:

uint8_t	APC1_Get_AQI(void) {
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0

	return processed_data.aqi;
 8000d60:	4b03      	ldr	r3, [pc, #12]	@ (8000d70 <APC1_Get_AQI+0x14>)
 8000d62:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24

}
 8000d66:	4618      	mov	r0, r3
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	200002b0 	.word	0x200002b0

08000d74 <APC1_Get_AQI_String>:

const char *APC1_Get_AQI_String(void) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0

	// if somehow we get a wrong index
	uint8_t index = APC1_Get_AQI();
 8000d7a:	f7ff ffef 	bl	8000d5c <APC1_Get_AQI>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
	return (index <= 5 && index >= 1) ? APC1_AQI_Strings[index - 1] : "Index out of bounds\0";
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	2b05      	cmp	r3, #5
 8000d86:	d808      	bhi.n	8000d9a <APC1_Get_AQI_String+0x26>
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d005      	beq.n	8000d9a <APC1_Get_AQI_String+0x26>
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	3b01      	subs	r3, #1
 8000d92:	4a04      	ldr	r2, [pc, #16]	@ (8000da4 <APC1_Get_AQI_String+0x30>)
 8000d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d98:	e000      	b.n	8000d9c <APC1_Get_AQI_String+0x28>
 8000d9a:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <APC1_Get_AQI_String+0x34>)

}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20000044 	.word	0x20000044
 8000da8:	080036d8 	.word	0x080036d8

08000dac <APC1_Get_Error_String>:

char *APC1_Get_Error_String(void) {
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

	return error_buffer;
 8000db0:	4b02      	ldr	r3, [pc, #8]	@ (8000dbc <APC1_Get_Error_String+0x10>)

}
 8000db2:	4618      	mov	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	200001ac 	.word	0x200001ac

08000dc0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a05      	ldr	r2, [pc, #20]	@ (8000de4 <HAL_UART_RxCpltCallback+0x24>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d102      	bne.n	8000dd8 <HAL_UART_RxCpltCallback+0x18>
		received_response = 1;
 8000dd2:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <HAL_UART_RxCpltCallback+0x28>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	601a      	str	r2, [r3, #0]
	}

}
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	40011000 	.word	0x40011000
 8000de8:	200002ac 	.word	0x200002ac

08000dec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000df0:	f000 fac0 	bl	8001374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000df4:	f000 f8c2 	bl	8000f7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000df8:	f000 f954 	bl	80010a4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000dfc:	f000 f928 	bl	8001050 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (APC1_Read_Mea_Data() != APC1_OK) {
 8000e00:	f7ff fd58 	bl	80008b4 <APC1_Read_Mea_Data>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <main+0x22>
		  Error_Handler();
 8000e0a:	f000 f9b9 	bl	8001180 <Error_Handler>
	  }
	  T_pm1_0 = APC1_Get_PM1_0();
 8000e0e:	f7ff fe71 	bl	8000af4 <APC1_Get_PM1_0>
 8000e12:	4603      	mov	r3, r0
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b44      	ldr	r3, [pc, #272]	@ (8000f28 <main+0x13c>)
 8000e18:	801a      	strh	r2, [r3, #0]
	  T_pm2_5 = APC1_Get_PM2_5();
 8000e1a:	f7ff fe77 	bl	8000b0c <APC1_Get_PM2_5>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b42      	ldr	r3, [pc, #264]	@ (8000f2c <main+0x140>)
 8000e24:	801a      	strh	r2, [r3, #0]
	  T_pm10 = APC1_Get_PM10();
 8000e26:	f7ff fe7d 	bl	8000b24 <APC1_Get_PM10>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4b40      	ldr	r3, [pc, #256]	@ (8000f30 <main+0x144>)
 8000e30:	801a      	strh	r2, [r3, #0]
	  T_pm1_0_air = APC1_Get_PM1_0_air();
 8000e32:	f7ff fe83 	bl	8000b3c <APC1_Get_PM1_0_air>
 8000e36:	4603      	mov	r3, r0
 8000e38:	461a      	mov	r2, r3
 8000e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8000f34 <main+0x148>)
 8000e3c:	801a      	strh	r2, [r3, #0]
	  T_pm2_5_air = APC1_Get_PM2_5_air();
 8000e3e:	f7ff fe89 	bl	8000b54 <APC1_Get_PM2_5_air>
 8000e42:	4603      	mov	r3, r0
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b3c      	ldr	r3, [pc, #240]	@ (8000f38 <main+0x14c>)
 8000e48:	801a      	strh	r2, [r3, #0]
	  T_pm10_air = APC1_Get_PM10_air();
 8000e4a:	f7ff fe8f 	bl	8000b6c <APC1_Get_PM10_air>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	461a      	mov	r2, r3
 8000e52:	4b3a      	ldr	r3, [pc, #232]	@ (8000f3c <main+0x150>)
 8000e54:	801a      	strh	r2, [r3, #0]
	  T_particles_0_3 = APC1_Get_Particles_GT_0_3();
 8000e56:	f7ff fe95 	bl	8000b84 <APC1_Get_Particles_GT_0_3>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4b38      	ldr	r3, [pc, #224]	@ (8000f40 <main+0x154>)
 8000e60:	801a      	strh	r2, [r3, #0]
	  T_particles_0_5 = APC1_Get_Particles_GT_0_5();
 8000e62:	f7ff fe9b 	bl	8000b9c <APC1_Get_Particles_GT_0_5>
 8000e66:	4603      	mov	r3, r0
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4b36      	ldr	r3, [pc, #216]	@ (8000f44 <main+0x158>)
 8000e6c:	801a      	strh	r2, [r3, #0]
	  T_particles_1_0 = APC1_Get_Particles_GT_1_0();
 8000e6e:	f7ff fea5 	bl	8000bbc <APC1_Get_Particles_GT_1_0>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	4b34      	ldr	r3, [pc, #208]	@ (8000f48 <main+0x15c>)
 8000e78:	801a      	strh	r2, [r3, #0]
	  T_particles_2_5 = APC1_Get_Particles_GT_2_5();
 8000e7a:	f7ff feaf 	bl	8000bdc <APC1_Get_Particles_GT_2_5>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	461a      	mov	r2, r3
 8000e82:	4b32      	ldr	r3, [pc, #200]	@ (8000f4c <main+0x160>)
 8000e84:	801a      	strh	r2, [r3, #0]
	  T_particles_5_0 = APC1_Get_Particles_GT_5_0();
 8000e86:	f7ff feb9 	bl	8000bfc <APC1_Get_Particles_GT_5_0>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b30      	ldr	r3, [pc, #192]	@ (8000f50 <main+0x164>)
 8000e90:	801a      	strh	r2, [r3, #0]
	  T_particles_10 = APC1_Get_Particles_GT_10();
 8000e92:	f7ff fec3 	bl	8000c1c <APC1_Get_Particles_GT_10>
 8000e96:	4603      	mov	r3, r0
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f54 <main+0x168>)
 8000e9c:	801a      	strh	r2, [r3, #0]
	  T_TVOC = APC1_Get_TVOC();
 8000e9e:	f7ff fecd 	bl	8000c3c <APC1_Get_TVOC>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8000f58 <main+0x16c>)
 8000ea8:	801a      	strh	r2, [r3, #0]
	  T_eCO2 = APC1_Get_eCO2();
 8000eaa:	f7ff fed3 	bl	8000c54 <APC1_Get_eCO2>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f5c <main+0x170>)
 8000eb4:	801a      	strh	r2, [r3, #0]
	  T_t_comp = APC1_Get_T_Comp();
 8000eb6:	f7ff fed9 	bl	8000c6c <APC1_Get_T_Comp>
 8000eba:	eeb0 7a40 	vmov.f32	s14, s0
 8000ebe:	eef0 7a60 	vmov.f32	s15, s1
 8000ec2:	4b27      	ldr	r3, [pc, #156]	@ (8000f60 <main+0x174>)
 8000ec4:	ed83 7b00 	vstr	d7, [r3]
	  T_rh_comp = APC1_Get_RH_Comp();
 8000ec8:	f7ff feee 	bl	8000ca8 <APC1_Get_RH_Comp>
 8000ecc:	eeb0 7a40 	vmov.f32	s14, s0
 8000ed0:	eef0 7a60 	vmov.f32	s15, s1
 8000ed4:	4b23      	ldr	r3, [pc, #140]	@ (8000f64 <main+0x178>)
 8000ed6:	ed83 7b00 	vstr	d7, [r3]
	  T_t_raw = APC1_Get_T_Raw();
 8000eda:	f7ff ff03 	bl	8000ce4 <APC1_Get_T_Raw>
 8000ede:	eeb0 7a40 	vmov.f32	s14, s0
 8000ee2:	eef0 7a60 	vmov.f32	s15, s1
 8000ee6:	4b20      	ldr	r3, [pc, #128]	@ (8000f68 <main+0x17c>)
 8000ee8:	ed83 7b00 	vstr	d7, [r3]
	  T_rh_raw = APC1_Get_RH_Raw();
 8000eec:	f7ff ff18 	bl	8000d20 <APC1_Get_RH_Raw>
 8000ef0:	eeb0 7a40 	vmov.f32	s14, s0
 8000ef4:	eef0 7a60 	vmov.f32	s15, s1
 8000ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f6c <main+0x180>)
 8000efa:	ed83 7b00 	vstr	d7, [r3]
	  T_aqi = APC1_Get_AQI();
 8000efe:	f7ff ff2d 	bl	8000d5c <APC1_Get_AQI>
 8000f02:	4603      	mov	r3, r0
 8000f04:	461a      	mov	r2, r3
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <main+0x184>)
 8000f08:	701a      	strb	r2, [r3, #0]
	  aqi_string = APC1_Get_AQI_String();
 8000f0a:	f7ff ff33 	bl	8000d74 <APC1_Get_AQI_String>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a18      	ldr	r2, [pc, #96]	@ (8000f74 <main+0x188>)
 8000f12:	6013      	str	r3, [r2, #0]
	  error_string = APC1_Get_Error_String();
 8000f14:	f7ff ff4a 	bl	8000dac <APC1_Get_Error_String>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4a17      	ldr	r2, [pc, #92]	@ (8000f78 <main+0x18c>)
 8000f1c:	6013      	str	r3, [r2, #0]
	  HAL_Delay(2000);
 8000f1e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f22:	f000 fa99 	bl	8001458 <HAL_Delay>
	  if (APC1_Read_Mea_Data() != APC1_OK) {
 8000f26:	e76b      	b.n	8000e00 <main+0x14>
 8000f28:	200002da 	.word	0x200002da
 8000f2c:	200002dc 	.word	0x200002dc
 8000f30:	200002de 	.word	0x200002de
 8000f34:	200002e0 	.word	0x200002e0
 8000f38:	200002e2 	.word	0x200002e2
 8000f3c:	200002e4 	.word	0x200002e4
 8000f40:	200002e6 	.word	0x200002e6
 8000f44:	200002e8 	.word	0x200002e8
 8000f48:	200002ea 	.word	0x200002ea
 8000f4c:	200002ec 	.word	0x200002ec
 8000f50:	200002ee 	.word	0x200002ee
 8000f54:	200002f0 	.word	0x200002f0
 8000f58:	200002f2 	.word	0x200002f2
 8000f5c:	200002f4 	.word	0x200002f4
 8000f60:	200002f8 	.word	0x200002f8
 8000f64:	20000300 	.word	0x20000300
 8000f68:	20000308 	.word	0x20000308
 8000f6c:	20000310 	.word	0x20000310
 8000f70:	20000320 	.word	0x20000320
 8000f74:	20000318 	.word	0x20000318
 8000f78:	2000031c 	.word	0x2000031c

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b094      	sub	sp, #80	@ 0x50
 8000f80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f82:	f107 0320 	add.w	r3, r7, #32
 8000f86:	2230      	movs	r2, #48	@ 0x30
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f002 fada 	bl	8003544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f90:	f107 030c 	add.w	r3, r7, #12
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	4b28      	ldr	r3, [pc, #160]	@ (8001048 <SystemClock_Config+0xcc>)
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa8:	4a27      	ldr	r2, [pc, #156]	@ (8001048 <SystemClock_Config+0xcc>)
 8000faa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb0:	4b25      	ldr	r3, [pc, #148]	@ (8001048 <SystemClock_Config+0xcc>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	4b22      	ldr	r3, [pc, #136]	@ (800104c <SystemClock_Config+0xd0>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a21      	ldr	r2, [pc, #132]	@ (800104c <SystemClock_Config+0xd0>)
 8000fc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fca:	6013      	str	r3, [r2, #0]
 8000fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800104c <SystemClock_Config+0xd0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fe0:	2310      	movs	r3, #16
 8000fe2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fec:	2310      	movs	r3, #16
 8000fee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ff0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ff4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ff6:	2304      	movs	r3, #4
 8000ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ffa:	2304      	movs	r3, #4
 8000ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffe:	f107 0320 	add.w	r3, r7, #32
 8001002:	4618      	mov	r0, r3
 8001004:	f000 fd8e 	bl	8001b24 <HAL_RCC_OscConfig>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800100e:	f000 f8b7 	bl	8001180 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001012:	230f      	movs	r3, #15
 8001014:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001016:	2302      	movs	r3, #2
 8001018:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800101e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001022:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001024:	2300      	movs	r3, #0
 8001026:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2102      	movs	r1, #2
 800102e:	4618      	mov	r0, r3
 8001030:	f000 fff0 	bl	8002014 <HAL_RCC_ClockConfig>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800103a:	f000 f8a1 	bl	8001180 <Error_Handler>
  }
}
 800103e:	bf00      	nop
 8001040:	3750      	adds	r7, #80	@ 0x50
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40023800 	.word	0x40023800
 800104c:	40007000 	.word	0x40007000

08001050 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <MX_USART1_UART_Init+0x50>)
 8001058:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 800105c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001060:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001068:	4b0c      	ldr	r3, [pc, #48]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800106e:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001074:	4b09      	ldr	r3, [pc, #36]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001076:	220c      	movs	r2, #12
 8001078:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800107a:	4b08      	ldr	r3, [pc, #32]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 800107c:	2200      	movs	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001082:	2200      	movs	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001086:	4805      	ldr	r0, [pc, #20]	@ (800109c <MX_USART1_UART_Init+0x4c>)
 8001088:	f001 f9e4 	bl	8002454 <HAL_UART_Init>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001092:	f000 f875 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000324 	.word	0x20000324
 80010a0:	40011000 	.word	0x40011000

080010a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	@ 0x28
 80010a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]
 80010b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
 80010be:	4b2d      	ldr	r3, [pc, #180]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	4a2c      	ldr	r2, [pc, #176]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010c4:	f043 0304 	orr.w	r3, r3, #4
 80010c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	f003 0304 	and.w	r3, r3, #4
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	4b26      	ldr	r3, [pc, #152]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	4a25      	ldr	r2, [pc, #148]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e6:	4b23      	ldr	r3, [pc, #140]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001174 <MX_GPIO_Init+0xd0>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	6313      	str	r3, [r2, #48]	@ 0x30
 8001102:	4b1c      	ldr	r3, [pc, #112]	@ (8001174 <MX_GPIO_Init+0xd0>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	607b      	str	r3, [r7, #4]
 8001112:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <MX_GPIO_Init+0xd0>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	4a17      	ldr	r2, [pc, #92]	@ (8001174 <MX_GPIO_Init+0xd0>)
 8001118:	f043 0302 	orr.w	r3, r3, #2
 800111c:	6313      	str	r3, [r2, #48]	@ 0x30
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <MX_GPIO_Init+0xd0>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	f003 0302 	and.w	r3, r3, #2
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800112a:	2200      	movs	r2, #0
 800112c:	2120      	movs	r1, #32
 800112e:	4812      	ldr	r0, [pc, #72]	@ (8001178 <MX_GPIO_Init+0xd4>)
 8001130:	f000 fcde 	bl	8001af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001134:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800113a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800113e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	480c      	ldr	r0, [pc, #48]	@ (800117c <MX_GPIO_Init+0xd8>)
 800114c:	f000 fb4c 	bl	80017e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001150:	2320      	movs	r3, #32
 8001152:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001154:	2301      	movs	r3, #1
 8001156:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115c:	2300      	movs	r3, #0
 800115e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	4619      	mov	r1, r3
 8001166:	4804      	ldr	r0, [pc, #16]	@ (8001178 <MX_GPIO_Init+0xd4>)
 8001168:	f000 fb3e 	bl	80017e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800116c:	bf00      	nop
 800116e:	3728      	adds	r7, #40	@ 0x28
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40023800 	.word	0x40023800
 8001178:	40020000 	.word	0x40020000
 800117c:	40020800 	.word	0x40020800

08001180 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001184:	b672      	cpsid	i
}
 8001186:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  error_string = APC1_Get_Error_String();
 8001188:	f7ff fe10 	bl	8000dac <APC1_Get_Error_String>
 800118c:	4603      	mov	r3, r0
 800118e:	4a01      	ldr	r2, [pc, #4]	@ (8001194 <Error_Handler+0x14>)
 8001190:	6013      	str	r3, [r2, #0]
 8001192:	e7f9      	b.n	8001188 <Error_Handler+0x8>
 8001194:	2000031c 	.word	0x2000031c

08001198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	4b10      	ldr	r3, [pc, #64]	@ (80011e4 <HAL_MspInit+0x4c>)
 80011a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a6:	4a0f      	ldr	r2, [pc, #60]	@ (80011e4 <HAL_MspInit+0x4c>)
 80011a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ae:	4b0d      	ldr	r3, [pc, #52]	@ (80011e4 <HAL_MspInit+0x4c>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
 80011be:	4b09      	ldr	r3, [pc, #36]	@ (80011e4 <HAL_MspInit+0x4c>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	4a08      	ldr	r2, [pc, #32]	@ (80011e4 <HAL_MspInit+0x4c>)
 80011c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_MspInit+0x4c>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011d6:	2007      	movs	r0, #7
 80011d8:	f000 fa32 	bl	8001640 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40023800 	.word	0x40023800

080011e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08a      	sub	sp, #40	@ 0x28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a1d      	ldr	r2, [pc, #116]	@ (800127c <HAL_UART_MspInit+0x94>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d134      	bne.n	8001274 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	4b1c      	ldr	r3, [pc, #112]	@ (8001280 <HAL_UART_MspInit+0x98>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001212:	4a1b      	ldr	r2, [pc, #108]	@ (8001280 <HAL_UART_MspInit+0x98>)
 8001214:	f043 0310 	orr.w	r3, r3, #16
 8001218:	6453      	str	r3, [r2, #68]	@ 0x44
 800121a:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <HAL_UART_MspInit+0x98>)
 800121c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121e:	f003 0310 	and.w	r3, r3, #16
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <HAL_UART_MspInit+0x98>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	4a14      	ldr	r2, [pc, #80]	@ (8001280 <HAL_UART_MspInit+0x98>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	6313      	str	r3, [r2, #48]	@ 0x30
 8001236:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_UART_MspInit+0x98>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001242:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001250:	2303      	movs	r3, #3
 8001252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001254:	2307      	movs	r3, #7
 8001256:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	4809      	ldr	r0, [pc, #36]	@ (8001284 <HAL_UART_MspInit+0x9c>)
 8001260:	f000 fac2 	bl	80017e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	2100      	movs	r1, #0
 8001268:	2025      	movs	r0, #37	@ 0x25
 800126a:	f000 f9f4 	bl	8001656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800126e:	2025      	movs	r0, #37	@ 0x25
 8001270:	f000 fa0d 	bl	800168e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	@ 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40011000 	.word	0x40011000
 8001280:	40023800 	.word	0x40023800
 8001284:	40020000 	.word	0x40020000

08001288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <NMI_Handler+0x4>

08001290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <HardFault_Handler+0x4>

08001298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <MemManage_Handler+0x4>

080012a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <BusFault_Handler+0x4>

080012a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <UsageFault_Handler+0x4>

080012b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012be:	b480      	push	{r7}
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012de:	f000 f89b 	bl	8001418 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	//	// uint8_t new_c = USART1->DR;
	//	rx[my_index++] = USART1->DR;
	//}

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012ec:	4802      	ldr	r0, [pc, #8]	@ (80012f8 <USART1_IRQHandler+0x10>)
 80012ee:	f001 f9c1 	bl	8002674 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000324 	.word	0x20000324

080012fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001300:	4b06      	ldr	r3, [pc, #24]	@ (800131c <SystemInit+0x20>)
 8001302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001306:	4a05      	ldr	r2, [pc, #20]	@ (800131c <SystemInit+0x20>)
 8001308:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800130c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001320:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001358 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001324:	480d      	ldr	r0, [pc, #52]	@ (800135c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001326:	490e      	ldr	r1, [pc, #56]	@ (8001360 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001328:	4a0e      	ldr	r2, [pc, #56]	@ (8001364 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800132a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800132c:	e002      	b.n	8001334 <LoopCopyDataInit>

0800132e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800132e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001332:	3304      	adds	r3, #4

08001334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001338:	d3f9      	bcc.n	800132e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133a:	4a0b      	ldr	r2, [pc, #44]	@ (8001368 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800133c:	4c0b      	ldr	r4, [pc, #44]	@ (800136c <LoopFillZerobss+0x26>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001340:	e001      	b.n	8001346 <LoopFillZerobss>

08001342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001344:	3204      	adds	r2, #4

08001346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001348:	d3fb      	bcc.n	8001342 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800134a:	f7ff ffd7 	bl	80012fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800134e:	f002 f911 	bl	8003574 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001352:	f7ff fd4b 	bl	8000dec <main>
  bx  lr    
 8001356:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001358:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800135c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001360:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001364:	08003724 	.word	0x08003724
  ldr r2, =_sbss
 8001368:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800136c:	2000036c 	.word	0x2000036c

08001370 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001370:	e7fe      	b.n	8001370 <ADC_IRQHandler>
	...

08001374 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001378:	4b0e      	ldr	r3, [pc, #56]	@ (80013b4 <HAL_Init+0x40>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a0d      	ldr	r2, [pc, #52]	@ (80013b4 <HAL_Init+0x40>)
 800137e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001382:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001384:	4b0b      	ldr	r3, [pc, #44]	@ (80013b4 <HAL_Init+0x40>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a0a      	ldr	r2, [pc, #40]	@ (80013b4 <HAL_Init+0x40>)
 800138a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800138e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001390:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <HAL_Init+0x40>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a07      	ldr	r2, [pc, #28]	@ (80013b4 <HAL_Init+0x40>)
 8001396:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800139a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800139c:	2003      	movs	r0, #3
 800139e:	f000 f94f 	bl	8001640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013a2:	2000      	movs	r0, #0
 80013a4:	f000 f808 	bl	80013b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013a8:	f7ff fef6 	bl	8001198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40023c00 	.word	0x40023c00

080013b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c0:	4b12      	ldr	r3, [pc, #72]	@ (800140c <HAL_InitTick+0x54>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <HAL_InitTick+0x58>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	4619      	mov	r1, r3
 80013ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80013d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d6:	4618      	mov	r0, r3
 80013d8:	f000 f967 	bl	80016aa <HAL_SYSTICK_Config>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e00e      	b.n	8001404 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b0f      	cmp	r3, #15
 80013ea:	d80a      	bhi.n	8001402 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ec:	2200      	movs	r2, #0
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	f04f 30ff 	mov.w	r0, #4294967295
 80013f4:	f000 f92f 	bl	8001656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013f8:	4a06      	ldr	r2, [pc, #24]	@ (8001414 <HAL_InitTick+0x5c>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	e000      	b.n	8001404 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
}
 8001404:	4618      	mov	r0, r3
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000080 	.word	0x20000080
 8001410:	20000088 	.word	0x20000088
 8001414:	20000084 	.word	0x20000084

08001418 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <HAL_IncTick+0x20>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	461a      	mov	r2, r3
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <HAL_IncTick+0x24>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4413      	add	r3, r2
 8001428:	4a04      	ldr	r2, [pc, #16]	@ (800143c <HAL_IncTick+0x24>)
 800142a:	6013      	str	r3, [r2, #0]
}
 800142c:	bf00      	nop
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	20000088 	.word	0x20000088
 800143c:	20000368 	.word	0x20000368

08001440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return uwTick;
 8001444:	4b03      	ldr	r3, [pc, #12]	@ (8001454 <HAL_GetTick+0x14>)
 8001446:	681b      	ldr	r3, [r3, #0]
}
 8001448:	4618      	mov	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	20000368 	.word	0x20000368

08001458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001460:	f7ff ffee 	bl	8001440 <HAL_GetTick>
 8001464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001470:	d005      	beq.n	800147e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001472:	4b0a      	ldr	r3, [pc, #40]	@ (800149c <HAL_Delay+0x44>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	461a      	mov	r2, r3
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	4413      	add	r3, r2
 800147c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800147e:	bf00      	nop
 8001480:	f7ff ffde 	bl	8001440 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	429a      	cmp	r2, r3
 800148e:	d8f7      	bhi.n	8001480 <HAL_Delay+0x28>
  {
  }
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000088 	.word	0x20000088

080014a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b0:	4b0c      	ldr	r3, [pc, #48]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014bc:	4013      	ands	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014d2:	4a04      	ldr	r2, [pc, #16]	@ (80014e4 <__NVIC_SetPriorityGrouping+0x44>)
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	60d3      	str	r3, [r2, #12]
}
 80014d8:	bf00      	nop
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <__NVIC_GetPriorityGrouping+0x18>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	f003 0307 	and.w	r3, r3, #7
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	2b00      	cmp	r3, #0
 8001514:	db0b      	blt.n	800152e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	f003 021f 	and.w	r2, r3, #31
 800151c:	4907      	ldr	r1, [pc, #28]	@ (800153c <__NVIC_EnableIRQ+0x38>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	095b      	lsrs	r3, r3, #5
 8001524:	2001      	movs	r0, #1
 8001526:	fa00 f202 	lsl.w	r2, r0, r2
 800152a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800152e:	bf00      	nop
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000e100 	.word	0xe000e100

08001540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001550:	2b00      	cmp	r3, #0
 8001552:	db0a      	blt.n	800156a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	b2da      	uxtb	r2, r3
 8001558:	490c      	ldr	r1, [pc, #48]	@ (800158c <__NVIC_SetPriority+0x4c>)
 800155a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155e:	0112      	lsls	r2, r2, #4
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	440b      	add	r3, r1
 8001564:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001568:	e00a      	b.n	8001580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4908      	ldr	r1, [pc, #32]	@ (8001590 <__NVIC_SetPriority+0x50>)
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	3b04      	subs	r3, #4
 8001578:	0112      	lsls	r2, r2, #4
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	440b      	add	r3, r1
 800157e:	761a      	strb	r2, [r3, #24]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	e000e100 	.word	0xe000e100
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001594:	b480      	push	{r7}
 8001596:	b089      	sub	sp, #36	@ 0x24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	f1c3 0307 	rsb	r3, r3, #7
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	bf28      	it	cs
 80015b2:	2304      	movcs	r3, #4
 80015b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	3304      	adds	r3, #4
 80015ba:	2b06      	cmp	r3, #6
 80015bc:	d902      	bls.n	80015c4 <NVIC_EncodePriority+0x30>
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3b03      	subs	r3, #3
 80015c2:	e000      	b.n	80015c6 <NVIC_EncodePriority+0x32>
 80015c4:	2300      	movs	r3, #0
 80015c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	43da      	mvns	r2, r3
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	401a      	ands	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015dc:	f04f 31ff 	mov.w	r1, #4294967295
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3
 80015e6:	43d9      	mvns	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ec:	4313      	orrs	r3, r2
         );
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3724      	adds	r7, #36	@ 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
	...

080015fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3b01      	subs	r3, #1
 8001608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800160c:	d301      	bcc.n	8001612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800160e:	2301      	movs	r3, #1
 8001610:	e00f      	b.n	8001632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001612:	4a0a      	ldr	r2, [pc, #40]	@ (800163c <SysTick_Config+0x40>)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3b01      	subs	r3, #1
 8001618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800161a:	210f      	movs	r1, #15
 800161c:	f04f 30ff 	mov.w	r0, #4294967295
 8001620:	f7ff ff8e 	bl	8001540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001624:	4b05      	ldr	r3, [pc, #20]	@ (800163c <SysTick_Config+0x40>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800162a:	4b04      	ldr	r3, [pc, #16]	@ (800163c <SysTick_Config+0x40>)
 800162c:	2207      	movs	r2, #7
 800162e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	e000e010 	.word	0xe000e010

08001640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff ff29 	bl	80014a0 <__NVIC_SetPriorityGrouping>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001656:	b580      	push	{r7, lr}
 8001658:	b086      	sub	sp, #24
 800165a:	af00      	add	r7, sp, #0
 800165c:	4603      	mov	r3, r0
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001668:	f7ff ff3e 	bl	80014e8 <__NVIC_GetPriorityGrouping>
 800166c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	68b9      	ldr	r1, [r7, #8]
 8001672:	6978      	ldr	r0, [r7, #20]
 8001674:	f7ff ff8e 	bl	8001594 <NVIC_EncodePriority>
 8001678:	4602      	mov	r2, r0
 800167a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167e:	4611      	mov	r1, r2
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff ff5d 	bl	8001540 <__NVIC_SetPriority>
}
 8001686:	bf00      	nop
 8001688:	3718      	adds	r7, #24
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	4603      	mov	r3, r0
 8001696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff ff31 	bl	8001504 <__NVIC_EnableIRQ>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff ffa2 	bl	80015fc <SysTick_Config>
 80016b8:	4603      	mov	r3, r0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b084      	sub	sp, #16
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016d0:	f7ff feb6 	bl	8001440 <HAL_GetTick>
 80016d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d008      	beq.n	80016f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2280      	movs	r2, #128	@ 0x80
 80016e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e052      	b.n	800179a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0216 	bic.w	r2, r2, #22
 8001702:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	695a      	ldr	r2, [r3, #20]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001712:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001718:	2b00      	cmp	r3, #0
 800171a:	d103      	bne.n	8001724 <HAL_DMA_Abort+0x62>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001720:	2b00      	cmp	r3, #0
 8001722:	d007      	beq.n	8001734 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0208 	bic.w	r2, r2, #8
 8001732:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f022 0201 	bic.w	r2, r2, #1
 8001742:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001744:	e013      	b.n	800176e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001746:	f7ff fe7b 	bl	8001440 <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b05      	cmp	r3, #5
 8001752:	d90c      	bls.n	800176e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2220      	movs	r2, #32
 8001758:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2203      	movs	r2, #3
 800175e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e015      	b.n	800179a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	2b00      	cmp	r3, #0
 800177a:	d1e4      	bne.n	8001746 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001780:	223f      	movs	r2, #63	@ 0x3f
 8001782:	409a      	lsls	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d004      	beq.n	80017c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2280      	movs	r2, #128	@ 0x80
 80017ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e00c      	b.n	80017da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2205      	movs	r2, #5
 80017c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0201 	bic.w	r2, r2, #1
 80017d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
	...

080017e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
 8001802:	e159      	b.n	8001ab8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001804:	2201      	movs	r2, #1
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	697a      	ldr	r2, [r7, #20]
 8001814:	4013      	ands	r3, r2
 8001816:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	429a      	cmp	r2, r3
 800181e:	f040 8148 	bne.w	8001ab2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f003 0303 	and.w	r3, r3, #3
 800182a:	2b01      	cmp	r3, #1
 800182c:	d005      	beq.n	800183a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001836:	2b02      	cmp	r3, #2
 8001838:	d130      	bne.n	800189c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	2203      	movs	r2, #3
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43db      	mvns	r3, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4013      	ands	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	68da      	ldr	r2, [r3, #12]
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4313      	orrs	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001870:	2201      	movs	r2, #1
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	091b      	lsrs	r3, r3, #4
 8001886:	f003 0201 	and.w	r2, r3, #1
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4313      	orrs	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f003 0303 	and.w	r3, r3, #3
 80018a4:	2b03      	cmp	r3, #3
 80018a6:	d017      	beq.n	80018d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	2203      	movs	r2, #3
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 0303 	and.w	r3, r3, #3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d123      	bne.n	800192c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	08da      	lsrs	r2, r3, #3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3208      	adds	r2, #8
 80018ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	f003 0307 	and.w	r3, r3, #7
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	220f      	movs	r2, #15
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4013      	ands	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	691a      	ldr	r2, [r3, #16]
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4313      	orrs	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	08da      	lsrs	r2, r3, #3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	3208      	adds	r2, #8
 8001926:	69b9      	ldr	r1, [r7, #24]
 8001928:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 0203 	and.w	r2, r3, #3
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4313      	orrs	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001968:	2b00      	cmp	r3, #0
 800196a:	f000 80a2 	beq.w	8001ab2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b57      	ldr	r3, [pc, #348]	@ (8001ad0 <HAL_GPIO_Init+0x2e8>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	4a56      	ldr	r2, [pc, #344]	@ (8001ad0 <HAL_GPIO_Init+0x2e8>)
 8001978:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800197c:	6453      	str	r3, [r2, #68]	@ 0x44
 800197e:	4b54      	ldr	r3, [pc, #336]	@ (8001ad0 <HAL_GPIO_Init+0x2e8>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001982:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800198a:	4a52      	ldr	r2, [pc, #328]	@ (8001ad4 <HAL_GPIO_Init+0x2ec>)
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	089b      	lsrs	r3, r3, #2
 8001990:	3302      	adds	r3, #2
 8001992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001996:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f003 0303 	and.w	r3, r3, #3
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	220f      	movs	r2, #15
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4013      	ands	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4a49      	ldr	r2, [pc, #292]	@ (8001ad8 <HAL_GPIO_Init+0x2f0>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d019      	beq.n	80019ea <HAL_GPIO_Init+0x202>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a48      	ldr	r2, [pc, #288]	@ (8001adc <HAL_GPIO_Init+0x2f4>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d013      	beq.n	80019e6 <HAL_GPIO_Init+0x1fe>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a47      	ldr	r2, [pc, #284]	@ (8001ae0 <HAL_GPIO_Init+0x2f8>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d00d      	beq.n	80019e2 <HAL_GPIO_Init+0x1fa>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a46      	ldr	r2, [pc, #280]	@ (8001ae4 <HAL_GPIO_Init+0x2fc>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d007      	beq.n	80019de <HAL_GPIO_Init+0x1f6>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a45      	ldr	r2, [pc, #276]	@ (8001ae8 <HAL_GPIO_Init+0x300>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d101      	bne.n	80019da <HAL_GPIO_Init+0x1f2>
 80019d6:	2304      	movs	r3, #4
 80019d8:	e008      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019da:	2307      	movs	r3, #7
 80019dc:	e006      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019de:	2303      	movs	r3, #3
 80019e0:	e004      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019e2:	2302      	movs	r3, #2
 80019e4:	e002      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <HAL_GPIO_Init+0x204>
 80019ea:	2300      	movs	r3, #0
 80019ec:	69fa      	ldr	r2, [r7, #28]
 80019ee:	f002 0203 	and.w	r2, r2, #3
 80019f2:	0092      	lsls	r2, r2, #2
 80019f4:	4093      	lsls	r3, r2
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019fc:	4935      	ldr	r1, [pc, #212]	@ (8001ad4 <HAL_GPIO_Init+0x2ec>)
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	089b      	lsrs	r3, r3, #2
 8001a02:	3302      	adds	r3, #2
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a0a:	4b38      	ldr	r3, [pc, #224]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	43db      	mvns	r3, r3
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	4013      	ands	r3, r2
 8001a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a2e:	4a2f      	ldr	r2, [pc, #188]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a34:	4b2d      	ldr	r3, [pc, #180]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4013      	ands	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d003      	beq.n	8001a58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a58:	4a24      	ldr	r2, [pc, #144]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a5e:	4b23      	ldr	r3, [pc, #140]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	43db      	mvns	r3, r3
 8001a68:	69ba      	ldr	r2, [r7, #24]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a82:	4a1a      	ldr	r2, [pc, #104]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a88:	4b18      	ldr	r3, [pc, #96]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001aac:	4a0f      	ldr	r2, [pc, #60]	@ (8001aec <HAL_GPIO_Init+0x304>)
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	61fb      	str	r3, [r7, #28]
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	2b0f      	cmp	r3, #15
 8001abc:	f67f aea2 	bls.w	8001804 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	3724      	adds	r7, #36	@ 0x24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40013800 	.word	0x40013800
 8001ad8:	40020000 	.word	0x40020000
 8001adc:	40020400 	.word	0x40020400
 8001ae0:	40020800 	.word	0x40020800
 8001ae4:	40020c00 	.word	0x40020c00
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40013c00 	.word	0x40013c00

08001af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	460b      	mov	r3, r1
 8001afa:	807b      	strh	r3, [r7, #2]
 8001afc:	4613      	mov	r3, r2
 8001afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b00:	787b      	ldrb	r3, [r7, #1]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b06:	887a      	ldrh	r2, [r7, #2]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b0c:	e003      	b.n	8001b16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b0e:	887b      	ldrh	r3, [r7, #2]
 8001b10:	041a      	lsls	r2, r3, #16
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	619a      	str	r2, [r3, #24]
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e267      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d075      	beq.n	8001c2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b42:	4b88      	ldr	r3, [pc, #544]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f003 030c 	and.w	r3, r3, #12
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d00c      	beq.n	8001b68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b4e:	4b85      	ldr	r3, [pc, #532]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b56:	2b08      	cmp	r3, #8
 8001b58:	d112      	bne.n	8001b80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b5a:	4b82      	ldr	r3, [pc, #520]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b66:	d10b      	bne.n	8001b80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b68:	4b7e      	ldr	r3, [pc, #504]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d05b      	beq.n	8001c2c <HAL_RCC_OscConfig+0x108>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d157      	bne.n	8001c2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e242      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b88:	d106      	bne.n	8001b98 <HAL_RCC_OscConfig+0x74>
 8001b8a:	4b76      	ldr	r3, [pc, #472]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a75      	ldr	r2, [pc, #468]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001b90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	e01d      	b.n	8001bd4 <HAL_RCC_OscConfig+0xb0>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ba0:	d10c      	bne.n	8001bbc <HAL_RCC_OscConfig+0x98>
 8001ba2:	4b70      	ldr	r3, [pc, #448]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a6f      	ldr	r2, [pc, #444]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001ba8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b6d      	ldr	r3, [pc, #436]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a6c      	ldr	r2, [pc, #432]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e00b      	b.n	8001bd4 <HAL_RCC_OscConfig+0xb0>
 8001bbc:	4b69      	ldr	r3, [pc, #420]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a68      	ldr	r2, [pc, #416]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	4b66      	ldr	r3, [pc, #408]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a65      	ldr	r2, [pc, #404]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d013      	beq.n	8001c04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fc30 	bl	8001440 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001be4:	f7ff fc2c 	bl	8001440 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	@ 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e207      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	4b5b      	ldr	r3, [pc, #364]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d0f0      	beq.n	8001be4 <HAL_RCC_OscConfig+0xc0>
 8001c02:	e014      	b.n	8001c2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7ff fc1c 	bl	8001440 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c0c:	f7ff fc18 	bl	8001440 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	@ 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e1f3      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1e:	4b51      	ldr	r3, [pc, #324]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0xe8>
 8001c2a:	e000      	b.n	8001c2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d063      	beq.n	8001d02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c3a:	4b4a      	ldr	r3, [pc, #296]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 030c 	and.w	r3, r3, #12
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00b      	beq.n	8001c5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c46:	4b47      	ldr	r3, [pc, #284]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d11c      	bne.n	8001c8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c52:	4b44      	ldr	r3, [pc, #272]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d116      	bne.n	8001c8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5e:	4b41      	ldr	r3, [pc, #260]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d005      	beq.n	8001c76 <HAL_RCC_OscConfig+0x152>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d001      	beq.n	8001c76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e1c7      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c76:	4b3b      	ldr	r3, [pc, #236]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	4937      	ldr	r1, [pc, #220]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8a:	e03a      	b.n	8001d02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d020      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c94:	4b34      	ldr	r3, [pc, #208]	@ (8001d68 <HAL_RCC_OscConfig+0x244>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9a:	f7ff fbd1 	bl	8001440 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca2:	f7ff fbcd 	bl	8001440 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e1a8      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0f0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc0:	4b28      	ldr	r3, [pc, #160]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4925      	ldr	r1, [pc, #148]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
 8001cd4:	e015      	b.n	8001d02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd6:	4b24      	ldr	r3, [pc, #144]	@ (8001d68 <HAL_RCC_OscConfig+0x244>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7ff fbb0 	bl	8001440 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce4:	f7ff fbac 	bl	8001440 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e187      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d036      	beq.n	8001d7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d016      	beq.n	8001d44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_RCC_OscConfig+0x248>)
 8001d18:	2201      	movs	r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7ff fb90 	bl	8001440 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d24:	f7ff fb8c 	bl	8001440 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e167      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <HAL_RCC_OscConfig+0x240>)
 8001d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f0      	beq.n	8001d24 <HAL_RCC_OscConfig+0x200>
 8001d42:	e01b      	b.n	8001d7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d44:	4b09      	ldr	r3, [pc, #36]	@ (8001d6c <HAL_RCC_OscConfig+0x248>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4a:	f7ff fb79 	bl	8001440 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d50:	e00e      	b.n	8001d70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d52:	f7ff fb75 	bl	8001440 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d907      	bls.n	8001d70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e150      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
 8001d64:	40023800 	.word	0x40023800
 8001d68:	42470000 	.word	0x42470000
 8001d6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	4b88      	ldr	r3, [pc, #544]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001d72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1ea      	bne.n	8001d52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 8097 	beq.w	8001eb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d8e:	4b81      	ldr	r3, [pc, #516]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10f      	bne.n	8001dba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	4a7c      	ldr	r2, [pc, #496]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001da4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001daa:	4b7a      	ldr	r3, [pc, #488]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001db6:	2301      	movs	r3, #1
 8001db8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dba:	4b77      	ldr	r3, [pc, #476]	@ (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc6:	4b74      	ldr	r3, [pc, #464]	@ (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a73      	ldr	r2, [pc, #460]	@ (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dd2:	f7ff fb35 	bl	8001440 <HAL_GetTick>
 8001dd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd8:	e008      	b.n	8001dec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dda:	f7ff fb31 	bl	8001440 <HAL_GetTick>
 8001dde:	4602      	mov	r2, r0
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e10c      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	4b6a      	ldr	r3, [pc, #424]	@ (8001f98 <HAL_RCC_OscConfig+0x474>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0f0      	beq.n	8001dda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d106      	bne.n	8001e0e <HAL_RCC_OscConfig+0x2ea>
 8001e00:	4b64      	ldr	r3, [pc, #400]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e04:	4a63      	ldr	r2, [pc, #396]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e0c:	e01c      	b.n	8001e48 <HAL_RCC_OscConfig+0x324>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	2b05      	cmp	r3, #5
 8001e14:	d10c      	bne.n	8001e30 <HAL_RCC_OscConfig+0x30c>
 8001e16:	4b5f      	ldr	r3, [pc, #380]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e1a:	4a5e      	ldr	r2, [pc, #376]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e22:	4b5c      	ldr	r3, [pc, #368]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e26:	4a5b      	ldr	r2, [pc, #364]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e2e:	e00b      	b.n	8001e48 <HAL_RCC_OscConfig+0x324>
 8001e30:	4b58      	ldr	r3, [pc, #352]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e34:	4a57      	ldr	r2, [pc, #348]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e36:	f023 0301 	bic.w	r3, r3, #1
 8001e3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e3c:	4b55      	ldr	r3, [pc, #340]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e40:	4a54      	ldr	r2, [pc, #336]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e42:	f023 0304 	bic.w	r3, r3, #4
 8001e46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d015      	beq.n	8001e7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e50:	f7ff faf6 	bl	8001440 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e56:	e00a      	b.n	8001e6e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e58:	f7ff faf2 	bl	8001440 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e0cb      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6e:	4b49      	ldr	r3, [pc, #292]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0ee      	beq.n	8001e58 <HAL_RCC_OscConfig+0x334>
 8001e7a:	e014      	b.n	8001ea6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e7c:	f7ff fae0 	bl	8001440 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e82:	e00a      	b.n	8001e9a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e84:	f7ff fadc 	bl	8001440 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e0b5      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e9a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001e9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1ee      	bne.n	8001e84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d105      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eac:	4b39      	ldr	r3, [pc, #228]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	4a38      	ldr	r2, [pc, #224]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001eb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eb6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f000 80a1 	beq.w	8002004 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ec2:	4b34      	ldr	r3, [pc, #208]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d05c      	beq.n	8001f88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d141      	bne.n	8001f5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed6:	4b31      	ldr	r3, [pc, #196]	@ (8001f9c <HAL_RCC_OscConfig+0x478>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7ff fab0 	bl	8001440 <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee4:	f7ff faac 	bl	8001440 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e087      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef6:	4b27      	ldr	r3, [pc, #156]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f0      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69da      	ldr	r2, [r3, #28]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	019b      	lsls	r3, r3, #6
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f18:	085b      	lsrs	r3, r3, #1
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	041b      	lsls	r3, r3, #16
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f24:	061b      	lsls	r3, r3, #24
 8001f26:	491b      	ldr	r1, [pc, #108]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f9c <HAL_RCC_OscConfig+0x478>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f32:	f7ff fa85 	bl	8001440 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f3a:	f7ff fa81 	bl	8001440 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e05c      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f4c:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0f0      	beq.n	8001f3a <HAL_RCC_OscConfig+0x416>
 8001f58:	e054      	b.n	8002004 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f5a:	4b10      	ldr	r3, [pc, #64]	@ (8001f9c <HAL_RCC_OscConfig+0x478>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f60:	f7ff fa6e 	bl	8001440 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f68:	f7ff fa6a 	bl	8001440 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e045      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f7a:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <HAL_RCC_OscConfig+0x470>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f0      	bne.n	8001f68 <HAL_RCC_OscConfig+0x444>
 8001f86:	e03d      	b.n	8002004 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d107      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e038      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40007000 	.word	0x40007000
 8001f9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8002010 <HAL_RCC_OscConfig+0x4ec>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d028      	beq.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d121      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d11a      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d111      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe6:	085b      	lsrs	r3, r3, #1
 8001fe8:	3b01      	subs	r3, #1
 8001fea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d107      	bne.n	8002000 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ffa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3718      	adds	r7, #24
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40023800 	.word	0x40023800

08002014 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0cc      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b68      	ldr	r3, [pc, #416]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d90c      	bls.n	8002050 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b65      	ldr	r3, [pc, #404]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	b2d2      	uxtb	r2, r2
 800203c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800203e:	4b63      	ldr	r3, [pc, #396]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d001      	beq.n	8002050 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0b8      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d020      	beq.n	800209e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002068:	4b59      	ldr	r3, [pc, #356]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	4a58      	ldr	r2, [pc, #352]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800206e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002072:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b00      	cmp	r3, #0
 800207e:	d005      	beq.n	800208c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002080:	4b53      	ldr	r3, [pc, #332]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	4a52      	ldr	r2, [pc, #328]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002086:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800208a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800208c:	4b50      	ldr	r3, [pc, #320]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	494d      	ldr	r1, [pc, #308]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800209a:	4313      	orrs	r3, r2
 800209c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d044      	beq.n	8002134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b2:	4b47      	ldr	r3, [pc, #284]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d119      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e07f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d003      	beq.n	80020d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d107      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d2:	4b3f      	ldr	r3, [pc, #252]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e06f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e2:	4b3b      	ldr	r3, [pc, #236]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e067      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f2:	4b37      	ldr	r3, [pc, #220]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f023 0203 	bic.w	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4934      	ldr	r1, [pc, #208]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002100:	4313      	orrs	r3, r2
 8002102:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002104:	f7ff f99c 	bl	8001440 <HAL_GetTick>
 8002108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	e00a      	b.n	8002122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7ff f998 	bl	8001440 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e04f      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002122:	4b2b      	ldr	r3, [pc, #172]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 020c 	and.w	r2, r3, #12
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	429a      	cmp	r2, r3
 8002132:	d1eb      	bne.n	800210c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b25      	ldr	r3, [pc, #148]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d20c      	bcs.n	800215c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b22      	ldr	r3, [pc, #136]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800214a:	4b20      	ldr	r3, [pc, #128]	@ (80021cc <HAL_RCC_ClockConfig+0x1b8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	683a      	ldr	r2, [r7, #0]
 8002154:	429a      	cmp	r2, r3
 8002156:	d001      	beq.n	800215c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e032      	b.n	80021c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d008      	beq.n	800217a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002168:	4b19      	ldr	r3, [pc, #100]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4916      	ldr	r1, [pc, #88]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002176:	4313      	orrs	r3, r2
 8002178:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0308 	and.w	r3, r3, #8
 8002182:	2b00      	cmp	r3, #0
 8002184:	d009      	beq.n	800219a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002186:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	490e      	ldr	r1, [pc, #56]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 8002196:	4313      	orrs	r3, r2
 8002198:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800219a:	f000 f821 	bl	80021e0 <HAL_RCC_GetSysClockFreq>
 800219e:	4602      	mov	r2, r0
 80021a0:	4b0b      	ldr	r3, [pc, #44]	@ (80021d0 <HAL_RCC_ClockConfig+0x1bc>)
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	091b      	lsrs	r3, r3, #4
 80021a6:	f003 030f 	and.w	r3, r3, #15
 80021aa:	490a      	ldr	r1, [pc, #40]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 80021ac:	5ccb      	ldrb	r3, [r1, r3]
 80021ae:	fa22 f303 	lsr.w	r3, r2, r3
 80021b2:	4a09      	ldr	r2, [pc, #36]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021b6:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <HAL_RCC_ClockConfig+0x1c8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff f8fc 	bl	80013b8 <HAL_InitTick>

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023c00 	.word	0x40023c00
 80021d0:	40023800 	.word	0x40023800
 80021d4:	080036fc 	.word	0x080036fc
 80021d8:	20000080 	.word	0x20000080
 80021dc:	20000084 	.word	0x20000084

080021e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021e4:	b094      	sub	sp, #80	@ 0x50
 80021e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80021ec:	2300      	movs	r3, #0
 80021ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80021f0:	2300      	movs	r3, #0
 80021f2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80021f4:	2300      	movs	r3, #0
 80021f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021f8:	4b79      	ldr	r3, [pc, #484]	@ (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 030c 	and.w	r3, r3, #12
 8002200:	2b08      	cmp	r3, #8
 8002202:	d00d      	beq.n	8002220 <HAL_RCC_GetSysClockFreq+0x40>
 8002204:	2b08      	cmp	r3, #8
 8002206:	f200 80e1 	bhi.w	80023cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800220a:	2b00      	cmp	r3, #0
 800220c:	d002      	beq.n	8002214 <HAL_RCC_GetSysClockFreq+0x34>
 800220e:	2b04      	cmp	r3, #4
 8002210:	d003      	beq.n	800221a <HAL_RCC_GetSysClockFreq+0x3a>
 8002212:	e0db      	b.n	80023cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002214:	4b73      	ldr	r3, [pc, #460]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002216:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002218:	e0db      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800221a:	4b73      	ldr	r3, [pc, #460]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800221c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800221e:	e0d8      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002220:	4b6f      	ldr	r3, [pc, #444]	@ (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002228:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800222a:	4b6d      	ldr	r3, [pc, #436]	@ (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d063      	beq.n	80022fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002236:	4b6a      	ldr	r3, [pc, #424]	@ (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	099b      	lsrs	r3, r3, #6
 800223c:	2200      	movs	r2, #0
 800223e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002240:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002248:	633b      	str	r3, [r7, #48]	@ 0x30
 800224a:	2300      	movs	r3, #0
 800224c:	637b      	str	r3, [r7, #52]	@ 0x34
 800224e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002252:	4622      	mov	r2, r4
 8002254:	462b      	mov	r3, r5
 8002256:	f04f 0000 	mov.w	r0, #0
 800225a:	f04f 0100 	mov.w	r1, #0
 800225e:	0159      	lsls	r1, r3, #5
 8002260:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002264:	0150      	lsls	r0, r2, #5
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	4621      	mov	r1, r4
 800226c:	1a51      	subs	r1, r2, r1
 800226e:	6139      	str	r1, [r7, #16]
 8002270:	4629      	mov	r1, r5
 8002272:	eb63 0301 	sbc.w	r3, r3, r1
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	f04f 0300 	mov.w	r3, #0
 8002280:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002284:	4659      	mov	r1, fp
 8002286:	018b      	lsls	r3, r1, #6
 8002288:	4651      	mov	r1, sl
 800228a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800228e:	4651      	mov	r1, sl
 8002290:	018a      	lsls	r2, r1, #6
 8002292:	4651      	mov	r1, sl
 8002294:	ebb2 0801 	subs.w	r8, r2, r1
 8002298:	4659      	mov	r1, fp
 800229a:	eb63 0901 	sbc.w	r9, r3, r1
 800229e:	f04f 0200 	mov.w	r2, #0
 80022a2:	f04f 0300 	mov.w	r3, #0
 80022a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022b2:	4690      	mov	r8, r2
 80022b4:	4699      	mov	r9, r3
 80022b6:	4623      	mov	r3, r4
 80022b8:	eb18 0303 	adds.w	r3, r8, r3
 80022bc:	60bb      	str	r3, [r7, #8]
 80022be:	462b      	mov	r3, r5
 80022c0:	eb49 0303 	adc.w	r3, r9, r3
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022d2:	4629      	mov	r1, r5
 80022d4:	024b      	lsls	r3, r1, #9
 80022d6:	4621      	mov	r1, r4
 80022d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022dc:	4621      	mov	r1, r4
 80022de:	024a      	lsls	r2, r1, #9
 80022e0:	4610      	mov	r0, r2
 80022e2:	4619      	mov	r1, r3
 80022e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022e6:	2200      	movs	r2, #0
 80022e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80022f0:	f7fe f936 	bl	8000560 <__aeabi_uldivmod>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	4613      	mov	r3, r2
 80022fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022fc:	e058      	b.n	80023b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022fe:	4b38      	ldr	r3, [pc, #224]	@ (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	099b      	lsrs	r3, r3, #6
 8002304:	2200      	movs	r2, #0
 8002306:	4618      	mov	r0, r3
 8002308:	4611      	mov	r1, r2
 800230a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800230e:	623b      	str	r3, [r7, #32]
 8002310:	2300      	movs	r3, #0
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24
 8002314:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002318:	4642      	mov	r2, r8
 800231a:	464b      	mov	r3, r9
 800231c:	f04f 0000 	mov.w	r0, #0
 8002320:	f04f 0100 	mov.w	r1, #0
 8002324:	0159      	lsls	r1, r3, #5
 8002326:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800232a:	0150      	lsls	r0, r2, #5
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4641      	mov	r1, r8
 8002332:	ebb2 0a01 	subs.w	sl, r2, r1
 8002336:	4649      	mov	r1, r9
 8002338:	eb63 0b01 	sbc.w	fp, r3, r1
 800233c:	f04f 0200 	mov.w	r2, #0
 8002340:	f04f 0300 	mov.w	r3, #0
 8002344:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002348:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800234c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002350:	ebb2 040a 	subs.w	r4, r2, sl
 8002354:	eb63 050b 	sbc.w	r5, r3, fp
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	f04f 0300 	mov.w	r3, #0
 8002360:	00eb      	lsls	r3, r5, #3
 8002362:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002366:	00e2      	lsls	r2, r4, #3
 8002368:	4614      	mov	r4, r2
 800236a:	461d      	mov	r5, r3
 800236c:	4643      	mov	r3, r8
 800236e:	18e3      	adds	r3, r4, r3
 8002370:	603b      	str	r3, [r7, #0]
 8002372:	464b      	mov	r3, r9
 8002374:	eb45 0303 	adc.w	r3, r5, r3
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	f04f 0300 	mov.w	r3, #0
 8002382:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002386:	4629      	mov	r1, r5
 8002388:	028b      	lsls	r3, r1, #10
 800238a:	4621      	mov	r1, r4
 800238c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002390:	4621      	mov	r1, r4
 8002392:	028a      	lsls	r2, r1, #10
 8002394:	4610      	mov	r0, r2
 8002396:	4619      	mov	r1, r3
 8002398:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800239a:	2200      	movs	r2, #0
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	61fa      	str	r2, [r7, #28]
 80023a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023a4:	f7fe f8dc 	bl	8000560 <__aeabi_uldivmod>
 80023a8:	4602      	mov	r2, r0
 80023aa:	460b      	mov	r3, r1
 80023ac:	4613      	mov	r3, r2
 80023ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	0c1b      	lsrs	r3, r3, #16
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	3301      	adds	r3, #1
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80023c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023ca:	e002      	b.n	80023d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023cc:	4b05      	ldr	r3, [pc, #20]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80023ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3750      	adds	r7, #80	@ 0x50
 80023d8:	46bd      	mov	sp, r7
 80023da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800
 80023e4:	00f42400 	.word	0x00f42400
 80023e8:	007a1200 	.word	0x007a1200

080023ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023f0:	4b03      	ldr	r3, [pc, #12]	@ (8002400 <HAL_RCC_GetHCLKFreq+0x14>)
 80023f2:	681b      	ldr	r3, [r3, #0]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	20000080 	.word	0x20000080

08002404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002408:	f7ff fff0 	bl	80023ec <HAL_RCC_GetHCLKFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b05      	ldr	r3, [pc, #20]	@ (8002424 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	0a9b      	lsrs	r3, r3, #10
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	4903      	ldr	r1, [pc, #12]	@ (8002428 <HAL_RCC_GetPCLK1Freq+0x24>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002420:	4618      	mov	r0, r3
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40023800 	.word	0x40023800
 8002428:	0800370c 	.word	0x0800370c

0800242c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002430:	f7ff ffdc 	bl	80023ec <HAL_RCC_GetHCLKFreq>
 8002434:	4602      	mov	r2, r0
 8002436:	4b05      	ldr	r3, [pc, #20]	@ (800244c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	0b5b      	lsrs	r3, r3, #13
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	4903      	ldr	r1, [pc, #12]	@ (8002450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002442:	5ccb      	ldrb	r3, [r1, r3]
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002448:	4618      	mov	r0, r3
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40023800 	.word	0x40023800
 8002450:	0800370c 	.word	0x0800370c

08002454 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e03f      	b.n	80024e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d106      	bne.n	8002480 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7fe feb4 	bl	80011e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2224      	movs	r2, #36	@ 0x24
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002496:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 fddf 	bl	800305c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695a      	ldr	r2, [r3, #20]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80024bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2220      	movs	r2, #32
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b08a      	sub	sp, #40	@ 0x28
 80024f2:	af02      	add	r7, sp, #8
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	603b      	str	r3, [r7, #0]
 80024fa:	4613      	mov	r3, r2
 80024fc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b20      	cmp	r3, #32
 800250c:	d17c      	bne.n	8002608 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <HAL_UART_Transmit+0x2c>
 8002514:	88fb      	ldrh	r3, [r7, #6]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e075      	b.n	800260a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_UART_Transmit+0x3e>
 8002528:	2302      	movs	r3, #2
 800252a:	e06e      	b.n	800260a <HAL_UART_Transmit+0x11c>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2221      	movs	r2, #33	@ 0x21
 800253e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002542:	f7fe ff7d 	bl	8001440 <HAL_GetTick>
 8002546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	88fa      	ldrh	r2, [r7, #6]
 800254c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	88fa      	ldrh	r2, [r7, #6]
 8002552:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800255c:	d108      	bne.n	8002570 <HAL_UART_Transmit+0x82>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d104      	bne.n	8002570 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	61bb      	str	r3, [r7, #24]
 800256e:	e003      	b.n	8002578 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002574:	2300      	movs	r3, #0
 8002576:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8002580:	e02a      	b.n	80025d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	2200      	movs	r2, #0
 800258a:	2180      	movs	r1, #128	@ 0x80
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 fb1f 	bl	8002bd0 <UART_WaitOnFlagUntilTimeout>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e036      	b.n	800260a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10b      	bne.n	80025ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	461a      	mov	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	3302      	adds	r3, #2
 80025b6:	61bb      	str	r3, [r7, #24]
 80025b8:	e007      	b.n	80025ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	781a      	ldrb	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	3301      	adds	r3, #1
 80025c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	3b01      	subs	r3, #1
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80025dc:	b29b      	uxth	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1cf      	bne.n	8002582 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	2200      	movs	r2, #0
 80025ea:	2140      	movs	r1, #64	@ 0x40
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 faef 	bl	8002bd0 <UART_WaitOnFlagUntilTimeout>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e006      	b.n	800260a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2220      	movs	r2, #32
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	e000      	b.n	800260a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002608:	2302      	movs	r3, #2
  }
}
 800260a:	4618      	mov	r0, r3
 800260c:	3720      	adds	r7, #32
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b084      	sub	sp, #16
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	4613      	mov	r3, r2
 800261e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002626:	b2db      	uxtb	r3, r3
 8002628:	2b20      	cmp	r3, #32
 800262a:	d11d      	bne.n	8002668 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <HAL_UART_Receive_IT+0x26>
 8002632:	88fb      	ldrh	r3, [r7, #6]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e016      	b.n	800266a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002642:	2b01      	cmp	r3, #1
 8002644:	d101      	bne.n	800264a <HAL_UART_Receive_IT+0x38>
 8002646:	2302      	movs	r3, #2
 8002648:	e00f      	b.n	800266a <HAL_UART_Receive_IT+0x58>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2201      	movs	r2, #1
 800264e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2200      	movs	r2, #0
 8002656:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	461a      	mov	r2, r3
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 fb24 	bl	8002cac <UART_Start_Receive_IT>
 8002664:	4603      	mov	r3, r0
 8002666:	e000      	b.n	800266a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002668:	2302      	movs	r3, #2
  }
}
 800266a:	4618      	mov	r0, r3
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
	...

08002674 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b0ba      	sub	sp, #232	@ 0xe8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800269a:	2300      	movs	r3, #0
 800269c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80026a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80026b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10f      	bne.n	80026da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026be:	f003 0320 	and.w	r3, r3, #32
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d009      	beq.n	80026da <HAL_UART_IRQHandler+0x66>
 80026c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026ca:	f003 0320 	and.w	r3, r3, #32
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 fc07 	bl	8002ee6 <UART_Receive_IT>
      return;
 80026d8:	e256      	b.n	8002b88 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80026da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 80de 	beq.w	80028a0 <HAL_UART_IRQHandler+0x22c>
 80026e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d106      	bne.n	80026fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80026f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f000 80d1 	beq.w	80028a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80026fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00b      	beq.n	8002722 <HAL_UART_IRQHandler+0xae>
 800270a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800270e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002712:	2b00      	cmp	r3, #0
 8002714:	d005      	beq.n	8002722 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	f043 0201 	orr.w	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00b      	beq.n	8002746 <HAL_UART_IRQHandler+0xd2>
 800272e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d005      	beq.n	8002746 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	f043 0202 	orr.w	r2, r3, #2
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00b      	beq.n	800276a <HAL_UART_IRQHandler+0xf6>
 8002752:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b00      	cmp	r3, #0
 800275c:	d005      	beq.n	800276a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	f043 0204 	orr.w	r2, r3, #4
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800276a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	2b00      	cmp	r3, #0
 8002774:	d011      	beq.n	800279a <HAL_UART_IRQHandler+0x126>
 8002776:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800277a:	f003 0320 	and.w	r3, r3, #32
 800277e:	2b00      	cmp	r3, #0
 8002780:	d105      	bne.n	800278e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002782:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d005      	beq.n	800279a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	f043 0208 	orr.w	r2, r3, #8
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f000 81ed 	beq.w	8002b7e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d008      	beq.n	80027c2 <HAL_UART_IRQHandler+0x14e>
 80027b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027b4:	f003 0320 	and.w	r3, r3, #32
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d002      	beq.n	80027c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 fb92 	bl	8002ee6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027cc:	2b40      	cmp	r3, #64	@ 0x40
 80027ce:	bf0c      	ite	eq
 80027d0:	2301      	moveq	r3, #1
 80027d2:	2300      	movne	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d103      	bne.n	80027ee <HAL_UART_IRQHandler+0x17a>
 80027e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d04f      	beq.n	800288e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fa9a 	bl	8002d28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027fe:	2b40      	cmp	r3, #64	@ 0x40
 8002800:	d141      	bne.n	8002886 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	3314      	adds	r3, #20
 8002808:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800280c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002810:	e853 3f00 	ldrex	r3, [r3]
 8002814:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002818:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800281c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002820:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	3314      	adds	r3, #20
 800282a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800282e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002832:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002836:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800283a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800283e:	e841 2300 	strex	r3, r2, [r1]
 8002842:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002846:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1d9      	bne.n	8002802 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002852:	2b00      	cmp	r3, #0
 8002854:	d013      	beq.n	800287e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800285a:	4a7d      	ldr	r2, [pc, #500]	@ (8002a50 <HAL_UART_IRQHandler+0x3dc>)
 800285c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002862:	4618      	mov	r0, r3
 8002864:	f7fe ff9d 	bl	80017a2 <HAL_DMA_Abort_IT>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d016      	beq.n	800289c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002872:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002878:	4610      	mov	r0, r2
 800287a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800287c:	e00e      	b.n	800289c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f990 	bl	8002ba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002884:	e00a      	b.n	800289c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f98c 	bl	8002ba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800288c:	e006      	b.n	800289c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f988 	bl	8002ba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800289a:	e170      	b.n	8002b7e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800289c:	bf00      	nop
    return;
 800289e:	e16e      	b.n	8002b7e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	f040 814a 	bne.w	8002b3e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80028aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028ae:	f003 0310 	and.w	r3, r3, #16
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f000 8143 	beq.w	8002b3e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80028b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028bc:	f003 0310 	and.w	r3, r3, #16
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 813c 	beq.w	8002b3e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80028c6:	2300      	movs	r3, #0
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e6:	2b40      	cmp	r3, #64	@ 0x40
 80028e8:	f040 80b4 	bne.w	8002a54 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80028f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 8140 	beq.w	8002b82 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002906:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800290a:	429a      	cmp	r2, r3
 800290c:	f080 8139 	bcs.w	8002b82 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002916:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002922:	f000 8088 	beq.w	8002a36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	330c      	adds	r3, #12
 800292c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002930:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002934:	e853 3f00 	ldrex	r3, [r3]
 8002938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800293c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002944:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	330c      	adds	r3, #12
 800294e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002952:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002956:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800295a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800295e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002962:	e841 2300 	strex	r3, r2, [r1]
 8002966:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800296a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1d9      	bne.n	8002926 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	3314      	adds	r3, #20
 8002978:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800297a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800297c:	e853 3f00 	ldrex	r3, [r3]
 8002980:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002982:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002984:	f023 0301 	bic.w	r3, r3, #1
 8002988:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	3314      	adds	r3, #20
 8002992:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002996:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800299a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800299c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800299e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80029a2:	e841 2300 	strex	r3, r2, [r1]
 80029a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80029a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1e1      	bne.n	8002972 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	3314      	adds	r3, #20
 80029b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029b8:	e853 3f00 	ldrex	r3, [r3]
 80029bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80029be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	3314      	adds	r3, #20
 80029ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80029d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80029d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80029d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80029da:	e841 2300 	strex	r3, r2, [r1]
 80029de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80029e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1e3      	bne.n	80029ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2220      	movs	r2, #32
 80029ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	330c      	adds	r3, #12
 80029fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029fe:	e853 3f00 	ldrex	r3, [r3]
 8002a02:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a06:	f023 0310 	bic.w	r3, r3, #16
 8002a0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	330c      	adds	r3, #12
 8002a14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002a18:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002a1a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a20:	e841 2300 	strex	r3, r2, [r1]
 8002a24:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002a26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1e3      	bne.n	80029f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe fe46 	bl	80016c2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	4619      	mov	r1, r3
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f8b6 	bl	8002bb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002a4c:	e099      	b.n	8002b82 <HAL_UART_IRQHandler+0x50e>
 8002a4e:	bf00      	nop
 8002a50:	08002def 	.word	0x08002def
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f000 808b 	beq.w	8002b86 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002a70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f000 8086 	beq.w	8002b86 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	330c      	adds	r3, #12
 8002a80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a84:	e853 3f00 	ldrex	r3, [r3]
 8002a88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	330c      	adds	r3, #12
 8002a9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002a9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002aa0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002aa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002aa6:	e841 2300 	strex	r3, r2, [r1]
 8002aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1e3      	bne.n	8002a7a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	3314      	adds	r3, #20
 8002ab8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abc:	e853 3f00 	ldrex	r3, [r3]
 8002ac0:	623b      	str	r3, [r7, #32]
   return(result);
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	f023 0301 	bic.w	r3, r3, #1
 8002ac8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	3314      	adds	r3, #20
 8002ad2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002ad6:	633a      	str	r2, [r7, #48]	@ 0x30
 8002ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ada:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002adc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ade:	e841 2300 	strex	r3, r2, [r1]
 8002ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1e3      	bne.n	8002ab2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2220      	movs	r2, #32
 8002aee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	330c      	adds	r3, #12
 8002afe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	e853 3f00 	ldrex	r3, [r3]
 8002b06:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f023 0310 	bic.w	r3, r3, #16
 8002b0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	330c      	adds	r3, #12
 8002b18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002b1c:	61fa      	str	r2, [r7, #28]
 8002b1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b20:	69b9      	ldr	r1, [r7, #24]
 8002b22:	69fa      	ldr	r2, [r7, #28]
 8002b24:	e841 2300 	strex	r3, r2, [r1]
 8002b28:	617b      	str	r3, [r7, #20]
   return(result);
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1e3      	bne.n	8002af8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b34:	4619      	mov	r1, r3
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f83e 	bl	8002bb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b3c:	e023      	b.n	8002b86 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d009      	beq.n	8002b5e <HAL_UART_IRQHandler+0x4ea>
 8002b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f95d 	bl	8002e16 <UART_Transmit_IT>
    return;
 8002b5c:	e014      	b.n	8002b88 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00e      	beq.n	8002b88 <HAL_UART_IRQHandler+0x514>
 8002b6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d008      	beq.n	8002b88 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f99d 	bl	8002eb6 <UART_EndTransmit_IT>
    return;
 8002b7c:	e004      	b.n	8002b88 <HAL_UART_IRQHandler+0x514>
    return;
 8002b7e:	bf00      	nop
 8002b80:	e002      	b.n	8002b88 <HAL_UART_IRQHandler+0x514>
      return;
 8002b82:	bf00      	nop
 8002b84:	e000      	b.n	8002b88 <HAL_UART_IRQHandler+0x514>
      return;
 8002b86:	bf00      	nop
  }
}
 8002b88:	37e8      	adds	r7, #232	@ 0xe8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop

08002b90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b090      	sub	sp, #64	@ 0x40
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	603b      	str	r3, [r7, #0]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002be0:	e050      	b.n	8002c84 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002be2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be8:	d04c      	beq.n	8002c84 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002bea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d007      	beq.n	8002c00 <UART_WaitOnFlagUntilTimeout+0x30>
 8002bf0:	f7fe fc26 	bl	8001440 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d241      	bcs.n	8002c84 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	330c      	adds	r3, #12
 8002c06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0a:	e853 3f00 	ldrex	r3, [r3]
 8002c0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c12:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8002c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	330c      	adds	r3, #12
 8002c1e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002c20:	637a      	str	r2, [r7, #52]	@ 0x34
 8002c22:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002c26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c28:	e841 2300 	strex	r3, r2, [r1]
 8002c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1e5      	bne.n	8002c00 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	3314      	adds	r3, #20
 8002c3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	e853 3f00 	ldrex	r3, [r3]
 8002c42:	613b      	str	r3, [r7, #16]
   return(result);
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	f023 0301 	bic.w	r3, r3, #1
 8002c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	3314      	adds	r3, #20
 8002c52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c54:	623a      	str	r2, [r7, #32]
 8002c56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c58:	69f9      	ldr	r1, [r7, #28]
 8002c5a:	6a3a      	ldr	r2, [r7, #32]
 8002c5c:	e841 2300 	strex	r3, r2, [r1]
 8002c60:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1e5      	bne.n	8002c34 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e00f      	b.n	8002ca4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	bf0c      	ite	eq
 8002c94:	2301      	moveq	r3, #1
 8002c96:	2300      	movne	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d09f      	beq.n	8002be2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3740      	adds	r7, #64	@ 0x40
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	88fa      	ldrh	r2, [r7, #6]
 8002cc4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	88fa      	ldrh	r2, [r7, #6]
 8002cca:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2222      	movs	r2, #34	@ 0x22
 8002cd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d007      	beq.n	8002cfa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68da      	ldr	r2, [r3, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cf8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	695a      	ldr	r2, [r3, #20]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f042 0201 	orr.w	r2, r2, #1
 8002d08:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68da      	ldr	r2, [r3, #12]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f042 0220 	orr.w	r2, r2, #32
 8002d18:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b095      	sub	sp, #84	@ 0x54
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	330c      	adds	r3, #12
 8002d36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d3a:	e853 3f00 	ldrex	r3, [r3]
 8002d3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	330c      	adds	r3, #12
 8002d4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d50:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d58:	e841 2300 	strex	r3, r2, [r1]
 8002d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d1e5      	bne.n	8002d30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	3314      	adds	r3, #20
 8002d6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	e853 3f00 	ldrex	r3, [r3]
 8002d72:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	f023 0301 	bic.w	r3, r3, #1
 8002d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	3314      	adds	r3, #20
 8002d82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d8c:	e841 2300 	strex	r3, r2, [r1]
 8002d90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1e5      	bne.n	8002d64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d119      	bne.n	8002dd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	330c      	adds	r3, #12
 8002da6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	e853 3f00 	ldrex	r3, [r3]
 8002dae:	60bb      	str	r3, [r7, #8]
   return(result);
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f023 0310 	bic.w	r3, r3, #16
 8002db6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	330c      	adds	r3, #12
 8002dbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dc0:	61ba      	str	r2, [r7, #24]
 8002dc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc4:	6979      	ldr	r1, [r7, #20]
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	e841 2300 	strex	r3, r2, [r1]
 8002dcc:	613b      	str	r3, [r7, #16]
   return(result);
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1e5      	bne.n	8002da0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002de2:	bf00      	nop
 8002de4:	3754      	adds	r7, #84	@ 0x54
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b084      	sub	sp, #16
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dfa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f7ff fecb 	bl	8002ba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b085      	sub	sp, #20
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b21      	cmp	r3, #33	@ 0x21
 8002e28:	d13e      	bne.n	8002ea8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e32:	d114      	bne.n	8002e5e <UART_Transmit_IT+0x48>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d110      	bne.n	8002e5e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	881b      	ldrh	r3, [r3, #0]
 8002e46:	461a      	mov	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e50:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a1b      	ldr	r3, [r3, #32]
 8002e56:	1c9a      	adds	r2, r3, #2
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	621a      	str	r2, [r3, #32]
 8002e5c:	e008      	b.n	8002e70 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	1c59      	adds	r1, r3, #1
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6211      	str	r1, [r2, #32]
 8002e68:	781a      	ldrb	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	3b01      	subs	r3, #1
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d10f      	bne.n	8002ea4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e92:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68da      	ldr	r2, [r3, #12]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ea2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	e000      	b.n	8002eaa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ea8:	2302      	movs	r3, #2
  }
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ecc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7ff fe5a 	bl	8002b90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b08c      	sub	sp, #48	@ 0x30
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b22      	cmp	r3, #34	@ 0x22
 8002ef8:	f040 80ab 	bne.w	8003052 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f04:	d117      	bne.n	8002f36 <UART_Receive_IT+0x50>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d113      	bne.n	8002f36 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f16:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f28:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2e:	1c9a      	adds	r2, r3, #2
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f34:	e026      	b.n	8002f84 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f48:	d007      	beq.n	8002f5a <UART_Receive_IT+0x74>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10a      	bne.n	8002f68 <UART_Receive_IT+0x82>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d106      	bne.n	8002f68 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f64:	701a      	strb	r2, [r3, #0]
 8002f66:	e008      	b.n	8002f7a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f78:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7e:	1c5a      	adds	r2, r3, #1
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	4619      	mov	r1, r3
 8002f92:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d15a      	bne.n	800304e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0220 	bic.w	r2, r2, #32
 8002fa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	695a      	ldr	r2, [r3, #20]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0201 	bic.w	r2, r2, #1
 8002fc6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d135      	bne.n	8003044 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	330c      	adds	r3, #12
 8002fe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	e853 3f00 	ldrex	r3, [r3]
 8002fec:	613b      	str	r3, [r7, #16]
   return(result);
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	f023 0310 	bic.w	r3, r3, #16
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	330c      	adds	r3, #12
 8002ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ffe:	623a      	str	r2, [r7, #32]
 8003000:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003002:	69f9      	ldr	r1, [r7, #28]
 8003004:	6a3a      	ldr	r2, [r7, #32]
 8003006:	e841 2300 	strex	r3, r2, [r1]
 800300a:	61bb      	str	r3, [r7, #24]
   return(result);
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1e5      	bne.n	8002fde <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0310 	and.w	r3, r3, #16
 800301c:	2b10      	cmp	r3, #16
 800301e:	d10a      	bne.n	8003036 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003020:	2300      	movs	r3, #0
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800303a:	4619      	mov	r1, r3
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f7ff fdbb 	bl	8002bb8 <HAL_UARTEx_RxEventCallback>
 8003042:	e002      	b.n	800304a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7fd febb 	bl	8000dc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	e002      	b.n	8003054 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800304e:	2300      	movs	r3, #0
 8003050:	e000      	b.n	8003054 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003052:	2302      	movs	r3, #2
  }
}
 8003054:	4618      	mov	r0, r3
 8003056:	3730      	adds	r7, #48	@ 0x30
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800305c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003060:	b0c0      	sub	sp, #256	@ 0x100
 8003062:	af00      	add	r7, sp, #0
 8003064:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003078:	68d9      	ldr	r1, [r3, #12]
 800307a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	ea40 0301 	orr.w	r3, r0, r1
 8003084:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	431a      	orrs	r2, r3
 8003094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	431a      	orrs	r2, r3
 800309c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80030a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80030b4:	f021 010c 	bic.w	r1, r1, #12
 80030b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80030c2:	430b      	orrs	r3, r1
 80030c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80030d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d6:	6999      	ldr	r1, [r3, #24]
 80030d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	ea40 0301 	orr.w	r3, r0, r1
 80030e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	4b8f      	ldr	r3, [pc, #572]	@ (8003328 <UART_SetConfig+0x2cc>)
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d005      	beq.n	80030fc <UART_SetConfig+0xa0>
 80030f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4b8d      	ldr	r3, [pc, #564]	@ (800332c <UART_SetConfig+0x2d0>)
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d104      	bne.n	8003106 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030fc:	f7ff f996 	bl	800242c <HAL_RCC_GetPCLK2Freq>
 8003100:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003104:	e003      	b.n	800310e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003106:	f7ff f97d 	bl	8002404 <HAL_RCC_GetPCLK1Freq>
 800310a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800310e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003118:	f040 810c 	bne.w	8003334 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800311c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003120:	2200      	movs	r2, #0
 8003122:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003126:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800312a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800312e:	4622      	mov	r2, r4
 8003130:	462b      	mov	r3, r5
 8003132:	1891      	adds	r1, r2, r2
 8003134:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003136:	415b      	adcs	r3, r3
 8003138:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800313a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800313e:	4621      	mov	r1, r4
 8003140:	eb12 0801 	adds.w	r8, r2, r1
 8003144:	4629      	mov	r1, r5
 8003146:	eb43 0901 	adc.w	r9, r3, r1
 800314a:	f04f 0200 	mov.w	r2, #0
 800314e:	f04f 0300 	mov.w	r3, #0
 8003152:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003156:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800315a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800315e:	4690      	mov	r8, r2
 8003160:	4699      	mov	r9, r3
 8003162:	4623      	mov	r3, r4
 8003164:	eb18 0303 	adds.w	r3, r8, r3
 8003168:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800316c:	462b      	mov	r3, r5
 800316e:	eb49 0303 	adc.w	r3, r9, r3
 8003172:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003182:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003186:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800318a:	460b      	mov	r3, r1
 800318c:	18db      	adds	r3, r3, r3
 800318e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003190:	4613      	mov	r3, r2
 8003192:	eb42 0303 	adc.w	r3, r2, r3
 8003196:	657b      	str	r3, [r7, #84]	@ 0x54
 8003198:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800319c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80031a0:	f7fd f9de 	bl	8000560 <__aeabi_uldivmod>
 80031a4:	4602      	mov	r2, r0
 80031a6:	460b      	mov	r3, r1
 80031a8:	4b61      	ldr	r3, [pc, #388]	@ (8003330 <UART_SetConfig+0x2d4>)
 80031aa:	fba3 2302 	umull	r2, r3, r3, r2
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	011c      	lsls	r4, r3, #4
 80031b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031b6:	2200      	movs	r2, #0
 80031b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80031c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80031c4:	4642      	mov	r2, r8
 80031c6:	464b      	mov	r3, r9
 80031c8:	1891      	adds	r1, r2, r2
 80031ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80031cc:	415b      	adcs	r3, r3
 80031ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031d4:	4641      	mov	r1, r8
 80031d6:	eb12 0a01 	adds.w	sl, r2, r1
 80031da:	4649      	mov	r1, r9
 80031dc:	eb43 0b01 	adc.w	fp, r3, r1
 80031e0:	f04f 0200 	mov.w	r2, #0
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031f4:	4692      	mov	sl, r2
 80031f6:	469b      	mov	fp, r3
 80031f8:	4643      	mov	r3, r8
 80031fa:	eb1a 0303 	adds.w	r3, sl, r3
 80031fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003202:	464b      	mov	r3, r9
 8003204:	eb4b 0303 	adc.w	r3, fp, r3
 8003208:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800320c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003218:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800321c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003220:	460b      	mov	r3, r1
 8003222:	18db      	adds	r3, r3, r3
 8003224:	643b      	str	r3, [r7, #64]	@ 0x40
 8003226:	4613      	mov	r3, r2
 8003228:	eb42 0303 	adc.w	r3, r2, r3
 800322c:	647b      	str	r3, [r7, #68]	@ 0x44
 800322e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003232:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003236:	f7fd f993 	bl	8000560 <__aeabi_uldivmod>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	4611      	mov	r1, r2
 8003240:	4b3b      	ldr	r3, [pc, #236]	@ (8003330 <UART_SetConfig+0x2d4>)
 8003242:	fba3 2301 	umull	r2, r3, r3, r1
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	2264      	movs	r2, #100	@ 0x64
 800324a:	fb02 f303 	mul.w	r3, r2, r3
 800324e:	1acb      	subs	r3, r1, r3
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003256:	4b36      	ldr	r3, [pc, #216]	@ (8003330 <UART_SetConfig+0x2d4>)
 8003258:	fba3 2302 	umull	r2, r3, r3, r2
 800325c:	095b      	lsrs	r3, r3, #5
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003264:	441c      	add	r4, r3
 8003266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800326a:	2200      	movs	r2, #0
 800326c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003270:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003274:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003278:	4642      	mov	r2, r8
 800327a:	464b      	mov	r3, r9
 800327c:	1891      	adds	r1, r2, r2
 800327e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003280:	415b      	adcs	r3, r3
 8003282:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003284:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003288:	4641      	mov	r1, r8
 800328a:	1851      	adds	r1, r2, r1
 800328c:	6339      	str	r1, [r7, #48]	@ 0x30
 800328e:	4649      	mov	r1, r9
 8003290:	414b      	adcs	r3, r1
 8003292:	637b      	str	r3, [r7, #52]	@ 0x34
 8003294:	f04f 0200 	mov.w	r2, #0
 8003298:	f04f 0300 	mov.w	r3, #0
 800329c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80032a0:	4659      	mov	r1, fp
 80032a2:	00cb      	lsls	r3, r1, #3
 80032a4:	4651      	mov	r1, sl
 80032a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032aa:	4651      	mov	r1, sl
 80032ac:	00ca      	lsls	r2, r1, #3
 80032ae:	4610      	mov	r0, r2
 80032b0:	4619      	mov	r1, r3
 80032b2:	4603      	mov	r3, r0
 80032b4:	4642      	mov	r2, r8
 80032b6:	189b      	adds	r3, r3, r2
 80032b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80032bc:	464b      	mov	r3, r9
 80032be:	460a      	mov	r2, r1
 80032c0:	eb42 0303 	adc.w	r3, r2, r3
 80032c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80032d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80032dc:	460b      	mov	r3, r1
 80032de:	18db      	adds	r3, r3, r3
 80032e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032e2:	4613      	mov	r3, r2
 80032e4:	eb42 0303 	adc.w	r3, r2, r3
 80032e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80032f2:	f7fd f935 	bl	8000560 <__aeabi_uldivmod>
 80032f6:	4602      	mov	r2, r0
 80032f8:	460b      	mov	r3, r1
 80032fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003330 <UART_SetConfig+0x2d4>)
 80032fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003300:	095b      	lsrs	r3, r3, #5
 8003302:	2164      	movs	r1, #100	@ 0x64
 8003304:	fb01 f303 	mul.w	r3, r1, r3
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	3332      	adds	r3, #50	@ 0x32
 800330e:	4a08      	ldr	r2, [pc, #32]	@ (8003330 <UART_SetConfig+0x2d4>)
 8003310:	fba2 2303 	umull	r2, r3, r2, r3
 8003314:	095b      	lsrs	r3, r3, #5
 8003316:	f003 0207 	and.w	r2, r3, #7
 800331a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4422      	add	r2, r4
 8003322:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003324:	e106      	b.n	8003534 <UART_SetConfig+0x4d8>
 8003326:	bf00      	nop
 8003328:	40011000 	.word	0x40011000
 800332c:	40011400 	.word	0x40011400
 8003330:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003334:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003338:	2200      	movs	r2, #0
 800333a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800333e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003342:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003346:	4642      	mov	r2, r8
 8003348:	464b      	mov	r3, r9
 800334a:	1891      	adds	r1, r2, r2
 800334c:	6239      	str	r1, [r7, #32]
 800334e:	415b      	adcs	r3, r3
 8003350:	627b      	str	r3, [r7, #36]	@ 0x24
 8003352:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003356:	4641      	mov	r1, r8
 8003358:	1854      	adds	r4, r2, r1
 800335a:	4649      	mov	r1, r9
 800335c:	eb43 0501 	adc.w	r5, r3, r1
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	00eb      	lsls	r3, r5, #3
 800336a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800336e:	00e2      	lsls	r2, r4, #3
 8003370:	4614      	mov	r4, r2
 8003372:	461d      	mov	r5, r3
 8003374:	4643      	mov	r3, r8
 8003376:	18e3      	adds	r3, r4, r3
 8003378:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800337c:	464b      	mov	r3, r9
 800337e:	eb45 0303 	adc.w	r3, r5, r3
 8003382:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003392:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003396:	f04f 0200 	mov.w	r2, #0
 800339a:	f04f 0300 	mov.w	r3, #0
 800339e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80033a2:	4629      	mov	r1, r5
 80033a4:	008b      	lsls	r3, r1, #2
 80033a6:	4621      	mov	r1, r4
 80033a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033ac:	4621      	mov	r1, r4
 80033ae:	008a      	lsls	r2, r1, #2
 80033b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80033b4:	f7fd f8d4 	bl	8000560 <__aeabi_uldivmod>
 80033b8:	4602      	mov	r2, r0
 80033ba:	460b      	mov	r3, r1
 80033bc:	4b60      	ldr	r3, [pc, #384]	@ (8003540 <UART_SetConfig+0x4e4>)
 80033be:	fba3 2302 	umull	r2, r3, r3, r2
 80033c2:	095b      	lsrs	r3, r3, #5
 80033c4:	011c      	lsls	r4, r3, #4
 80033c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033ca:	2200      	movs	r2, #0
 80033cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80033d8:	4642      	mov	r2, r8
 80033da:	464b      	mov	r3, r9
 80033dc:	1891      	adds	r1, r2, r2
 80033de:	61b9      	str	r1, [r7, #24]
 80033e0:	415b      	adcs	r3, r3
 80033e2:	61fb      	str	r3, [r7, #28]
 80033e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033e8:	4641      	mov	r1, r8
 80033ea:	1851      	adds	r1, r2, r1
 80033ec:	6139      	str	r1, [r7, #16]
 80033ee:	4649      	mov	r1, r9
 80033f0:	414b      	adcs	r3, r1
 80033f2:	617b      	str	r3, [r7, #20]
 80033f4:	f04f 0200 	mov.w	r2, #0
 80033f8:	f04f 0300 	mov.w	r3, #0
 80033fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003400:	4659      	mov	r1, fp
 8003402:	00cb      	lsls	r3, r1, #3
 8003404:	4651      	mov	r1, sl
 8003406:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800340a:	4651      	mov	r1, sl
 800340c:	00ca      	lsls	r2, r1, #3
 800340e:	4610      	mov	r0, r2
 8003410:	4619      	mov	r1, r3
 8003412:	4603      	mov	r3, r0
 8003414:	4642      	mov	r2, r8
 8003416:	189b      	adds	r3, r3, r2
 8003418:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800341c:	464b      	mov	r3, r9
 800341e:	460a      	mov	r2, r1
 8003420:	eb42 0303 	adc.w	r3, r2, r3
 8003424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003432:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	f04f 0300 	mov.w	r3, #0
 800343c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003440:	4649      	mov	r1, r9
 8003442:	008b      	lsls	r3, r1, #2
 8003444:	4641      	mov	r1, r8
 8003446:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800344a:	4641      	mov	r1, r8
 800344c:	008a      	lsls	r2, r1, #2
 800344e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003452:	f7fd f885 	bl	8000560 <__aeabi_uldivmod>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	4611      	mov	r1, r2
 800345c:	4b38      	ldr	r3, [pc, #224]	@ (8003540 <UART_SetConfig+0x4e4>)
 800345e:	fba3 2301 	umull	r2, r3, r3, r1
 8003462:	095b      	lsrs	r3, r3, #5
 8003464:	2264      	movs	r2, #100	@ 0x64
 8003466:	fb02 f303 	mul.w	r3, r2, r3
 800346a:	1acb      	subs	r3, r1, r3
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	3332      	adds	r3, #50	@ 0x32
 8003470:	4a33      	ldr	r2, [pc, #204]	@ (8003540 <UART_SetConfig+0x4e4>)
 8003472:	fba2 2303 	umull	r2, r3, r2, r3
 8003476:	095b      	lsrs	r3, r3, #5
 8003478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800347c:	441c      	add	r4, r3
 800347e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003482:	2200      	movs	r2, #0
 8003484:	673b      	str	r3, [r7, #112]	@ 0x70
 8003486:	677a      	str	r2, [r7, #116]	@ 0x74
 8003488:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800348c:	4642      	mov	r2, r8
 800348e:	464b      	mov	r3, r9
 8003490:	1891      	adds	r1, r2, r2
 8003492:	60b9      	str	r1, [r7, #8]
 8003494:	415b      	adcs	r3, r3
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800349c:	4641      	mov	r1, r8
 800349e:	1851      	adds	r1, r2, r1
 80034a0:	6039      	str	r1, [r7, #0]
 80034a2:	4649      	mov	r1, r9
 80034a4:	414b      	adcs	r3, r1
 80034a6:	607b      	str	r3, [r7, #4]
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80034b4:	4659      	mov	r1, fp
 80034b6:	00cb      	lsls	r3, r1, #3
 80034b8:	4651      	mov	r1, sl
 80034ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034be:	4651      	mov	r1, sl
 80034c0:	00ca      	lsls	r2, r1, #3
 80034c2:	4610      	mov	r0, r2
 80034c4:	4619      	mov	r1, r3
 80034c6:	4603      	mov	r3, r0
 80034c8:	4642      	mov	r2, r8
 80034ca:	189b      	adds	r3, r3, r2
 80034cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034ce:	464b      	mov	r3, r9
 80034d0:	460a      	mov	r2, r1
 80034d2:	eb42 0303 	adc.w	r3, r2, r3
 80034d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80034d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80034e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80034e4:	f04f 0200 	mov.w	r2, #0
 80034e8:	f04f 0300 	mov.w	r3, #0
 80034ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80034f0:	4649      	mov	r1, r9
 80034f2:	008b      	lsls	r3, r1, #2
 80034f4:	4641      	mov	r1, r8
 80034f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034fa:	4641      	mov	r1, r8
 80034fc:	008a      	lsls	r2, r1, #2
 80034fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003502:	f7fd f82d 	bl	8000560 <__aeabi_uldivmod>
 8003506:	4602      	mov	r2, r0
 8003508:	460b      	mov	r3, r1
 800350a:	4b0d      	ldr	r3, [pc, #52]	@ (8003540 <UART_SetConfig+0x4e4>)
 800350c:	fba3 1302 	umull	r1, r3, r3, r2
 8003510:	095b      	lsrs	r3, r3, #5
 8003512:	2164      	movs	r1, #100	@ 0x64
 8003514:	fb01 f303 	mul.w	r3, r1, r3
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	3332      	adds	r3, #50	@ 0x32
 800351e:	4a08      	ldr	r2, [pc, #32]	@ (8003540 <UART_SetConfig+0x4e4>)
 8003520:	fba2 2303 	umull	r2, r3, r2, r3
 8003524:	095b      	lsrs	r3, r3, #5
 8003526:	f003 020f 	and.w	r2, r3, #15
 800352a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4422      	add	r2, r4
 8003532:	609a      	str	r2, [r3, #8]
}
 8003534:	bf00      	nop
 8003536:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800353a:	46bd      	mov	sp, r7
 800353c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003540:	51eb851f 	.word	0x51eb851f

08003544 <memset>:
 8003544:	4402      	add	r2, r0
 8003546:	4603      	mov	r3, r0
 8003548:	4293      	cmp	r3, r2
 800354a:	d100      	bne.n	800354e <memset+0xa>
 800354c:	4770      	bx	lr
 800354e:	f803 1b01 	strb.w	r1, [r3], #1
 8003552:	e7f9      	b.n	8003548 <memset+0x4>

08003554 <strcat>:
 8003554:	b510      	push	{r4, lr}
 8003556:	4602      	mov	r2, r0
 8003558:	7814      	ldrb	r4, [r2, #0]
 800355a:	4613      	mov	r3, r2
 800355c:	3201      	adds	r2, #1
 800355e:	2c00      	cmp	r4, #0
 8003560:	d1fa      	bne.n	8003558 <strcat+0x4>
 8003562:	3b01      	subs	r3, #1
 8003564:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003568:	f803 2f01 	strb.w	r2, [r3, #1]!
 800356c:	2a00      	cmp	r2, #0
 800356e:	d1f9      	bne.n	8003564 <strcat+0x10>
 8003570:	bd10      	pop	{r4, pc}
	...

08003574 <__libc_init_array>:
 8003574:	b570      	push	{r4, r5, r6, lr}
 8003576:	4d0d      	ldr	r5, [pc, #52]	@ (80035ac <__libc_init_array+0x38>)
 8003578:	4c0d      	ldr	r4, [pc, #52]	@ (80035b0 <__libc_init_array+0x3c>)
 800357a:	1b64      	subs	r4, r4, r5
 800357c:	10a4      	asrs	r4, r4, #2
 800357e:	2600      	movs	r6, #0
 8003580:	42a6      	cmp	r6, r4
 8003582:	d109      	bne.n	8003598 <__libc_init_array+0x24>
 8003584:	4d0b      	ldr	r5, [pc, #44]	@ (80035b4 <__libc_init_array+0x40>)
 8003586:	4c0c      	ldr	r4, [pc, #48]	@ (80035b8 <__libc_init_array+0x44>)
 8003588:	f000 f818 	bl	80035bc <_init>
 800358c:	1b64      	subs	r4, r4, r5
 800358e:	10a4      	asrs	r4, r4, #2
 8003590:	2600      	movs	r6, #0
 8003592:	42a6      	cmp	r6, r4
 8003594:	d105      	bne.n	80035a2 <__libc_init_array+0x2e>
 8003596:	bd70      	pop	{r4, r5, r6, pc}
 8003598:	f855 3b04 	ldr.w	r3, [r5], #4
 800359c:	4798      	blx	r3
 800359e:	3601      	adds	r6, #1
 80035a0:	e7ee      	b.n	8003580 <__libc_init_array+0xc>
 80035a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80035a6:	4798      	blx	r3
 80035a8:	3601      	adds	r6, #1
 80035aa:	e7f2      	b.n	8003592 <__libc_init_array+0x1e>
 80035ac:	0800371c 	.word	0x0800371c
 80035b0:	0800371c 	.word	0x0800371c
 80035b4:	0800371c 	.word	0x0800371c
 80035b8:	08003720 	.word	0x08003720

080035bc <_init>:
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	bf00      	nop
 80035c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c2:	bc08      	pop	{r3}
 80035c4:	469e      	mov	lr, r3
 80035c6:	4770      	bx	lr

080035c8 <_fini>:
 80035c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ca:	bf00      	nop
 80035cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035ce:	bc08      	pop	{r3}
 80035d0:	469e      	mov	lr, r3
 80035d2:	4770      	bx	lr
