timestamp=1664673039198

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*534*1012

[~MFT]
0=5|0work.mgf|1012|0
1=3|1work.mgf|1153|0
3=6|3work.mgf|1503|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216d73802e961cc0e40fe96662bbe67c4d7

[not_gate]
A/not_gate=22|../design.sv|2|1*374
BinL64/not_gate=3*174
R=../design.sv|2
SLP=3*441
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|fbde3ef9be1f86279578bf1cd35154dcb9aed873503d5a24b94ab5e34825fdf61ff14b1255641a2f0972db147afb5be6

[tb]
A/tb=22|../testbench.sv|3|1*1153
BinL64/tb=3*586
R=../testbench.sv|3
SLP=3*1503
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa43866e1506fbc064bf273c4c16cc33ea

[~U]
$root=12|0*0|
not_gate=12|0*182|
tb=12|0*369||0x10
