<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 13:52:10 on 12/09/20 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>-- VHDL Entity alien_game_lib.c6_t1_victory_effect.symbol</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - viuhom.viuhom (linux-desktop9.tuni.fi)</span>
<span class=C>--          at - 10:39:32 11&#47;27&#47;20</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> c6_t1_victory_effect <span class=K>IS</span>
   <span class=K>PORT</span>(
      clk          : <span class=A>IN</span>     <span class=T>std_logic</span>;
      enable       : <span class=A>IN</span>     <span class=T>std_logic</span>;
      rst_n        : <span class=A>IN</span>     <span class=T>std_logic</span>;
      X_coordinate : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      Y_coordinate : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      color        : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (23 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> c6_t1_victory_effect ;

<span class=C>--</span>
<span class=C>-- VHDL Architecture alien_game_lib.c6_t1_victory_effect.struct</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - viuhom.viuhom (linux-desktop9.tuni.fi)</span>
<span class=C>--          at - 10:39:31 11&#47;27&#47;20</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>LIBRARY</span> alien_game_lib;

<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> c6_t1_victory_effect <span class=K>IS</span>

   <span class=C>-- Architecture declarations</span>

   <span class=C>-- Internal signal declarations</span>
   <span class=K>SIGNAL</span> data_out  : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);
   <span class=K>SIGNAL</span> data_out1 : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);
   <span class=K>SIGNAL</span> dout      : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);
   <span class=K>SIGNAL</span> dout0     : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout2     : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout3     : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout4     : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout5     : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout7     : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> q         : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> qb        : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> sel       : <span class=T>std_logic_vector</span>(1 <span class=K>DOWNTO</span> 0);

   <span class=C>-- Implicit buffer signal declarations</span>
   <span class=K>SIGNAL</span> X_coordinate_internal : <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);


   <span class=C>-- ModuleWare signal declarations(v1.12) for instance 'U_3' of 'adff'</span>
   <span class=K>SIGNAL</span> mw_U_3reg_cval : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);

   <span class=C>-- ModuleWare signal declarations(v1.12) for instance 'U_4' of 'adff'</span>
   <span class=K>SIGNAL</span> mw_U_4reg_cval : <span class=T>std_logic</span>;

   <span class=C>-- ModuleWare signal declarations(v1.12) for instance 'U_7' of 'split'</span>
   <span class=K>SIGNAL</span> mw_U_7temp_din : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);

   <span class=C>-- Component Declarations</span>
   <span class=K>COMPONENT</span> c2_t3_left_shifter
   <span class=K>PORT</span> (
      data_in  : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      data_out : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0)
   );
   <span class=K>END</span> <span class=K>COMPONENT</span>;
   <span class=K>COMPONENT</span> c2_t4_right_shifter
   <span class=K>PORT</span> (
      data_in  : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      data_out : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0)
   );
   <span class=K>END</span> <span class=K>COMPONENT</span>;

   <span class=C>-- Optional embedded configurations</span>
   <span class=C>-- pragma synthesis_off</span>
   <span class=K>FOR</span> <span class=K>ALL</span> : c2_t3_left_shifter <span class=K>USE</span> <span class=K>ENTITY</span> alien_game_lib.c2_t3_left_shifter;
   <span class=K>FOR</span> <span class=K>ALL</span> : c2_t4_right_shifter <span class=K>USE</span> <span class=K>ENTITY</span> alien_game_lib.c2_t4_right_shifter;
   <span class=C>-- pragma synthesis_on</span>


<span class=K>BEGIN</span>

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_3' of 'adff'</span>
   X_coordinate_internal <= mw_U_3reg_cval;
   u_3seq_proc: <span class=K>PROCESS</span> (clk, rst_n)
   <span class=K>BEGIN</span>
      <span class=K>IF</span> (rst_n = '0') <span class=K>THEN</span>
         mw_U_3reg_cval <= <span class=S>"00010000"</span>;
      <span class=K>ELSIF</span> (clk'<span class=A>EVENT</span> <span class=K>AND</span> clk='1') <span class=K>THEN</span>
         mw_U_3reg_cval <= dout;
      <span class=K>END</span> <span class=K>IF</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> u_3seq_proc;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_4' of 'adff'</span>
   q <= mw_U_4reg_cval;
   qb <= <span class=K>NOT</span>(mw_U_4reg_cval);
   u_4seq_proc: <span class=K>PROCESS</span> (clk, rst_n)
   <span class=K>BEGIN</span>
      <span class=K>IF</span> (rst_n = '0') <span class=K>THEN</span>
         mw_U_4reg_cval <= '1';
      <span class=K>ELSIF</span> (clk'<span class=A>EVENT</span> <span class=K>AND</span> clk='1') <span class=K>THEN</span>
         mw_U_4reg_cval <= dout2;
      <span class=K>END</span> <span class=K>IF</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> u_4seq_proc;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_10' of 'and'</span>
   dout4 <= q <span class=K>AND</span> dout7;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_11' of 'and'</span>
   dout3 <= dout0 <span class=K>AND</span> <span class=K>NOT</span>(q);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_12' of 'buff'</span>
   Y_coordinate <= X_coordinate_internal;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_9' of 'constval'</span>
   color <= <span class=S>"101100001000101011000111"</span>;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_5' of 'merge'</span>
   sel <= enable & dout2;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_2' of 'mux'</span>
   u_2combo_proc: <span class=K>PROCESS</span>(X_coordinate_internal, data_out, data_out1,
                          sel)
   <span class=K>BEGIN</span>
      <span class=K>CASE</span> sel <span class=K>IS</span>
      <span class=K>WHEN</span> <span class=S>"00"</span> => dout <= X_coordinate_internal;
      <span class=K>WHEN</span> <span class=S>"01"</span> => dout <= X_coordinate_internal;
      <span class=K>WHEN</span> <span class=S>"10"</span> => dout <= data_out;
      <span class=K>WHEN</span> <span class=S>"11"</span> => dout <= data_out1;
      <span class=K>WHEN</span> <span class=K>OTHERS</span> => dout <= (<span class=K>OTHERS</span> => 'X');
      <span class=K>END</span> <span class=K>CASE</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> u_2combo_proc;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_6' of 'mux'</span>
   u_6combo_proc: <span class=K>PROCESS</span>(q, qb, dout5)
   <span class=K>BEGIN</span>
      <span class=K>CASE</span> dout5 <span class=K>IS</span>
      <span class=K>WHEN</span> '0' => dout2 <= q;
      <span class=K>WHEN</span> '1' => dout2 <= qb;
      <span class=K>WHEN</span> <span class=K>OTHERS</span> => dout2 <= 'X';
      <span class=K>END</span> <span class=K>CASE</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> u_6combo_proc;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_8' of 'or'</span>
   dout5 <= dout3 <span class=K>OR</span> dout4;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_7' of 'split'</span>
   mw_U_7temp_din <= X_coordinate_internal;
   u_7combo_proc: <span class=K>PROCESS</span> (mw_U_7temp_din)
   <span class=K>VARIABLE</span> temp_din: <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);
   <span class=K>BEGIN</span>
      temp_din := mw_U_7temp_din(7 <span class=K>DOWNTO</span> 0);
      dout0 <= temp_din(0);
      dout7 <= temp_din(7);
   <span class=K>END</span> <span class=K>PROCESS</span> u_7combo_proc;

   <span class=C>-- Instance port mappings.</span>
   U_0 : c2_t3_left_shifter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         data_in  => X_coordinate_internal,
         data_out => data_out1
      );
   U_1 : c2_t4_right_shifter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         data_in  => X_coordinate_internal,
         data_out => data_out
      );

   <span class=C>-- Implicit buffered output assignments</span>
   X_coordinate <= X_coordinate_internal;

<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
