xrun(64): 20.09-s009: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s009: Started on Apr 17, 2025 at 11:47:20 IST
xrun
	-access +rwc
	-f compile_list.f
		./../../RTL/grant_arbiter.sv
		./../../RTL/rate_limiter_16to8.sv
		./../../RTL/sch_ctrl_fsm.sv
		./../../RTL/scheduler_reg_config.sv
		./../UVME/uvm_pkg/test_pkg.sv
		./../UVME/top/ulss_top.sv
		./../UVME/top/ulss_interface.sv
	-uvmhome CDNS-1.1d
	+UVM_TESTNAME=reset_test
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d
file: ./../../RTL/grant_arbiter.sv
	module worklib.grant_arbiter:sv
		errors: 0, warnings: 0
file: ./../../RTL/rate_limiter_16to8.sv
	module worklib.rate_limiter_16to4:sv
		errors: 0, warnings: 0
file: ./../../RTL/sch_ctrl_fsm.sv
	module worklib.sch_ctrl_fsm:sv
		errors: 0, warnings: 0
file: ./../../RTL/scheduler_reg_config.sv
	module worklib.schduler_reg_config:sv
		errors: 0, warnings: 0
file: ./../UVME/uvm_pkg/test_pkg.sv
package test_pkg;
               |
xmvlog: *W,TSNSPK (./../UVME/uvm_pkg/test_pkg.sv,1|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
	package worklib.test_pkg:sv
		errors: 0, warnings: 1
file: ./../UVME/top/ulss_top.sv
	module worklib.ulss_top:sv
		errors: 0, warnings: 0
file: ./../UVME/top/ulss_interface.sv
	interface worklib.ulss_interface:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		test_pkg
		ulss_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.grant_arbiter:sv <0x58eccf1e>
			streams:  17, words: 12369
		worklib.sch_ctrl_fsm:sv <0x06a18f62>
			streams: 117, words: 149120
		worklib.schduler_reg_config:sv <0x6f1f4226>
			streams:  41, words: 21674
		worklib.rate_limiter_16to4:sv <0x129c03fc>
			streams: 168, words: 61180
		worklib.uvm_pkg:sv <0x356f495c>
			streams:   6, words:  3460
		worklib.uvm_pkg:sv <0x2b65ea2a>
			streams:   6, words:  3120
		worklib.uvm_pkg:sv <0x3163f037>
			streams:   5, words:  2530
		worklib.uvm_pkg:sv <0x3e2229fb>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x52d56a57>
			streams:   8, words:  2774
		worklib.uvm_pkg:sv <0x01852f61>
			streams:  21, words: 50384
		worklib.uvm_pkg:sv <0x3dd3a2bd>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x6423b10a>
			streams:   7, words:  3099
		worklib.uvm_pkg:sv <0x057973e5>
			streams:  24, words: 20005
		worklib.uvm_pkg:sv <0x7da1de2c>
			streams:  24, words: 19057
		worklib.uvm_pkg:sv <0x642bb52f>
			streams:  20, words: 18548
		worklib.uvm_pkg:sv <0x0785732c>
			streams:  11, words:  4487
		worklib.uvm_pkg:sv <0x5ac595da>
			streams:  23, words: 28699
		worklib.uvm_pkg:sv <0x6b22f03b>
			streams:   7, words:  2431
		worklib.uvm_pkg:sv <0x25bf0b2f>
			streams:  12, words: 16092
		worklib.uvm_pkg:sv <0x62ef61d3>
			streams:  23, words: 24178
		worklib.uvm_pkg:sv <0x75cfddec>
			streams:  22, words: 51194
		worklib.uvm_pkg:sv <0x2141c034>
			streams:  25, words: 32248
		worklib.uvm_pkg:sv <0x4200f9e9>
			streams:  24, words: 46655
		worklib.uvm_pkg:sv <0x4e55eb2a>
			streams:  25, words: 35031
		worklib.uvm_pkg:sv <0x66ae7db2>
			streams:  23, words: 52165
		worklib.uvm_pkg:sv <0x01d93afd>
			streams:  25, words: 37109
		worklib.uvm_pkg:sv <0x33b5690c>
			streams:  23, words: 57796
		worklib.uvm_pkg:sv <0x5acefbd4>
			streams:  25, words: 41735
		worklib.uvm_pkg:sv <0x20b663ee>
			streams:  23, words: 50753
		worklib.uvm_pkg:sv <0x72eee3e3>
			streams:  23, words: 53731
		worklib.uvm_pkg:sv <0x35a9231d>
			streams:  25, words: 34315
		worklib.uvm_pkg:sv <0x56f08f76>
			streams:  23, words: 50381
		worklib.uvm_pkg:sv <0x32429634>
			streams:  25, words: 77049
		worklib.uvm_pkg:sv <0x51b0d456>
			streams:  53, words: 73144
		worklib.cdns_uvm_pkg:sv <0x4dadfec0>
			streams:  26, words: 34197
		worklib.cdns_uvm_pkg:sv <0x0b73efa7>
			streams:   8, words:  4031
		worklib.cdns_uvm_pkg:sv <0x4aaafa91>
			streams:  10, words:  8705
		worklib.uvm_pkg:sv <0x430cf68b>
			streams:  21, words: 21979
		worklib.test_pkg:sv <0x08991def>
			streams:  22, words: 17965
		worklib.uvm_pkg:sv <0x646d008e>
			streams:   7, words:  3099
		worklib.uvm_pkg:sv <0x2b107460>
			streams:  22, words: 18552
		worklib.uvm_pkg:sv <0x7e3f9206>
			streams:  22, words: 19977
		worklib.uvm_pkg:sv <0x37646690>
			streams:   8, words:  4212
		worklib.uvm_pkg:sv <0x3d907e9e>
			streams:  22, words: 21565
		worklib.uvm_pkg:sv <0x35583d45>
			streams:   7, words:  3099
		worklib.uvm_pkg:sv <0x4dca7dbd>
			streams:  60, words: 56674
		worklib.uvm_pkg:sv <0x0d12639d>
			streams: 175, words: 219356
		worklib.uvm_pkg:sv <0x2ab5c112>
			streams:  23, words: 63923
		worklib.uvm_pkg:sv <0x6fe2f51b>
			streams: 177, words: 199238
		worklib.uvm_pkg:sv <0x12664ba4>
			streams:  23, words: 334625
		worklib.ulss_top:sv <0x562c7173>
			streams: 160, words: 100940
		worklib.test_pkg:sv <0x0978b8e0>
			streams:   0, words:     0
		worklib.cdns_uvm_pkg:sv <0x50b5268e>
			streams: 128, words: 240666
		worklib.cdns_uvmapi:svp <0x04f92fc4>
			streams:  27, words: 31790
		worklib.cdns_assert2uvm_pkg:sv <0x11af9e1b>
			streams:   3, words:  2239
		worklib.uvm_pkg:sv <0x3753292d>
			streams: 3937, words: 6483711
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       8       5
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 14697   10706
		Scalar wires:                472       -
		Vectored wires:              298       -
		Named events:                  4      12
		Always blocks:               142      37
		Initial blocks:              288     158
		Parallel blocks:              26      27
		Cont. assignments:           312     117
		Pseudo assignments:          254     254
		Assertions:                    2       2
		SV Class declarations:       199     313
		SV Class specializations:    382     382
	Writing initial simulation snapshot: worklib.ulss_top:sv
Loading snapshot worklib.ulss_top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /tools/cadence_march2021/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> source /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (20.09-s009)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------
Name                       Type                    Size  Value
--------------------------------------------------------------
uvm_test_top               reset_test              -     @2636
  env                      ulss_env                -     @2710
    ulss_agent             ulss_agent              -     @2755
      drv                  ulss_driver             -     @2787
        rsp_port           uvm_analysis_port       -     @2887
        seq_item_port      uvm_seq_item_pull_port  -     @2836
      mon                  ulss_monitor            -     @2918
        analysis_port      uvm_analysis_port       -     @3624
      sqr                  ulss_sequencer          -     @2949
        rsp_export         uvm_analysis_export     -     @3007
        seq_item_export    uvm_seq_item_pull_imp   -     @3555
        arbitration_queue  array                   0     -    
        lock_queue         array                   0     -    
        num_last_reqs      integral                32    'd1  
        num_last_rsps      integral                32    'd1  
--------------------------------------------------------------

UVM_INFO ./../UVME/tests/reset_test.sv(20) @ 0: uvm_test_top [uvm_test_top] it test first line
UVM_INFO ./../UVME/tests/reset_test.sv(23) @ 0: uvm_test_top [reset_test] inside the reset test
xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_0_inst
            Time: 0 FS + 132

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_0_inst
            Time: 0 FS + 132

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_1_inst
            Time: 0 FS + 132

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_1_inst
            Time: 0 FS + 132

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_2_inst
            Time: 0 FS + 132

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_2_inst
            Time: 0 FS + 132

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 325, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_3_inst
            Time: 0 FS + 132

xmsim: *W,NOCOND: Unique case violation:  Every case item expression was false.
            File: /home/sgeuser33/vidya/project/ulss/RTL/sch_ctrl_fsm.sv, line = 1546, pos = 19
           Scope: ulss_top.dut.sch_ctrl_fsm_stream_3_inst
            Time: 0 FS + 132

reset signal is successfully generated in sequence=0
UVM_INFO ./../UVME/tests/reset_test.sv(29) @ 18: uvm_test_top [reset_test] reset scenario 1 is completed
      });
       |
xmsim: *W,SVRNDF (../UVME/sequence/reset_sequence.sv,189|7): The randomize method call failed. The unique id of the failed randomize call is 4.
Observed simulation time : 158 NS + 2
xmsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

      }); (../UVME/sequence/reset_sequence.sv,189)

xmsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:


Var_Name                Type  Status        Current_Value          Source                                  
-----------------------------------------------------------------------------------------------------------
in_stream[0]            (U1)  RANDOM        <unassigned>           ../UVME/sequence/ulss_tx.sv ; line 158

UVM_WARNING ./../UVME/sequence/reset_sequence.sv(189) @ 158: uvm_test_top.env.ulss_agent.sqr@@reset_sequence_inst [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ./../UVME/sequence/reset_sequence.sv(216) @ 234: uvm_test_top.env.ulss_agent.sqr@@reset_sequence_inst [ULSS] Stream 0 packet sent
UVM_INFO ./../UVME/sequence/reset_sequence.sv(217) @ 234: uvm_test_top.env.ulss_agent.sqr@@reset_sequence_inst [reset_sequence] Starting ULSS Sequence for Stream 0 Only
reset signal is successfully generated in sequence=1
UVM_INFO ./../UVME/tests/reset_test.sv(37) @ 234: uvm_test_top [reset_test] reset scenario 2 is completed
UVM_INFO /tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 1234: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    9
UVM_WARNING :    1
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNDFLD]     1
[RNTST]     1
[TEST_DONE]     1
[ULSS]     1
[UVMTOP]     1
[reset_sequence]     1
[reset_test]     3
[uvm_test_top]     1
Simulation complete via $finish(1) at time 1234 NS + 47
/tools/cadence_march2021/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s009: Exiting on Apr 17, 2025 at 11:47:28 IST  (total: 00:00:08)
