Never deployed this to actual FPGA, but that's okay.
Had that weird problem from Part 4 and the timing issue...
