
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tbl_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011f0 <.init>:
  4011f0:	stp	x29, x30, [sp, #-16]!
  4011f4:	mov	x29, sp
  4011f8:	bl	40169c <printf@plt+0x19c>
  4011fc:	ldp	x29, x30, [sp], #16
  401200:	ret

Disassembly of section .plt:

0000000000401210 <_Znam@plt-0x20>:
  401210:	stp	x16, x30, [sp, #-16]!
  401214:	adrp	x16, 427000 <_ZdlPvm@@Base+0x15e18>
  401218:	ldr	x17, [x16, #4088]
  40121c:	add	x16, x16, #0xff8
  401220:	br	x17
  401224:	nop
  401228:	nop
  40122c:	nop

0000000000401230 <_Znam@plt>:
  401230:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16]
  401238:	add	x16, x16, #0x0
  40123c:	br	x17

0000000000401240 <fputs@plt>:
  401240:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #8]
  401248:	add	x16, x16, #0x8
  40124c:	br	x17

0000000000401250 <memcpy@plt>:
  401250:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #16]
  401258:	add	x16, x16, #0x10
  40125c:	br	x17

0000000000401260 <puts@plt>:
  401260:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #24]
  401268:	add	x16, x16, #0x18
  40126c:	br	x17

0000000000401270 <__ctype_toupper_loc@plt>:
  401270:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #32]
  401278:	add	x16, x16, #0x20
  40127c:	br	x17

0000000000401280 <ungetc@plt>:
  401280:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #40]
  401288:	add	x16, x16, #0x28
  40128c:	br	x17

0000000000401290 <strlen@plt>:
  401290:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #48]
  401298:	add	x16, x16, #0x30
  40129c:	br	x17

00000000004012a0 <fprintf@plt>:
  4012a0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #56]
  4012a8:	add	x16, x16, #0x38
  4012ac:	br	x17

00000000004012b0 <putc@plt>:
  4012b0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #64]
  4012b8:	add	x16, x16, #0x40
  4012bc:	br	x17

00000000004012c0 <fclose@plt>:
  4012c0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #72]
  4012c8:	add	x16, x16, #0x48
  4012cc:	br	x17

00000000004012d0 <memcmp@plt>:
  4012d0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #80]
  4012d8:	add	x16, x16, #0x50
  4012dc:	br	x17

00000000004012e0 <free@plt>:
  4012e0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #88]
  4012e8:	add	x16, x16, #0x58
  4012ec:	br	x17

00000000004012f0 <memset@plt>:
  4012f0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #96]
  4012f8:	add	x16, x16, #0x60
  4012fc:	br	x17

0000000000401300 <strchr@plt>:
  401300:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #104]
  401308:	add	x16, x16, #0x68
  40130c:	br	x17

0000000000401310 <_exit@plt>:
  401310:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #112]
  401318:	add	x16, x16, #0x70
  40131c:	br	x17

0000000000401320 <strerror@plt>:
  401320:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #120]
  401328:	add	x16, x16, #0x78
  40132c:	br	x17

0000000000401330 <strcpy@plt>:
  401330:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #128]
  401338:	add	x16, x16, #0x80
  40133c:	br	x17

0000000000401340 <sprintf@plt>:
  401340:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #136]
  401348:	add	x16, x16, #0x88
  40134c:	br	x17

0000000000401350 <__libc_start_main@plt>:
  401350:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #144]
  401358:	add	x16, x16, #0x90
  40135c:	br	x17

0000000000401360 <memchr@plt>:
  401360:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #152]
  401368:	add	x16, x16, #0x98
  40136c:	br	x17

0000000000401370 <getc@plt>:
  401370:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #160]
  401378:	add	x16, x16, #0xa0
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #168]
  401388:	add	x16, x16, #0xa8
  40138c:	br	x17

0000000000401390 <fputc@plt>:
  401390:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #176]
  401398:	add	x16, x16, #0xb0
  40139c:	br	x17

00000000004013a0 <__ctype_b_loc@plt>:
  4013a0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #184]
  4013a8:	add	x16, x16, #0xb8
  4013ac:	br	x17

00000000004013b0 <__isoc99_sscanf@plt>:
  4013b0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #192]
  4013b8:	add	x16, x16, #0xc0
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #200]
  4013c8:	add	x16, x16, #0xc8
  4013cc:	br	x17

00000000004013d0 <fflush@plt>:
  4013d0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #208]
  4013d8:	add	x16, x16, #0xd0
  4013dc:	br	x17

00000000004013e0 <_ZdaPv@plt>:
  4013e0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #216]
  4013e8:	add	x16, x16, #0xd8
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #224]
  4013f8:	add	x16, x16, #0xe0
  4013fc:	br	x17

0000000000401400 <__ctype_tolower_loc@plt>:
  401400:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #232]
  401408:	add	x16, x16, #0xe8
  40140c:	br	x17

0000000000401410 <fopen@plt>:
  401410:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #240]
  401418:	add	x16, x16, #0xf0
  40141c:	br	x17

0000000000401420 <strcmp@plt>:
  401420:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #248]
  401428:	add	x16, x16, #0xf8
  40142c:	br	x17

0000000000401430 <write@plt>:
  401430:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #256]
  401438:	add	x16, x16, #0x100
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #264]
  401448:	add	x16, x16, #0x108
  40144c:	br	x17

0000000000401450 <abort@plt>:
  401450:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #272]
  401458:	add	x16, x16, #0x110
  40145c:	br	x17

0000000000401460 <getenv@plt>:
  401460:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #280]
  401468:	add	x16, x16, #0x118
  40146c:	br	x17

0000000000401470 <__gxx_personality_v0@plt>:
  401470:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #288]
  401478:	add	x16, x16, #0x120
  40147c:	br	x17

0000000000401480 <exit@plt>:
  401480:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #296]
  401488:	add	x16, x16, #0x128
  40148c:	br	x17

0000000000401490 <fwrite@plt>:
  401490:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #304]
  401498:	add	x16, x16, #0x130
  40149c:	br	x17

00000000004014a0 <_Unwind_Resume@plt>:
  4014a0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #312]
  4014a8:	add	x16, x16, #0x138
  4014ac:	br	x17

00000000004014b0 <ferror@plt>:
  4014b0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #320]
  4014b8:	add	x16, x16, #0x140
  4014bc:	br	x17

00000000004014c0 <__gmon_start__@plt>:
  4014c0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #328]
  4014c8:	add	x16, x16, #0x148
  4014cc:	br	x17

00000000004014d0 <__cxa_pure_virtual@plt>:
  4014d0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #336]
  4014d8:	add	x16, x16, #0x150
  4014dc:	br	x17

00000000004014e0 <setbuf@plt>:
  4014e0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #344]
  4014e8:	add	x16, x16, #0x158
  4014ec:	br	x17

00000000004014f0 <bcmp@plt>:
  4014f0:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #352]
  4014f8:	add	x16, x16, #0x160
  4014fc:	br	x17

0000000000401500 <printf@plt>:
  401500:	adrp	x16, 428000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #360]
  401508:	add	x16, x16, #0x168
  40150c:	br	x17

Disassembly of section .text:

0000000000401510 <_Znwm@@Base-0xfc28>:
  401510:	stp	x29, x30, [sp, #-16]!
  401514:	mov	x29, sp
  401518:	adrp	x0, 428000 <_Znam@GLIBCXX_3.4>
  40151c:	add	x0, x0, #0x1c4
  401520:	bl	40f9c8 <printf@plt+0xe4c8>
  401524:	adrp	x0, 428000 <_Znam@GLIBCXX_3.4>
  401528:	add	x0, x0, #0x1c5
  40152c:	ldp	x29, x30, [sp], #16
  401530:	b	40f708 <printf@plt+0xe208>
  401534:	stp	x29, x30, [sp, #-32]!
  401538:	str	x19, [sp, #16]
  40153c:	mov	x29, sp
  401540:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  401544:	add	x0, x0, #0x1d0
  401548:	bl	40f9c8 <printf@plt+0xe4c8>
  40154c:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  401550:	add	x0, x0, #0x1d1
  401554:	bl	40f708 <printf@plt+0xe208>
  401558:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40155c:	add	x19, x19, #0x1d8
  401560:	mov	x0, x19
  401564:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  401568:	mov	x1, x19
  40156c:	ldr	x19, [sp, #16]
  401570:	adrp	x0, 411000 <printf@plt+0xfb00>
  401574:	adrp	x2, 428000 <_Znam@GLIBCXX_3.4>
  401578:	add	x0, x0, #0x394
  40157c:	add	x2, x2, #0x178
  401580:	ldp	x29, x30, [sp], #32
  401584:	b	4013c0 <__cxa_atexit@plt>
  401588:	stp	x29, x30, [sp, #-48]!
  40158c:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  401590:	ldr	w9, [x8, #1280]
  401594:	stp	x22, x21, [sp, #16]
  401598:	stp	x20, x19, [sp, #32]
  40159c:	mov	x29, sp
  4015a0:	cbz	w9, 4015b4 <printf@plt+0xb4>
  4015a4:	ldp	x20, x19, [sp, #32]
  4015a8:	ldp	x22, x21, [sp, #16]
  4015ac:	ldp	x29, x30, [sp], #48
  4015b0:	ret
  4015b4:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4015b8:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4015bc:	mov	x20, xzr
  4015c0:	mov	w9, #0x1                   	// #1
  4015c4:	add	x21, x21, #0x400
  4015c8:	add	x22, x22, #0x300
  4015cc:	str	w9, [x8, #1280]
  4015d0:	b	4015ec <printf@plt+0xec>
  4015d4:	strb	w20, [x21, x20]
  4015d8:	mov	w8, w20
  4015dc:	strb	w8, [x22, x20]
  4015e0:	add	x20, x20, #0x1
  4015e4:	cmp	x20, #0x100
  4015e8:	b.eq	4015a4 <printf@plt+0xa4>  // b.none
  4015ec:	tst	w20, #0x7fffff80
  4015f0:	b.ne	4015d4 <printf@plt+0xd4>  // b.any
  4015f4:	bl	4013a0 <__ctype_b_loc@plt>
  4015f8:	ldr	x8, [x0]
  4015fc:	mov	x19, x0
  401600:	ldrh	w8, [x8, x20, lsl #1]
  401604:	tbnz	w8, #9, 401610 <printf@plt+0x110>
  401608:	mov	w8, w20
  40160c:	b	40161c <printf@plt+0x11c>
  401610:	bl	401270 <__ctype_toupper_loc@plt>
  401614:	ldr	x8, [x0]
  401618:	ldr	w8, [x8, x20, lsl #2]
  40161c:	strb	w8, [x21, x20]
  401620:	ldr	x8, [x19]
  401624:	ldrh	w8, [x8, x20, lsl #1]
  401628:	tbz	w8, #8, 4015d8 <printf@plt+0xd8>
  40162c:	bl	401400 <__ctype_tolower_loc@plt>
  401630:	ldr	x8, [x0]
  401634:	ldr	w8, [x8, x20, lsl #2]
  401638:	b	4015dc <printf@plt+0xdc>
  40163c:	b	40f9c8 <printf@plt+0xe4c8>
  401640:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  401644:	add	x0, x0, #0x8a
  401648:	b	40f9c8 <printf@plt+0xe4c8>
  40164c:	mov	x29, #0x0                   	// #0
  401650:	mov	x30, #0x0                   	// #0
  401654:	mov	x5, x0
  401658:	ldr	x1, [sp]
  40165c:	add	x2, sp, #0x8
  401660:	mov	x6, sp
  401664:	movz	x0, #0x0, lsl #48
  401668:	movk	x0, #0x0, lsl #32
  40166c:	movk	x0, #0x40, lsl #16
  401670:	movk	x0, #0x550c
  401674:	movz	x3, #0x0, lsl #48
  401678:	movk	x3, #0x0, lsl #32
  40167c:	movk	x3, #0x41, lsl #16
  401680:	movk	x3, #0x1f18
  401684:	movz	x4, #0x0, lsl #48
  401688:	movk	x4, #0x0, lsl #32
  40168c:	movk	x4, #0x41, lsl #16
  401690:	movk	x4, #0x1f98
  401694:	bl	401350 <__libc_start_main@plt>
  401698:	bl	401450 <abort@plt>
  40169c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x15e18>
  4016a0:	ldr	x0, [x0, #4064]
  4016a4:	cbz	x0, 4016ac <printf@plt+0x1ac>
  4016a8:	b	4014c0 <__gmon_start__@plt>
  4016ac:	ret
  4016b0:	adrp	x0, 428000 <_Znam@GLIBCXX_3.4>
  4016b4:	add	x0, x0, #0x1a8
  4016b8:	adrp	x1, 428000 <_Znam@GLIBCXX_3.4>
  4016bc:	add	x1, x1, #0x1a8
  4016c0:	cmp	x1, x0
  4016c4:	b.eq	4016dc <printf@plt+0x1dc>  // b.none
  4016c8:	adrp	x1, 411000 <printf@plt+0xfb00>
  4016cc:	ldr	x1, [x1, #4024]
  4016d0:	cbz	x1, 4016dc <printf@plt+0x1dc>
  4016d4:	mov	x16, x1
  4016d8:	br	x16
  4016dc:	ret
  4016e0:	adrp	x0, 428000 <_Znam@GLIBCXX_3.4>
  4016e4:	add	x0, x0, #0x1a8
  4016e8:	adrp	x1, 428000 <_Znam@GLIBCXX_3.4>
  4016ec:	add	x1, x1, #0x1a8
  4016f0:	sub	x1, x1, x0
  4016f4:	lsr	x2, x1, #63
  4016f8:	add	x1, x2, x1, asr #3
  4016fc:	cmp	xzr, x1, asr #1
  401700:	asr	x1, x1, #1
  401704:	b.eq	40171c <printf@plt+0x21c>  // b.none
  401708:	adrp	x2, 411000 <printf@plt+0xfb00>
  40170c:	ldr	x2, [x2, #4032]
  401710:	cbz	x2, 40171c <printf@plt+0x21c>
  401714:	mov	x16, x2
  401718:	br	x16
  40171c:	ret
  401720:	stp	x29, x30, [sp, #-32]!
  401724:	mov	x29, sp
  401728:	str	x19, [sp, #16]
  40172c:	adrp	x19, 428000 <_Znam@GLIBCXX_3.4>
  401730:	ldrb	w0, [x19, #448]
  401734:	cbnz	w0, 401744 <printf@plt+0x244>
  401738:	bl	4016b0 <printf@plt+0x1b0>
  40173c:	mov	w0, #0x1                   	// #1
  401740:	strb	w0, [x19, #448]
  401744:	ldr	x19, [sp, #16]
  401748:	ldp	x29, x30, [sp], #32
  40174c:	ret
  401750:	b	4016e0 <printf@plt+0x1e0>
  401754:	add	x8, x0, #0x10
  401758:	str	x1, [x0]
  40175c:	str	wzr, [x0, #8]
  401760:	mov	x0, x8
  401764:	b	4111f4 <_ZdlPvm@@Base+0xc>
  401768:	stp	x29, x30, [sp, #-32]!
  40176c:	stp	x20, x19, [sp, #16]
  401770:	mov	x29, sp
  401774:	mov	w19, w1
  401778:	tst	w1, #0xff
  40177c:	mov	x20, x0
  401780:	b.ne	401794 <printf@plt+0x294>  // b.any
  401784:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  401788:	add	x1, x1, #0x220
  40178c:	mov	w0, #0x32                  	// #50
  401790:	bl	40f604 <printf@plt+0xe104>
  401794:	ldp	w8, w9, [x20, #24]
  401798:	cmp	w8, w9
  40179c:	b.lt	4017ac <printf@plt+0x2ac>  // b.tstop
  4017a0:	add	x0, x20, #0x10
  4017a4:	bl	41155c <_ZdlPvm@@Base+0x374>
  4017a8:	ldr	w8, [x20, #24]
  4017ac:	ldr	x9, [x20, #16]
  4017b0:	add	w10, w8, #0x1
  4017b4:	str	w10, [x20, #24]
  4017b8:	and	w10, w19, #0xff
  4017bc:	cmp	w10, #0xa
  4017c0:	strb	w19, [x9, w8, sxtw]
  4017c4:	b.ne	4017d8 <printf@plt+0x2d8>  // b.any
  4017c8:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4017cc:	ldr	w9, [x8, #140]
  4017d0:	sub	w9, w9, #0x1
  4017d4:	str	w9, [x8, #140]
  4017d8:	ldp	x20, x19, [sp, #16]
  4017dc:	ldp	x29, x30, [sp], #32
  4017e0:	ret
  4017e4:	stp	x29, x30, [sp, #-64]!
  4017e8:	stp	x24, x23, [sp, #16]
  4017ec:	stp	x22, x21, [sp, #32]
  4017f0:	stp	x20, x19, [sp, #48]
  4017f4:	mov	x29, sp
  4017f8:	ldrsw	x8, [x0, #24]
  4017fc:	mov	x19, x0
  401800:	cbz	w8, 401868 <printf@plt+0x368>
  401804:	add	x19, x19, #0x10
  401808:	cmp	w8, #0x0
  40180c:	sub	x21, x8, #0x1
  401810:	b.gt	401824 <printf@plt+0x324>
  401814:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  401818:	add	x1, x1, #0xa0e
  40181c:	mov	w0, #0x62                  	// #98
  401820:	bl	40f604 <printf@plt+0xe104>
  401824:	ldr	x8, [x19]
  401828:	mov	x0, x19
  40182c:	mov	w1, w21
  401830:	ldrb	w20, [x8, x21]
  401834:	bl	411af8 <_ZdlPvm@@Base+0x910>
  401838:	cmp	w20, #0xa
  40183c:	b.ne	401850 <printf@plt+0x350>  // b.any
  401840:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  401844:	ldr	w9, [x8, #140]
  401848:	add	w9, w9, #0x1
  40184c:	str	w9, [x8, #140]
  401850:	mov	w0, w20
  401854:	ldp	x20, x19, [sp, #48]
  401858:	ldp	x22, x21, [sp, #32]
  40185c:	ldp	x24, x23, [sp, #16]
  401860:	ldp	x29, x30, [sp], #64
  401864:	ret
  401868:	adrp	x23, 411000 <printf@plt+0xfb00>
  40186c:	adrp	x21, 412000 <_ZdlPvm@@Base+0xe18>
  401870:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  401874:	add	x23, x23, #0xfc8
  401878:	mov	w24, #0x1                   	// #1
  40187c:	add	x21, x21, #0x239
  401880:	add	x22, x22, #0x8
  401884:	b	4018ac <printf@plt+0x3ac>
  401888:	ldr	x0, [x19]
  40188c:	bl	401370 <getc@plt>
  401890:	mov	w20, w0
  401894:	cbnz	w20, 401944 <printf@plt+0x444>
  401898:	mov	x0, x21
  40189c:	mov	x1, x22
  4018a0:	mov	x2, x22
  4018a4:	mov	x3, x22
  4018a8:	bl	40fdd4 <printf@plt+0xe8d4>
  4018ac:	ldr	w8, [x19, #8]
  4018b0:	mov	w20, #0xffffffff            	// #-1
  4018b4:	cmp	w8, #0xa
  4018b8:	b.hi	4018ac <printf@plt+0x3ac>  // b.pmore
  4018bc:	adr	x9, 401850 <printf@plt+0x350>
  4018c0:	ldrb	w10, [x23, x8]
  4018c4:	add	x9, x9, x10, lsl #2
  4018c8:	br	x9
  4018cc:	ldr	x0, [x19]
  4018d0:	bl	401370 <getc@plt>
  4018d4:	mov	w20, w0
  4018d8:	cmn	w0, #0x1
  4018dc:	b.eq	401954 <printf@plt+0x454>  // b.none
  4018e0:	cmp	w20, #0xa
  4018e4:	b.eq	401840 <printf@plt+0x340>  // b.none
  4018e8:	cmp	w20, #0x2e
  4018ec:	b.eq	401960 <printf@plt+0x460>  // b.none
  4018f0:	str	w24, [x19, #8]
  4018f4:	cbz	w20, 401898 <printf@plt+0x398>
  4018f8:	b	401850 <printf@plt+0x350>
  4018fc:	ldr	x0, [x19]
  401900:	bl	401370 <getc@plt>
  401904:	mov	w20, w0
  401908:	cmp	w0, #0x5c
  40190c:	b.ne	401894 <printf@plt+0x394>  // b.any
  401910:	ldr	x0, [x19]
  401914:	bl	401370 <getc@plt>
  401918:	cmp	w0, #0xa
  40191c:	b.eq	401888 <printf@plt+0x388>  // b.none
  401920:	cmp	w0, #0x61
  401924:	b.ne	4019b4 <printf@plt+0x4b4>  // b.any
  401928:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40192c:	ldr	w8, [x8, #456]
  401930:	cbz	w8, 4019b4 <printf@plt+0x4b4>
  401934:	mov	w8, #0x5                   	// #5
  401938:	str	w8, [x19, #8]
  40193c:	mov	w20, #0x5c                  	// #92
  401940:	b	401850 <printf@plt+0x350>
  401944:	cmp	w20, #0xa
  401948:	b.eq	4019ac <printf@plt+0x4ac>  // b.none
  40194c:	cmn	w20, #0x1
  401950:	b.ne	401850 <printf@plt+0x350>  // b.any
  401954:	mov	w8, #0xa                   	// #10
  401958:	str	w8, [x19, #8]
  40195c:	b	401850 <printf@plt+0x350>
  401960:	ldr	x0, [x19]
  401964:	bl	401370 <getc@plt>
  401968:	cmn	w0, #0x1
  40196c:	b.eq	401a3c <printf@plt+0x53c>  // b.none
  401970:	cmp	w0, #0x54
  401974:	b.ne	401a34 <printf@plt+0x534>  // b.any
  401978:	ldr	x0, [x19]
  40197c:	bl	401370 <getc@plt>
  401980:	cmn	w0, #0x1
  401984:	b.eq	401a4c <printf@plt+0x54c>  // b.none
  401988:	cmp	w0, #0x45
  40198c:	b.ne	401a44 <printf@plt+0x544>  // b.any
  401990:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	w8, [x8, #456]
  401998:	cbz	w8, 401a5c <printf@plt+0x55c>
  40199c:	mov	w8, #0x9                   	// #9
  4019a0:	str	w8, [x19, #8]
  4019a4:	mov	w20, #0xffffffff            	// #-1
  4019a8:	b	401850 <printf@plt+0x350>
  4019ac:	str	wzr, [x19, #8]
  4019b0:	b	401840 <printf@plt+0x340>
  4019b4:	cmn	w0, #0x1
  4019b8:	b.eq	4019c4 <printf@plt+0x4c4>  // b.none
  4019bc:	ldr	x1, [x19]
  4019c0:	bl	401280 <ungetc@plt>
  4019c4:	mov	w20, #0x5c                  	// #92
  4019c8:	b	401850 <printf@plt+0x350>
  4019cc:	mov	w8, #0x1                   	// #1
  4019d0:	b	4019d8 <printf@plt+0x4d8>
  4019d4:	mov	w8, #0x4                   	// #4
  4019d8:	str	w8, [x19, #8]
  4019dc:	mov	w20, #0x54                  	// #84
  4019e0:	b	401850 <printf@plt+0x350>
  4019e4:	mov	w8, #0x1                   	// #1
  4019e8:	str	w8, [x19, #8]
  4019ec:	mov	w20, #0x45                  	// #69
  4019f0:	b	401850 <printf@plt+0x350>
  4019f4:	mov	w8, #0x6                   	// #6
  4019f8:	str	w8, [x19, #8]
  4019fc:	mov	w20, #0x2a                  	// #42
  401a00:	b	401850 <printf@plt+0x350>
  401a04:	mov	w8, #0x7                   	// #7
  401a08:	str	w8, [x19, #8]
  401a0c:	mov	w20, #0x28                  	// #40
  401a10:	b	401850 <printf@plt+0x350>
  401a14:	mov	w8, #0x8                   	// #8
  401a18:	str	w8, [x19, #8]
  401a1c:	mov	w20, #0x33                  	// #51
  401a20:	b	401850 <printf@plt+0x350>
  401a24:	mov	w8, #0x1                   	// #1
  401a28:	str	w8, [x19, #8]
  401a2c:	mov	w20, #0x61                  	// #97
  401a30:	b	401850 <printf@plt+0x350>
  401a34:	ldr	x1, [x19]
  401a38:	bl	401280 <ungetc@plt>
  401a3c:	mov	w8, #0x1                   	// #1
  401a40:	b	401a50 <printf@plt+0x550>
  401a44:	ldr	x1, [x19]
  401a48:	bl	401280 <ungetc@plt>
  401a4c:	mov	w8, #0x2                   	// #2
  401a50:	str	w8, [x19, #8]
  401a54:	mov	w20, #0x2e                  	// #46
  401a58:	b	401850 <printf@plt+0x350>
  401a5c:	ldr	x0, [x19]
  401a60:	bl	401370 <getc@plt>
  401a64:	cmn	w0, #0x1
  401a68:	b.eq	40199c <printf@plt+0x49c>  // b.none
  401a6c:	ldr	x1, [x19]
  401a70:	mov	w20, w0
  401a74:	bl	401280 <ungetc@plt>
  401a78:	cmp	w20, #0x20
  401a7c:	b.eq	40199c <printf@plt+0x49c>  // b.none
  401a80:	cmp	w20, #0xa
  401a84:	b.eq	40199c <printf@plt+0x49c>  // b.none
  401a88:	mov	w8, #0x3                   	// #3
  401a8c:	b	401a50 <printf@plt+0x550>
  401a90:	sub	sp, sp, #0x80
  401a94:	stp	x29, x30, [sp, #32]
  401a98:	stp	x28, x27, [sp, #48]
  401a9c:	stp	x26, x25, [sp, #64]
  401aa0:	stp	x24, x23, [sp, #80]
  401aa4:	stp	x22, x21, [sp, #96]
  401aa8:	stp	x20, x19, [sp, #112]
  401aac:	add	x29, sp, #0x20
  401ab0:	mov	x19, x0
  401ab4:	bl	401370 <getc@plt>
  401ab8:	cmn	w0, #0x1
  401abc:	b.eq	401f00 <printf@plt+0xa00>  // b.none
  401ac0:	mov	x8, sp
  401ac4:	adrp	x20, 412000 <_ZdlPvm@@Base+0xe18>
  401ac8:	adrp	x28, 411000 <printf@plt+0xfb00>
  401acc:	adrp	x25, 412000 <_ZdlPvm@@Base+0xe18>
  401ad0:	mov	w26, w0
  401ad4:	mov	w23, wzr
  401ad8:	add	x20, x20, #0x220
  401adc:	add	x28, x28, #0xfd3
  401ae0:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  401ae4:	adrp	x27, 428000 <_Znam@GLIBCXX_3.4>
  401ae8:	adrp	x24, 428000 <_Znam@GLIBCXX_3.4>
  401aec:	add	x21, x8, #0x10
  401af0:	add	x25, x25, #0x282
  401af4:	b	401b28 <printf@plt+0x628>
  401af8:	ldr	w8, [x22, #140]
  401afc:	mov	w23, wzr
  401b00:	add	w8, w8, #0x1
  401b04:	str	w8, [x22, #140]
  401b08:	ldr	x1, [x27, #432]
  401b0c:	mov	w0, w26
  401b10:	bl	4012b0 <putc@plt>
  401b14:	mov	x0, x19
  401b18:	bl	401370 <getc@plt>
  401b1c:	mov	w26, w0
  401b20:	cmn	w0, #0x1
  401b24:	b.eq	401e50 <printf@plt+0x950>  // b.none
  401b28:	cmp	w23, #0x6
  401b2c:	b.hi	401b5c <printf@plt+0x65c>  // b.pmore
  401b30:	mov	w8, w23
  401b34:	adr	x9, 401b44 <printf@plt+0x644>
  401b38:	ldrb	w10, [x28, x8]
  401b3c:	add	x9, x9, x10, lsl #2
  401b40:	br	x9
  401b44:	cmp	w26, #0x2e
  401b48:	b.eq	401dc0 <printf@plt+0x8c0>  // b.none
  401b4c:	cmp	w26, #0xa
  401b50:	b.eq	401af8 <printf@plt+0x5f8>  // b.none
  401b54:	mov	w23, #0x1                   	// #1
  401b58:	b	401b08 <printf@plt+0x608>
  401b5c:	mov	w0, #0x13c                 	// #316
  401b60:	mov	x1, x20
  401b64:	bl	40f604 <printf@plt+0xe104>
  401b68:	b	401b14 <printf@plt+0x614>
  401b6c:	cmp	w26, #0x54
  401b70:	b.eq	401dc8 <printf@plt+0x8c8>  // b.none
  401b74:	cmp	w26, #0x6c
  401b78:	b.ne	401dd0 <printf@plt+0x8d0>  // b.any
  401b7c:	mov	w23, #0x5                   	// #5
  401b80:	b	401b14 <printf@plt+0x614>
  401b84:	cmp	w26, #0x53
  401b88:	b.ne	401ce8 <printf@plt+0x7e8>  // b.any
  401b8c:	mov	w23, #0x4                   	// #4
  401b90:	b	401b14 <printf@plt+0x614>
  401b94:	ldr	w8, [x24, #456]
  401b98:	cbz	w8, 401d68 <printf@plt+0x868>
  401b9c:	ldr	x1, [x27, #432]
  401ba0:	mov	w0, #0x2e                  	// #46
  401ba4:	bl	4012b0 <putc@plt>
  401ba8:	ldr	x1, [x27, #432]
  401bac:	mov	w0, #0x54                  	// #84
  401bb0:	bl	4012b0 <putc@plt>
  401bb4:	ldr	x1, [x27, #432]
  401bb8:	mov	w0, #0x53                  	// #83
  401bbc:	bl	4012b0 <putc@plt>
  401bc0:	cmp	w26, #0xa
  401bc4:	b.eq	401bf0 <printf@plt+0x6f0>  // b.none
  401bc8:	cmn	w26, #0x1
  401bcc:	b.eq	401e30 <printf@plt+0x930>  // b.none
  401bd0:	ldr	x1, [x27, #432]
  401bd4:	mov	w0, w26
  401bd8:	bl	4012b0 <putc@plt>
  401bdc:	mov	x0, x19
  401be0:	bl	401370 <getc@plt>
  401be4:	mov	w26, w0
  401be8:	cmp	w26, #0xa
  401bec:	b.ne	401bc8 <printf@plt+0x6c8>  // b.any
  401bf0:	ldr	x1, [x27, #432]
  401bf4:	mov	w0, #0xa                   	// #10
  401bf8:	bl	4012b0 <putc@plt>
  401bfc:	ldr	w8, [x22, #140]
  401c00:	mov	x0, x21
  401c04:	str	x19, [sp]
  401c08:	str	wzr, [sp, #8]
  401c0c:	add	w8, w8, #0x1
  401c10:	str	w8, [x22, #140]
  401c14:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  401c18:	mov	x0, sp
  401c1c:	bl	401f5c <printf@plt+0xa5c>
  401c20:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  401c24:	ldr	x0, [x8, #24]
  401c28:	ldr	w1, [x22, #140]
  401c2c:	bl	405aec <printf@plt+0x45ec>
  401c30:	ldr	w8, [sp, #24]
  401c34:	cbnz	w8, 401e20 <printf@plt+0x920>
  401c38:	ldr	w8, [sp, #8]
  401c3c:	cmp	w8, #0x9
  401c40:	b.ne	401e20 <printf@plt+0x920>  // b.any
  401c44:	ldr	x3, [x27, #432]
  401c48:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401c4c:	mov	w1, #0x3                   	// #3
  401c50:	mov	w2, #0x1                   	// #1
  401c54:	add	x0, x0, #0x27a
  401c58:	bl	401490 <fwrite@plt>
  401c5c:	mov	x0, x19
  401c60:	bl	401370 <getc@plt>
  401c64:	cmn	w0, #0x1
  401c68:	b.eq	401e84 <printf@plt+0x984>  // b.none
  401c6c:	cmp	w0, #0xa
  401c70:	b.eq	401e0c <printf@plt+0x90c>  // b.none
  401c74:	ldr	x1, [x27, #432]
  401c78:	bl	4012b0 <putc@plt>
  401c7c:	b	401c5c <printf@plt+0x75c>
  401c80:	cmp	w26, #0x66
  401c84:	b.ne	401d00 <printf@plt+0x800>  // b.any
  401c88:	mov	w23, #0x6                   	// #6
  401c8c:	b	401b14 <printf@plt+0x614>
  401c90:	ldr	w8, [x24, #456]
  401c94:	cbz	w8, 401d90 <printf@plt+0x890>
  401c98:	mov	x0, sp
  401c9c:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  401ca0:	ldp	w8, w9, [sp, #8]
  401ca4:	cmp	w8, w9
  401ca8:	b.lt	401cb8 <printf@plt+0x7b8>  // b.tstop
  401cac:	mov	x0, sp
  401cb0:	bl	41155c <_ZdlPvm@@Base+0x374>
  401cb4:	ldr	w8, [sp, #8]
  401cb8:	ldr	x9, [sp]
  401cbc:	add	w10, w8, #0x1
  401cc0:	cmp	w26, #0xa
  401cc4:	str	w10, [sp, #8]
  401cc8:	strb	w26, [x9, w8, sxtw]
  401ccc:	b.eq	401d18 <printf@plt+0x818>  // b.none
  401cd0:	mov	x0, x19
  401cd4:	bl	401370 <getc@plt>
  401cd8:	mov	w26, w0
  401cdc:	cmn	w0, #0x1
  401ce0:	b.ne	401ca0 <printf@plt+0x7a0>  // b.any
  401ce4:	b	401d24 <printf@plt+0x824>
  401ce8:	ldr	x1, [x27, #432]
  401cec:	mov	w0, #0x2e                  	// #46
  401cf0:	bl	4012b0 <putc@plt>
  401cf4:	ldr	x1, [x27, #432]
  401cf8:	mov	w0, #0x54                  	// #84
  401cfc:	b	401dd8 <printf@plt+0x8d8>
  401d00:	ldr	x1, [x27, #432]
  401d04:	mov	w0, #0x2e                  	// #46
  401d08:	bl	4012b0 <putc@plt>
  401d0c:	ldr	x1, [x27, #432]
  401d10:	mov	w0, #0x6c                  	// #108
  401d14:	b	401dd8 <printf@plt+0x8d8>
  401d18:	ldr	w8, [x22, #140]
  401d1c:	add	w8, w8, #0x1
  401d20:	str	w8, [x22, #140]
  401d24:	ldp	w8, w9, [sp, #8]
  401d28:	cmp	w8, w9
  401d2c:	b.lt	401d3c <printf@plt+0x83c>  // b.tstop
  401d30:	mov	x0, sp
  401d34:	bl	41155c <_ZdlPvm@@Base+0x374>
  401d38:	ldr	w8, [sp, #8]
  401d3c:	ldr	x9, [sp]
  401d40:	add	w10, w8, #0x1
  401d44:	str	w10, [sp, #8]
  401d48:	strb	wzr, [x9, w8, sxtw]
  401d4c:	ldr	x0, [sp]
  401d50:	bl	410fa8 <printf@plt+0xfaa8>
  401d54:	ldr	x1, [sp]
  401d58:	mov	x0, x25
  401d5c:	bl	401500 <printf@plt>
  401d60:	mov	x0, sp
  401d64:	b	401e24 <printf@plt+0x924>
  401d68:	cmp	w26, #0x20
  401d6c:	b.eq	401b9c <printf@plt+0x69c>  // b.none
  401d70:	cmp	w26, #0xa
  401d74:	b.eq	401b9c <printf@plt+0x69c>  // b.none
  401d78:	ldr	x3, [x27, #432]
  401d7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401d80:	mov	w1, #0x3                   	// #3
  401d84:	mov	w2, #0x1                   	// #1
  401d88:	add	x0, x0, #0x27e
  401d8c:	b	401db4 <printf@plt+0x8b4>
  401d90:	cmp	w26, #0x20
  401d94:	b.eq	401c98 <printf@plt+0x798>  // b.none
  401d98:	cmp	w26, #0xa
  401d9c:	b.eq	401c98 <printf@plt+0x798>  // b.none
  401da0:	ldr	x3, [x27, #432]
  401da4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401da8:	mov	w1, #0x3                   	// #3
  401dac:	mov	w2, #0x1                   	// #1
  401db0:	add	x0, x0, #0x288
  401db4:	mov	w23, #0x1                   	// #1
  401db8:	bl	401490 <fwrite@plt>
  401dbc:	b	401b08 <printf@plt+0x608>
  401dc0:	mov	w23, #0x2                   	// #2
  401dc4:	b	401b14 <printf@plt+0x614>
  401dc8:	mov	w23, #0x3                   	// #3
  401dcc:	b	401b14 <printf@plt+0x614>
  401dd0:	ldr	x1, [x27, #432]
  401dd4:	mov	w0, #0x2e                  	// #46
  401dd8:	bl	4012b0 <putc@plt>
  401ddc:	ldr	x1, [x27, #432]
  401de0:	mov	w0, w26
  401de4:	bl	4012b0 <putc@plt>
  401de8:	cmp	w26, #0xa
  401dec:	b.ne	401e04 <printf@plt+0x904>  // b.any
  401df0:	ldr	w8, [x22, #140]
  401df4:	mov	w23, wzr
  401df8:	add	w8, w8, #0x1
  401dfc:	str	w8, [x22, #140]
  401e00:	b	401b14 <printf@plt+0x614>
  401e04:	mov	w23, #0x1                   	// #1
  401e08:	b	401b14 <printf@plt+0x614>
  401e0c:	ldr	x1, [x27, #432]
  401e10:	bl	4012b0 <putc@plt>
  401e14:	ldr	w8, [x22, #140]
  401e18:	add	w8, w8, #0x1
  401e1c:	str	w8, [x22, #140]
  401e20:	mov	x0, x21
  401e24:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  401e28:	mov	w23, wzr
  401e2c:	b	401b14 <printf@plt+0x614>
  401e30:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  401e34:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401e38:	add	x1, x1, #0x8
  401e3c:	add	x0, x0, #0x258
  401e40:	mov	x2, x1
  401e44:	mov	x3, x1
  401e48:	bl	40fdd4 <printf@plt+0xe8d4>
  401e4c:	b	401f18 <printf@plt+0xa18>
  401e50:	sub	w8, w23, #0x1
  401e54:	cmp	w8, #0x5
  401e58:	b.hi	401f00 <printf@plt+0xa00>  // b.pmore
  401e5c:	adrp	x9, 411000 <printf@plt+0xfb00>
  401e60:	add	x9, x9, #0xfda
  401e64:	adr	x10, 401e74 <printf@plt+0x974>
  401e68:	ldrb	w11, [x9, x8]
  401e6c:	add	x10, x10, x11, lsl #2
  401e70:	br	x10
  401e74:	ldr	x1, [x27, #432]
  401e78:	mov	w0, #0xa                   	// #10
  401e7c:	bl	4012b0 <putc@plt>
  401e80:	b	401f00 <printf@plt+0xa00>
  401e84:	ldr	x1, [x27, #432]
  401e88:	mov	w0, #0xa                   	// #10
  401e8c:	bl	4012b0 <putc@plt>
  401e90:	mov	x0, x21
  401e94:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  401e98:	b	401f18 <printf@plt+0xa18>
  401e9c:	ldr	x3, [x27, #432]
  401ea0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  401ea4:	add	x0, x0, #0x247
  401ea8:	mov	w1, #0x2                   	// #2
  401eac:	b	401ef8 <printf@plt+0x9f8>
  401eb0:	ldr	x3, [x27, #432]
  401eb4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401eb8:	add	x0, x0, #0x290
  401ebc:	mov	w1, #0x3                   	// #3
  401ec0:	b	401ef8 <printf@plt+0x9f8>
  401ec4:	ldr	x3, [x27, #432]
  401ec8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401ecc:	add	x0, x0, #0x299
  401ed0:	b	401ef4 <printf@plt+0x9f4>
  401ed4:	ldr	x3, [x27, #432]
  401ed8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401edc:	add	x0, x0, #0x28c
  401ee0:	mov	w1, #0x3                   	// #3
  401ee4:	b	401ef8 <printf@plt+0x9f8>
  401ee8:	ldr	x3, [x27, #432]
  401eec:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401ef0:	add	x0, x0, #0x294
  401ef4:	mov	w1, #0x4                   	// #4
  401ef8:	mov	w2, #0x1                   	// #1
  401efc:	bl	401490 <fwrite@plt>
  401f00:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  401f04:	ldr	x8, [x8, #424]
  401f08:	cmp	x8, x19
  401f0c:	b.eq	401f18 <printf@plt+0xa18>  // b.none
  401f10:	mov	x0, x19
  401f14:	bl	4012c0 <fclose@plt>
  401f18:	ldp	x20, x19, [sp, #112]
  401f1c:	ldp	x22, x21, [sp, #96]
  401f20:	ldp	x24, x23, [sp, #80]
  401f24:	ldp	x26, x25, [sp, #64]
  401f28:	ldp	x28, x27, [sp, #48]
  401f2c:	ldp	x29, x30, [sp, #32]
  401f30:	add	sp, sp, #0x80
  401f34:	ret
  401f38:	mov	x19, x0
  401f3c:	mov	x0, x21
  401f40:	b	401f50 <printf@plt+0xa50>
  401f44:	b	401f48 <printf@plt+0xa48>
  401f48:	mov	x19, x0
  401f4c:	mov	x0, sp
  401f50:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  401f54:	mov	x0, x19
  401f58:	bl	4014a0 <_Unwind_Resume@plt>
  401f5c:	stp	x29, x30, [sp, #-48]!
  401f60:	stp	x22, x21, [sp, #16]
  401f64:	stp	x20, x19, [sp, #32]
  401f68:	mov	x29, sp
  401f6c:	mov	x19, x0
  401f70:	bl	4020c8 <printf@plt+0xbc8>
  401f74:	mov	x20, x0
  401f78:	cbz	x0, 401fc4 <printf@plt+0xac4>
  401f7c:	mov	x0, x19
  401f80:	mov	x1, x20
  401f84:	mov	x2, xzr
  401f88:	bl	403850 <printf@plt+0x2350>
  401f8c:	mov	x21, x0
  401f90:	cbz	x0, 401fc8 <printf@plt+0xac8>
  401f94:	mov	x0, x19
  401f98:	mov	x1, x21
  401f9c:	mov	x2, x20
  401fa0:	bl	4046c0 <printf@plt+0x31c0>
  401fa4:	cbz	x0, 401fc8 <printf@plt+0xac8>
  401fa8:	mov	x22, x0
  401fac:	bl	40b4d0 <printf@plt+0x9fd0>
  401fb0:	mov	x0, x22
  401fb4:	bl	40a150 <printf@plt+0x8c50>
  401fb8:	mov	x0, x22
  401fbc:	bl	4111dc <_ZdlPv@@Base>
  401fc0:	b	401ff8 <printf@plt+0xaf8>
  401fc4:	mov	x21, xzr
  401fc8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  401fcc:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  401fd0:	add	x1, x1, #0x8
  401fd4:	add	x0, x0, #0x987
  401fd8:	mov	x2, x1
  401fdc:	mov	x3, x1
  401fe0:	bl	40fdd4 <printf@plt+0xe8d4>
  401fe4:	mov	x0, x19
  401fe8:	bl	4017e4 <printf@plt+0x2e4>
  401fec:	cmn	w0, #0x1
  401ff0:	b.ne	401fe4 <printf@plt+0xae4>  // b.any
  401ff4:	cbz	x20, 402000 <printf@plt+0xb00>
  401ff8:	mov	x0, x20
  401ffc:	bl	4111dc <_ZdlPv@@Base>
  402000:	cbz	x21, 402014 <printf@plt+0xb14>
  402004:	mov	x0, x21
  402008:	bl	4034d8 <printf@plt+0x1fd8>
  40200c:	mov	x0, x21
  402010:	bl	4111dc <_ZdlPv@@Base>
  402014:	ldr	w8, [x19, #24]
  402018:	cbnz	w8, 402038 <printf@plt+0xb38>
  40201c:	ldr	w8, [x19, #8]
  402020:	cmp	w8, #0x9
  402024:	b.ne	402038 <printf@plt+0xb38>  // b.any
  402028:	ldp	x20, x19, [sp, #32]
  40202c:	ldp	x22, x21, [sp, #16]
  402030:	ldp	x29, x30, [sp], #48
  402034:	ret
  402038:	ldp	x20, x19, [sp, #32]
  40203c:	ldp	x22, x21, [sp, #16]
  402040:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  402044:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402048:	add	x1, x1, #0x8
  40204c:	add	x0, x0, #0x99f
  402050:	mov	x2, x1
  402054:	mov	x3, x1
  402058:	ldp	x29, x30, [sp], #48
  40205c:	b	40fdd4 <printf@plt+0xe8d4>
  402060:	mov	w8, #0x2e090000            	// #772341760
  402064:	str	xzr, [x0]
  402068:	str	w8, [x0, #8]
  40206c:	ret
  402070:	ldrb	w8, [x0]
  402074:	ldrb	w10, [x1]
  402078:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40207c:	add	x9, x9, #0x300
  402080:	ldrb	w11, [x9, x8]
  402084:	ldrb	w10, [x9, x10]
  402088:	cmp	w11, w10
  40208c:	b.ne	4020b8 <printf@plt+0xbb8>  // b.any
  402090:	add	x10, x1, #0x1
  402094:	add	x11, x0, #0x1
  402098:	tst	w8, #0xff
  40209c:	b.eq	4020c0 <printf@plt+0xbc0>  // b.none
  4020a0:	ldrb	w8, [x11], #1
  4020a4:	ldrb	w12, [x9, x8]
  4020a8:	ldrb	w13, [x10], #1
  4020ac:	ldrb	w13, [x9, x13]
  4020b0:	cmp	w12, w13
  4020b4:	b.eq	402098 <printf@plt+0xb98>  // b.none
  4020b8:	mov	w0, wzr
  4020bc:	ret
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	ret
  4020c8:	sub	sp, sp, #0x80
  4020cc:	stp	x29, x30, [sp, #32]
  4020d0:	stp	x28, x27, [sp, #48]
  4020d4:	stp	x26, x25, [sp, #64]
  4020d8:	stp	x24, x23, [sp, #80]
  4020dc:	stp	x22, x21, [sp, #96]
  4020e0:	stp	x20, x19, [sp, #112]
  4020e4:	add	x29, sp, #0x20
  4020e8:	mov	x21, x0
  4020ec:	mov	w0, #0xc                   	// #12
  4020f0:	bl	411138 <_Znwm@@Base>
  4020f4:	mov	x20, x0
  4020f8:	mov	w8, #0x2e090000            	// #772341760
  4020fc:	mov	x19, x0
  402100:	str	wzr, [x0]
  402104:	str	wzr, [x20, #4]!
  402108:	str	w8, [x0, #8]
  40210c:	add	x0, sp, #0x10
  402110:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402114:	mov	w23, wzr
  402118:	b	402130 <printf@plt+0xc30>
  40211c:	ldr	w8, [sp, #24]
  402120:	ldr	x9, [sp, #16]
  402124:	add	w10, w8, #0x1
  402128:	str	w10, [sp, #24]
  40212c:	strb	w22, [x9, w8, sxtw]
  402130:	mov	x0, x21
  402134:	bl	4017e4 <printf@plt+0x2e4>
  402138:	mov	w22, w0
  40213c:	cmp	w0, #0x28
  402140:	b.gt	402150 <printf@plt+0xc50>
  402144:	b.ne	402160 <printf@plt+0xc60>  // b.any
  402148:	add	w23, w23, #0x1
  40214c:	b	40217c <printf@plt+0xc7c>
  402150:	cmp	w22, #0x29
  402154:	b.ne	402170 <printf@plt+0xc70>  // b.any
  402158:	sub	w23, w23, #0x1
  40215c:	b	40217c <printf@plt+0xc7c>
  402160:	cmn	w22, #0x1
  402164:	b.eq	402194 <printf@plt+0xc94>  // b.none
  402168:	cmp	w22, #0xa
  40216c:	b.eq	402248 <printf@plt+0xd48>  // b.none
  402170:	cbnz	w23, 40217c <printf@plt+0xc7c>
  402174:	cmp	w22, #0x3b
  402178:	b.eq	402334 <printf@plt+0xe34>  // b.none
  40217c:	ldp	w8, w9, [sp, #24]
  402180:	cmp	w8, w9
  402184:	b.lt	402120 <printf@plt+0xc20>  // b.tstop
  402188:	add	x0, sp, #0x10
  40218c:	bl	41155c <_ZdlPvm@@Base+0x374>
  402190:	b	40211c <printf@plt+0xc1c>
  402194:	ldr	w24, [sp, #24]
  402198:	cmp	w24, #0x1
  40219c:	b.lt	402b78 <printf@plt+0x1678>  // b.tstop
  4021a0:	adrp	x22, 412000 <_ZdlPvm@@Base+0xe18>
  4021a4:	adrp	x23, 412000 <_ZdlPvm@@Base+0xe18>
  4021a8:	mov	x25, xzr
  4021ac:	add	x20, x21, #0x10
  4021b0:	add	x22, x22, #0xa0e
  4021b4:	add	x23, x23, #0x220
  4021b8:	adrp	x26, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4021bc:	mov	w8, w24
  4021c0:	add	x27, x24, x25
  4021c4:	cmp	w8, w27
  4021c8:	b.ge	4021d8 <printf@plt+0xcd8>  // b.tcont
  4021cc:	mov	w0, #0x62                  	// #98
  4021d0:	mov	x1, x22
  4021d4:	bl	40f604 <printf@plt+0xe104>
  4021d8:	ldr	x8, [sp, #16]
  4021dc:	add	x8, x8, x24
  4021e0:	add	x8, x8, x25
  4021e4:	ldurb	w28, [x8, #-1]
  4021e8:	cbnz	w28, 4021f8 <printf@plt+0xcf8>
  4021ec:	mov	w0, #0x32                  	// #50
  4021f0:	mov	x1, x23
  4021f4:	bl	40f604 <printf@plt+0xe104>
  4021f8:	ldp	w8, w9, [x21, #24]
  4021fc:	cmp	w8, w9
  402200:	b.lt	402210 <printf@plt+0xd10>  // b.tstop
  402204:	mov	x0, x20
  402208:	bl	41155c <_ZdlPvm@@Base+0x374>
  40220c:	ldr	w8, [x21, #24]
  402210:	ldr	x9, [x21, #16]
  402214:	add	w10, w8, #0x1
  402218:	cmp	w28, #0xa
  40221c:	str	w10, [x21, #24]
  402220:	strb	w28, [x9, w8, sxtw]
  402224:	b.ne	402234 <printf@plt+0xd34>  // b.any
  402228:	ldr	w8, [x26, #140]
  40222c:	sub	w8, w8, #0x1
  402230:	str	w8, [x26, #140]
  402234:	cmp	x27, #0x2
  402238:	b.lt	402b78 <printf@plt+0x1678>  // b.tstop
  40223c:	ldr	w8, [sp, #24]
  402240:	sub	x25, x25, #0x1
  402244:	b	4021c0 <printf@plt+0xcc0>
  402248:	ldp	w8, w9, [x21, #24]
  40224c:	add	x20, x21, #0x10
  402250:	cmp	w8, w9
  402254:	b.lt	402264 <printf@plt+0xd64>  // b.tstop
  402258:	mov	x0, x20
  40225c:	bl	41155c <_ZdlPvm@@Base+0x374>
  402260:	ldr	w8, [x21, #24]
  402264:	ldr	x9, [x21, #16]
  402268:	add	w10, w8, #0x1
  40226c:	mov	w11, #0xa                   	// #10
  402270:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  402274:	str	w10, [x21, #24]
  402278:	strb	w11, [x9, w8, sxtw]
  40227c:	ldr	w8, [x24, #140]
  402280:	ldr	w25, [sp, #24]
  402284:	sub	w8, w8, #0x1
  402288:	cmp	w25, #0x1
  40228c:	str	w8, [x24, #140]
  402290:	b.lt	402b78 <printf@plt+0x1678>  // b.tstop
  402294:	adrp	x22, 412000 <_ZdlPvm@@Base+0xe18>
  402298:	adrp	x23, 412000 <_ZdlPvm@@Base+0xe18>
  40229c:	mov	x26, xzr
  4022a0:	add	x22, x22, #0xa0e
  4022a4:	add	x23, x23, #0x220
  4022a8:	mov	w8, w25
  4022ac:	add	x27, x25, x26
  4022b0:	cmp	w8, w27
  4022b4:	b.ge	4022c4 <printf@plt+0xdc4>  // b.tcont
  4022b8:	mov	w0, #0x62                  	// #98
  4022bc:	mov	x1, x22
  4022c0:	bl	40f604 <printf@plt+0xe104>
  4022c4:	ldr	x8, [sp, #16]
  4022c8:	add	x8, x8, x25
  4022cc:	add	x8, x8, x26
  4022d0:	ldurb	w28, [x8, #-1]
  4022d4:	cbnz	w28, 4022e4 <printf@plt+0xde4>
  4022d8:	mov	w0, #0x32                  	// #50
  4022dc:	mov	x1, x23
  4022e0:	bl	40f604 <printf@plt+0xe104>
  4022e4:	ldp	w8, w9, [x21, #24]
  4022e8:	cmp	w8, w9
  4022ec:	b.lt	4022fc <printf@plt+0xdfc>  // b.tstop
  4022f0:	mov	x0, x20
  4022f4:	bl	41155c <_ZdlPvm@@Base+0x374>
  4022f8:	ldr	w8, [x21, #24]
  4022fc:	ldr	x9, [x21, #16]
  402300:	add	w10, w8, #0x1
  402304:	cmp	w28, #0xa
  402308:	str	w10, [x21, #24]
  40230c:	strb	w28, [x9, w8, sxtw]
  402310:	b.ne	402320 <printf@plt+0xe20>  // b.any
  402314:	ldr	w8, [x24, #140]
  402318:	sub	w8, w8, #0x1
  40231c:	str	w8, [x24, #140]
  402320:	cmp	x27, #0x2
  402324:	b.lt	402b78 <printf@plt+0x1678>  // b.tstop
  402328:	ldr	w8, [sp, #24]
  40232c:	sub	x26, x26, #0x1
  402330:	b	4022ac <printf@plt+0xdac>
  402334:	ldp	w8, w9, [sp, #24]
  402338:	cmp	w8, w9
  40233c:	b.lt	40234c <printf@plt+0xe4c>  // b.tstop
  402340:	add	x0, sp, #0x10
  402344:	bl	41155c <_ZdlPvm@@Base+0x374>
  402348:	ldr	w8, [sp, #24]
  40234c:	ldr	x9, [sp, #16]
  402350:	add	w10, w8, #0x1
  402354:	str	w10, [sp, #24]
  402358:	strb	wzr, [x9, w8, sxtw]
  40235c:	ldr	w8, [sp, #24]
  402360:	cbz	w8, 402b78 <printf@plt+0x1678>
  402364:	cmp	w8, #0x0
  402368:	b.gt	40237c <printf@plt+0xe7c>
  40236c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  402370:	add	x1, x1, #0xa0e
  402374:	mov	w0, #0x62                  	// #98
  402378:	bl	40f604 <printf@plt+0xe104>
  40237c:	ldr	x28, [sp, #16]
  402380:	adrp	x26, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  402384:	adrp	x27, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  402388:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40238c:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  402390:	add	x26, x26, #0x504
  402394:	add	x27, x27, #0xa04
  402398:	add	x22, x22, #0x8
  40239c:	add	x25, x25, #0x300
  4023a0:	ldrb	w8, [x28]
  4023a4:	ldrb	w10, [x26, x8]
  4023a8:	cmp	x8, #0x0
  4023ac:	cset	w9, eq  // eq = none
  4023b0:	cbnz	w10, 4023c0 <printf@plt+0xec0>
  4023b4:	tbnz	w9, #0, 402b78 <printf@plt+0x1678>
  4023b8:	ldrb	w8, [x28, #1]!
  4023bc:	b	4023a4 <printf@plt+0xea4>
  4023c0:	mov	x23, x28
  4023c4:	tbnz	w9, #0, 402b78 <printf@plt+0x1678>
  4023c8:	ldrb	w10, [x26, w8, uxtw]
  4023cc:	add	x21, x23, #0x1
  4023d0:	mov	x9, x23
  4023d4:	mov	x24, x21
  4023d8:	cbz	w10, 4023f0 <printf@plt+0xef0>
  4023dc:	mov	x24, x21
  4023e0:	ldrb	w8, [x24], #1
  4023e4:	ldrb	w9, [x26, x8]
  4023e8:	cbnz	w9, 4023e0 <printf@plt+0xee0>
  4023ec:	sub	x9, x24, #0x1
  4023f0:	cbz	w8, 402404 <printf@plt+0xf04>
  4023f4:	cmp	w8, #0x28
  4023f8:	b.ne	40240c <printf@plt+0xf0c>  // b.any
  4023fc:	mov	x24, x9
  402400:	b	402410 <printf@plt+0xf10>
  402404:	mov	x24, x9
  402408:	b	402410 <printf@plt+0xf10>
  40240c:	strb	wzr, [x9]
  402410:	ldrb	w8, [x24], #1
  402414:	ldrb	w9, [x27, x8]
  402418:	cbnz	w9, 402410 <printf@plt+0xf10>
  40241c:	cmp	w8, #0x28
  402420:	sub	x28, x24, #0x1
  402424:	b.ne	402468 <printf@plt+0xf68>  // b.any
  402428:	strb	wzr, [x28]
  40242c:	mov	x28, x24
  402430:	ldrb	w8, [x28]
  402434:	cbz	w8, 40244c <printf@plt+0xf4c>
  402438:	cmp	w8, #0x29
  40243c:	b.eq	402840 <printf@plt+0x1340>  // b.none
  402440:	add	x28, x28, #0x1
  402444:	ldrb	w8, [x28]
  402448:	cbnz	w8, 402438 <printf@plt+0xf38>
  40244c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402450:	add	x0, x0, #0x29e
  402454:	mov	x1, x22
  402458:	mov	x2, x22
  40245c:	mov	x3, x22
  402460:	bl	40fdd4 <printf@plt+0xe8d4>
  402464:	b	40246c <printf@plt+0xf6c>
  402468:	mov	x24, xzr
  40246c:	ldrb	w8, [x23]
  402470:	cbz	x8, 40284c <printf@plt+0x134c>
  402474:	ldrb	w8, [x25, x8]
  402478:	ldrb	w9, [x25, #116]
  40247c:	cmp	w8, w9
  402480:	b.ne	4024b4 <printf@plt+0xfb4>  // b.any
  402484:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  402488:	mov	w11, #0x1                   	// #1
  40248c:	mov	x9, x21
  402490:	add	x10, x10, #0x2c3
  402494:	tst	w11, #0xff
  402498:	b.eq	40286c <printf@plt+0x136c>  // b.none
  40249c:	ldrb	w11, [x9], #1
  4024a0:	ldrb	w12, [x25, x11]
  4024a4:	ldrb	w13, [x10], #1
  4024a8:	ldrb	w13, [x25, x13]
  4024ac:	cmp	w12, w13
  4024b0:	b.eq	402494 <printf@plt+0xf94>  // b.none
  4024b4:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4024b8:	ldrb	w9, [x9, #876]
  4024bc:	cmp	w8, w9
  4024c0:	b.ne	4024f4 <printf@plt+0xff4>  // b.any
  4024c4:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  4024c8:	mov	w11, #0x1                   	// #1
  4024cc:	mov	x9, x21
  4024d0:	add	x10, x10, #0x329
  4024d4:	tst	w11, #0xff
  4024d8:	b.eq	40289c <printf@plt+0x139c>  // b.none
  4024dc:	ldrb	w11, [x9], #1
  4024e0:	ldrb	w12, [x25, x11]
  4024e4:	ldrb	w13, [x10], #1
  4024e8:	ldrb	w13, [x25, x13]
  4024ec:	cmp	w12, w13
  4024f0:	b.eq	4024d4 <printf@plt+0xfd4>  // b.none
  4024f4:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4024f8:	ldrb	w9, [x9, #868]
  4024fc:	cmp	w8, w9
  402500:	b.ne	402534 <printf@plt+0x1034>  // b.any
  402504:	adrp	x11, 412000 <_ZdlPvm@@Base+0xe18>
  402508:	mov	w12, #0x1                   	// #1
  40250c:	mov	x10, x21
  402510:	add	x11, x11, #0x391
  402514:	tst	w12, #0xff
  402518:	b.eq	402914 <printf@plt+0x1414>  // b.none
  40251c:	ldrb	w12, [x10], #1
  402520:	ldrb	w13, [x25, x12]
  402524:	ldrb	w14, [x11], #1
  402528:	ldrb	w14, [x25, x14]
  40252c:	cmp	w13, w14
  402530:	b.eq	402514 <printf@plt+0x1014>  // b.none
  402534:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  402538:	ldrb	w10, [x10, #867]
  40253c:	cmp	w8, w10
  402540:	b.ne	4025a4 <printf@plt+0x10a4>  // b.any
  402544:	adrp	x11, 412000 <_ZdlPvm@@Base+0xe18>
  402548:	mov	w12, #0x1                   	// #1
  40254c:	mov	x10, x21
  402550:	add	x11, x11, #0x3f9
  402554:	tst	w12, #0xff
  402558:	b.eq	4028e8 <printf@plt+0x13e8>  // b.none
  40255c:	ldrb	w12, [x10], #1
  402560:	ldrb	w13, [x25, x12]
  402564:	ldrb	w14, [x11], #1
  402568:	ldrb	w14, [x25, x14]
  40256c:	cmp	w13, w14
  402570:	b.eq	402554 <printf@plt+0x1054>  // b.none
  402574:	adrp	x11, 412000 <_ZdlPvm@@Base+0xe18>
  402578:	mov	w12, #0x1                   	// #1
  40257c:	mov	x10, x21
  402580:	add	x11, x11, #0x400
  402584:	tst	w12, #0xff
  402588:	b.eq	4028e8 <printf@plt+0x13e8>  // b.none
  40258c:	ldrb	w12, [x10], #1
  402590:	ldrb	w13, [x25, x12]
  402594:	ldrb	w14, [x11], #1
  402598:	ldrb	w14, [x25, x14]
  40259c:	cmp	w13, w14
  4025a0:	b.eq	402584 <printf@plt+0x1084>  // b.none
  4025a4:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4025a8:	ldrb	w10, [x10, #869]
  4025ac:	cmp	w8, w10
  4025b0:	b.ne	4025e4 <printf@plt+0x10e4>  // b.any
  4025b4:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  4025b8:	mov	w13, #0x1                   	// #1
  4025bc:	mov	x11, x21
  4025c0:	add	x12, x12, #0x431
  4025c4:	tst	w13, #0xff
  4025c8:	b.eq	4029b0 <printf@plt+0x14b0>  // b.none
  4025cc:	ldrb	w13, [x11], #1
  4025d0:	ldrb	w14, [x25, x13]
  4025d4:	ldrb	w15, [x12], #1
  4025d8:	ldrb	w15, [x25, x15]
  4025dc:	cmp	w14, w15
  4025e0:	b.eq	4025c4 <printf@plt+0x10c4>  // b.none
  4025e4:	adrp	x11, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4025e8:	ldrb	w11, [x11, #866]
  4025ec:	cmp	w8, w11
  4025f0:	b.ne	402624 <printf@plt+0x1124>  // b.any
  4025f4:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  4025f8:	mov	w13, #0x1                   	// #1
  4025fc:	mov	x11, x21
  402600:	add	x12, x12, #0x48f
  402604:	tst	w13, #0xff
  402608:	b.eq	402968 <printf@plt+0x1468>  // b.none
  40260c:	ldrb	w13, [x11], #1
  402610:	ldrb	w14, [x25, x13]
  402614:	ldrb	w15, [x12], #1
  402618:	ldrb	w15, [x25, x15]
  40261c:	cmp	w14, w15
  402620:	b.eq	402604 <printf@plt+0x1104>  // b.none
  402624:	adrp	x11, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  402628:	ldrb	w11, [x11, #870]
  40262c:	cmp	w8, w11
  402630:	b.ne	402664 <printf@plt+0x1164>  // b.any
  402634:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  402638:	mov	w13, #0x1                   	// #1
  40263c:	mov	x11, x21
  402640:	add	x12, x12, #0x499
  402644:	tst	w13, #0xff
  402648:	b.eq	402968 <printf@plt+0x1468>  // b.none
  40264c:	ldrb	w13, [x11], #1
  402650:	ldrb	w14, [x25, x13]
  402654:	ldrb	w15, [x12], #1
  402658:	ldrb	w15, [x25, x15]
  40265c:	cmp	w14, w15
  402660:	b.eq	402644 <printf@plt+0x1144>  // b.none
  402664:	cmp	w8, w9
  402668:	b.ne	4026cc <printf@plt+0x11cc>  // b.any
  40266c:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  402670:	mov	w13, #0x1                   	// #1
  402674:	mov	x11, x21
  402678:	add	x12, x12, #0x489
  40267c:	tst	w13, #0xff
  402680:	b.eq	402a20 <printf@plt+0x1520>  // b.none
  402684:	ldrb	w13, [x11], #1
  402688:	ldrb	w14, [x25, x13]
  40268c:	ldrb	w15, [x12], #1
  402690:	ldrb	w15, [x25, x15]
  402694:	cmp	w14, w15
  402698:	b.eq	40267c <printf@plt+0x117c>  // b.none
  40269c:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  4026a0:	mov	w13, #0x1                   	// #1
  4026a4:	mov	x11, x21
  4026a8:	add	x12, x12, #0x493
  4026ac:	tst	w13, #0xff
  4026b0:	b.eq	402a20 <printf@plt+0x1520>  // b.none
  4026b4:	ldrb	w13, [x11], #1
  4026b8:	ldrb	w14, [x25, x13]
  4026bc:	ldrb	w15, [x12], #1
  4026c0:	ldrb	w15, [x25, x15]
  4026c4:	cmp	w14, w15
  4026c8:	b.eq	4026ac <printf@plt+0x11ac>  // b.none
  4026cc:	adrp	x11, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4026d0:	ldrb	w11, [x11, #865]
  4026d4:	cmp	w8, w11
  4026d8:	b.ne	40270c <printf@plt+0x120c>  // b.any
  4026dc:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  4026e0:	mov	w13, #0x1                   	// #1
  4026e4:	mov	x11, x21
  4026e8:	add	x12, x12, #0x4cc
  4026ec:	tst	w13, #0xff
  4026f0:	b.eq	402a54 <printf@plt+0x1554>  // b.none
  4026f4:	ldrb	w13, [x11], #1
  4026f8:	ldrb	w14, [x25, x13]
  4026fc:	ldrb	w15, [x12], #1
  402700:	ldrb	w15, [x25, x15]
  402704:	cmp	w14, w15
  402708:	b.eq	4026ec <printf@plt+0x11ec>  // b.none
  40270c:	adrp	x11, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  402710:	ldrb	w11, [x11, #878]
  402714:	cmp	w8, w11
  402718:	b.ne	4027ac <printf@plt+0x12ac>  // b.any
  40271c:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  402720:	mov	w13, #0x1                   	// #1
  402724:	mov	x11, x21
  402728:	add	x12, x12, #0x4fd
  40272c:	tst	w13, #0xff
  402730:	b.eq	402a90 <printf@plt+0x1590>  // b.none
  402734:	ldrb	w13, [x11], #1
  402738:	ldrb	w14, [x25, x13]
  40273c:	ldrb	w15, [x12], #1
  402740:	ldrb	w15, [x25, x15]
  402744:	cmp	w14, w15
  402748:	b.eq	40272c <printf@plt+0x122c>  // b.none
  40274c:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  402750:	mov	w13, #0x1                   	// #1
  402754:	mov	x11, x21
  402758:	add	x12, x12, #0x52e
  40275c:	tst	w13, #0xff
  402760:	b.eq	402aec <printf@plt+0x15ec>  // b.none
  402764:	ldrb	w13, [x11], #1
  402768:	ldrb	w14, [x25, x13]
  40276c:	ldrb	w15, [x12], #1
  402770:	ldrb	w15, [x25, x15]
  402774:	cmp	w14, w15
  402778:	b.eq	40275c <printf@plt+0x125c>  // b.none
  40277c:	adrp	x12, 412000 <_ZdlPvm@@Base+0xe18>
  402780:	mov	w13, #0x1                   	// #1
  402784:	mov	x11, x21
  402788:	add	x12, x12, #0x563
  40278c:	tst	w13, #0xff
  402790:	b.eq	402b28 <printf@plt+0x1628>  // b.none
  402794:	ldrb	w13, [x11], #1
  402798:	ldrb	w14, [x25, x13]
  40279c:	ldrb	w15, [x12], #1
  4027a0:	ldrb	w15, [x25, x15]
  4027a4:	cmp	w14, w15
  4027a8:	b.eq	40278c <printf@plt+0x128c>  // b.none
  4027ac:	cmp	w8, w9
  4027b0:	b.ne	4027e4 <printf@plt+0x12e4>  // b.any
  4027b4:	adrp	x11, 412000 <_ZdlPvm@@Base+0xe18>
  4027b8:	mov	w12, #0x1                   	// #1
  4027bc:	mov	x9, x21
  4027c0:	add	x11, x11, #0x594
  4027c4:	tst	w12, #0xff
  4027c8:	b.eq	402abc <printf@plt+0x15bc>  // b.none
  4027cc:	ldrb	w12, [x9], #1
  4027d0:	ldrb	w13, [x25, x12]
  4027d4:	ldrb	w14, [x11], #1
  4027d8:	ldrb	w14, [x25, x14]
  4027dc:	cmp	w13, w14
  4027e0:	b.eq	4027c4 <printf@plt+0x12c4>  // b.none
  4027e4:	cmp	w8, w10
  4027e8:	b.ne	402818 <printf@plt+0x1318>  // b.any
  4027ec:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  4027f0:	mov	w9, #0x1                   	// #1
  4027f4:	add	x8, x8, #0x615
  4027f8:	tst	w9, #0xff
  4027fc:	b.eq	402b18 <printf@plt+0x1618>  // b.none
  402800:	ldrb	w9, [x21], #1
  402804:	ldrb	w10, [x25, x9]
  402808:	ldrb	w11, [x8], #1
  40280c:	ldrb	w11, [x25, x11]
  402810:	cmp	w10, w11
  402814:	b.eq	4027f8 <printf@plt+0x12f8>  // b.none
  402818:	mov	x0, sp
  40281c:	mov	x1, x23
  402820:	bl	40fb84 <printf@plt+0xe684>
  402824:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402828:	mov	x1, sp
  40282c:	add	x0, x0, #0x621
  402830:	mov	x2, x22
  402834:	mov	x3, x22
  402838:	bl	40fdd4 <printf@plt+0xe8d4>
  40283c:	b	4023a0 <printf@plt+0xea0>
  402840:	strb	wzr, [x28], #1
  402844:	ldrb	w8, [x23]
  402848:	cbnz	x8, 402474 <printf@plt+0xf74>
  40284c:	cbz	x24, 4023a0 <printf@plt+0xea0>
  402850:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402854:	add	x0, x0, #0x2aa
  402858:	mov	x1, x22
  40285c:	mov	x2, x22
  402860:	mov	x3, x22
  402864:	bl	40fdd4 <printf@plt+0xe8d4>
  402868:	b	4023a0 <printf@plt+0xea0>
  40286c:	cbz	x24, 40294c <printf@plt+0x144c>
  402870:	ldrb	w8, [x24]
  402874:	cbz	w8, 402880 <printf@plt+0x1380>
  402878:	ldrb	w9, [x24, #1]
  40287c:	cbz	w9, 402a4c <printf@plt+0x154c>
  402880:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402884:	add	x0, x0, #0x2f4
  402888:	mov	x1, x22
  40288c:	mov	x2, x22
  402890:	mov	x3, x22
  402894:	bl	40fdd4 <printf@plt+0xe8d4>
  402898:	b	4023a0 <printf@plt+0xea0>
  40289c:	cbz	x24, 402994 <printf@plt+0x1494>
  4028a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4028a4:	mov	x0, x24
  4028a8:	add	x1, x1, #0x8b2
  4028ac:	mov	x2, x20
  4028b0:	bl	4013b0 <__isoc99_sscanf@plt>
  4028b4:	cmp	w0, #0x1
  4028b8:	b.ne	4029dc <printf@plt+0x14dc>  // b.any
  4028bc:	ldr	w8, [x20]
  4028c0:	cmp	w8, #0x0
  4028c4:	b.gt	4023a0 <printf@plt+0xea0>
  4028c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4028cc:	add	x0, x0, #0x376
  4028d0:	mov	x1, x22
  4028d4:	mov	x2, x22
  4028d8:	mov	x3, x22
  4028dc:	bl	40fdd4 <printf@plt+0xe8d4>
  4028e0:	str	wzr, [x20]
  4028e4:	b	4023a0 <printf@plt+0xea0>
  4028e8:	cbz	x24, 402904 <printf@plt+0x1404>
  4028ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4028f0:	add	x0, x0, #0x406
  4028f4:	mov	x1, x22
  4028f8:	mov	x2, x22
  4028fc:	mov	x3, x22
  402900:	bl	40fdd4 <printf@plt+0xe8d4>
  402904:	ldr	w8, [x19]
  402908:	orr	w8, w8, #0x1
  40290c:	str	w8, [x19]
  402910:	b	4023a0 <printf@plt+0xea0>
  402914:	cbz	x24, 402a04 <printf@plt+0x1504>
  402918:	ldrb	w8, [x24]
  40291c:	cbz	w8, 402930 <printf@plt+0x1430>
  402920:	ldrb	w9, [x24, #1]
  402924:	cbz	w9, 402930 <printf@plt+0x1430>
  402928:	ldrb	w9, [x24, #2]
  40292c:	cbz	w9, 402a80 <printf@plt+0x1580>
  402930:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402934:	add	x0, x0, #0x3c6
  402938:	mov	x1, x22
  40293c:	mov	x2, x22
  402940:	mov	x3, x22
  402944:	bl	40fdd4 <printf@plt+0xe8d4>
  402948:	b	4023a0 <printf@plt+0xea0>
  40294c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402950:	add	x0, x0, #0x2c6
  402954:	mov	x1, x22
  402958:	mov	x2, x22
  40295c:	mov	x3, x22
  402960:	bl	40fdd4 <printf@plt+0xe8d4>
  402964:	b	4023a0 <printf@plt+0xea0>
  402968:	cbz	x24, 402984 <printf@plt+0x1484>
  40296c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402970:	add	x0, x0, #0x461
  402974:	mov	x1, x22
  402978:	mov	x2, x22
  40297c:	mov	x3, x22
  402980:	bl	40fdd4 <printf@plt+0xe8d4>
  402984:	ldr	w8, [x19]
  402988:	orr	w8, w8, #0x4
  40298c:	str	w8, [x19]
  402990:	b	4023a0 <printf@plt+0xea0>
  402994:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402998:	add	x0, x0, #0x331
  40299c:	mov	x1, x22
  4029a0:	mov	x2, x22
  4029a4:	mov	x3, x22
  4029a8:	bl	40fdd4 <printf@plt+0xe8d4>
  4029ac:	b	4023a0 <printf@plt+0xea0>
  4029b0:	cbz	x24, 4029cc <printf@plt+0x14cc>
  4029b4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4029b8:	add	x0, x0, #0x437
  4029bc:	mov	x1, x22
  4029c0:	mov	x2, x22
  4029c4:	mov	x3, x22
  4029c8:	bl	40fdd4 <printf@plt+0xe8d4>
  4029cc:	ldr	w8, [x19]
  4029d0:	orr	w8, w8, #0x2
  4029d4:	str	w8, [x19]
  4029d8:	b	4023a0 <printf@plt+0xea0>
  4029dc:	mov	x0, sp
  4029e0:	mov	x1, x24
  4029e4:	bl	40fb84 <printf@plt+0xe684>
  4029e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4029ec:	mov	x1, sp
  4029f0:	add	x0, x0, #0x364
  4029f4:	mov	x2, x22
  4029f8:	mov	x3, x22
  4029fc:	bl	40fdd4 <printf@plt+0xe8d4>
  402a00:	b	4023a0 <printf@plt+0xea0>
  402a04:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402a08:	add	x0, x0, #0x396
  402a0c:	mov	x1, x22
  402a10:	mov	x2, x22
  402a14:	mov	x3, x22
  402a18:	bl	40fdd4 <printf@plt+0xe8d4>
  402a1c:	b	4023a0 <printf@plt+0xea0>
  402a20:	cbz	x24, 402a3c <printf@plt+0x153c>
  402a24:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402a28:	add	x0, x0, #0x49e
  402a2c:	mov	x1, x22
  402a30:	mov	x2, x22
  402a34:	mov	x3, x22
  402a38:	bl	40fdd4 <printf@plt+0xe8d4>
  402a3c:	ldr	w8, [x19]
  402a40:	orr	w8, w8, #0x10
  402a44:	str	w8, [x19]
  402a48:	b	4023a0 <printf@plt+0xea0>
  402a4c:	strb	w8, [x19, #10]
  402a50:	b	4023a0 <printf@plt+0xea0>
  402a54:	cbz	x24, 402a70 <printf@plt+0x1570>
  402a58:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402a5c:	add	x0, x0, #0x4d2
  402a60:	mov	x1, x22
  402a64:	mov	x2, x22
  402a68:	mov	x3, x22
  402a6c:	bl	40fdd4 <printf@plt+0xe8d4>
  402a70:	ldr	w8, [x19]
  402a74:	orr	w8, w8, #0x8
  402a78:	str	w8, [x19]
  402a7c:	b	4023a0 <printf@plt+0xea0>
  402a80:	strb	w8, [x19, #8]
  402a84:	ldrb	w8, [x24, #1]
  402a88:	strb	w8, [x19, #9]
  402a8c:	b	4023a0 <printf@plt+0xea0>
  402a90:	cbz	x24, 402aac <printf@plt+0x15ac>
  402a94:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402a98:	add	x0, x0, #0x503
  402a9c:	mov	x1, x22
  402aa0:	mov	x2, x22
  402aa4:	mov	x3, x22
  402aa8:	bl	40fdd4 <printf@plt+0xe8d4>
  402aac:	ldr	w8, [x19]
  402ab0:	orr	w8, w8, #0x20
  402ab4:	str	w8, [x19]
  402ab8:	b	4023a0 <printf@plt+0xea0>
  402abc:	cbz	x24, 402b54 <printf@plt+0x1654>
  402ac0:	ldrb	w8, [x24]
  402ac4:	cbz	w8, 402ad0 <printf@plt+0x15d0>
  402ac8:	ldrb	w9, [x24, #1]
  402acc:	cbz	w9, 402b70 <printf@plt+0x1670>
  402ad0:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402ad4:	add	x0, x0, #0x5d7
  402ad8:	mov	x1, x22
  402adc:	mov	x2, x22
  402ae0:	mov	x3, x22
  402ae4:	bl	40fdd4 <printf@plt+0xe8d4>
  402ae8:	b	4023a0 <printf@plt+0xea0>
  402aec:	cbz	x24, 402b08 <printf@plt+0x1608>
  402af0:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402af4:	add	x0, x0, #0x536
  402af8:	mov	x1, x22
  402afc:	mov	x2, x22
  402b00:	mov	x3, x22
  402b04:	bl	40fdd4 <printf@plt+0xe8d4>
  402b08:	ldr	w8, [x19]
  402b0c:	orr	w8, w8, #0x40
  402b10:	str	w8, [x19]
  402b14:	b	4023a0 <printf@plt+0xea0>
  402b18:	ldr	w8, [x19]
  402b1c:	orr	w8, w8, #0x80000000
  402b20:	str	w8, [x19]
  402b24:	b	4023a0 <printf@plt+0xea0>
  402b28:	cbz	x24, 402b44 <printf@plt+0x1644>
  402b2c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402b30:	add	x0, x0, #0x569
  402b34:	mov	x1, x22
  402b38:	mov	x2, x22
  402b3c:	mov	x3, x22
  402b40:	bl	40fdd4 <printf@plt+0xe8d4>
  402b44:	ldr	w8, [x19]
  402b48:	orr	w8, w8, #0x80
  402b4c:	str	w8, [x19]
  402b50:	b	4023a0 <printf@plt+0xea0>
  402b54:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  402b58:	add	x0, x0, #0x5a0
  402b5c:	mov	x1, x22
  402b60:	mov	x2, x22
  402b64:	mov	x3, x22
  402b68:	bl	40fdd4 <printf@plt+0xe8d4>
  402b6c:	b	4023a0 <printf@plt+0xea0>
  402b70:	strb	w8, [x19, #11]
  402b74:	b	4023a0 <printf@plt+0xea0>
  402b78:	add	x0, sp, #0x10
  402b7c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  402b80:	mov	x0, x19
  402b84:	ldp	x20, x19, [sp, #112]
  402b88:	ldp	x22, x21, [sp, #96]
  402b8c:	ldp	x24, x23, [sp, #80]
  402b90:	ldp	x26, x25, [sp, #64]
  402b94:	ldp	x28, x27, [sp, #48]
  402b98:	ldp	x29, x30, [sp, #32]
  402b9c:	add	sp, sp, #0x80
  402ba0:	ret
  402ba4:	b	402bc0 <printf@plt+0x16c0>
  402ba8:	b	402bc0 <printf@plt+0x16c0>
  402bac:	b	402bc0 <printf@plt+0x16c0>
  402bb0:	b	402bc0 <printf@plt+0x16c0>
  402bb4:	b	402bc0 <printf@plt+0x16c0>
  402bb8:	b	402bc0 <printf@plt+0x16c0>
  402bbc:	b	402bc0 <printf@plt+0x16c0>
  402bc0:	mov	x19, x0
  402bc4:	add	x0, sp, #0x10
  402bc8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  402bcc:	mov	x0, x19
  402bd0:	bl	4014a0 <_Unwind_Resume@plt>
  402bd4:	stp	x29, x30, [sp, #-32]!
  402bd8:	stp	x20, x19, [sp, #16]
  402bdc:	mov	x29, sp
  402be0:	add	x20, x0, #0x8
  402be4:	mov	x19, x0
  402be8:	mov	x0, x20
  402bec:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402bf0:	add	x0, x19, #0x18
  402bf4:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402bf8:	str	wzr, [x19, #40]
  402bfc:	strh	wzr, [x19, #44]
  402c00:	str	xzr, [x19]
  402c04:	ldp	x20, x19, [sp, #16]
  402c08:	ldp	x29, x30, [sp], #32
  402c0c:	ret
  402c10:	mov	x19, x0
  402c14:	mov	x0, x20
  402c18:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  402c1c:	mov	x0, x19
  402c20:	bl	4014a0 <_Unwind_Resume@plt>
  402c24:	stp	x29, x30, [sp, #-32]!
  402c28:	stp	x20, x19, [sp, #16]
  402c2c:	mov	x29, sp
  402c30:	add	x20, x0, #0x8
  402c34:	mov	x19, x0
  402c38:	mov	x0, x20
  402c3c:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402c40:	add	x0, x19, #0x18
  402c44:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402c48:	str	wzr, [x19, #40]
  402c4c:	strh	wzr, [x19, #44]
  402c50:	str	xzr, [x19]
  402c54:	str	wzr, [x19, #48]
  402c58:	ldp	x20, x19, [sp, #16]
  402c5c:	ldp	x29, x30, [sp], #32
  402c60:	ret
  402c64:	mov	x19, x0
  402c68:	mov	x0, x20
  402c6c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  402c70:	mov	x0, x19
  402c74:	bl	4014a0 <_Unwind_Resume@plt>
  402c78:	stp	x29, x30, [sp, #-48]!
  402c7c:	str	x21, [sp, #16]
  402c80:	stp	x20, x19, [sp, #32]
  402c84:	mov	x29, sp
  402c88:	add	x21, x0, #0x8
  402c8c:	mov	x20, x0
  402c90:	mov	x0, x21
  402c94:	mov	w19, w1
  402c98:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402c9c:	add	x0, x20, #0x18
  402ca0:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402ca4:	str	wzr, [x20, #40]
  402ca8:	strh	wzr, [x20, #44]
  402cac:	str	xzr, [x20]
  402cb0:	str	w19, [x20, #48]
  402cb4:	ldp	x20, x19, [sp, #32]
  402cb8:	ldr	x21, [sp, #16]
  402cbc:	ldp	x29, x30, [sp], #48
  402cc0:	ret
  402cc4:	mov	x19, x0
  402cc8:	mov	x0, x21
  402ccc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  402cd0:	mov	x0, x19
  402cd4:	bl	4014a0 <_Unwind_Resume@plt>
  402cd8:	stp	x29, x30, [sp, #-48]!
  402cdc:	str	x21, [sp, #16]
  402ce0:	stp	x20, x19, [sp, #32]
  402ce4:	mov	x29, sp
  402ce8:	ldr	w8, [x0, #48]
  402cec:	mov	x19, x0
  402cf0:	cmp	w8, #0x8
  402cf4:	b.hi	402d20 <printf@plt+0x1820>  // b.pmore
  402cf8:	adrp	x9, 411000 <printf@plt+0xfb00>
  402cfc:	add	x9, x9, #0xfe0
  402d00:	adr	x10, 402d10 <printf@plt+0x1810>
  402d04:	ldrb	w11, [x9, x8]
  402d08:	add	x10, x10, x11, lsl #2
  402d0c:	br	x10
  402d10:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d14:	ldr	x1, [x8, #440]
  402d18:	mov	w0, #0x6c                  	// #108
  402d1c:	b	402db0 <printf@plt+0x18b0>
  402d20:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  402d24:	add	x1, x1, #0x220
  402d28:	mov	w0, #0x241                 	// #577
  402d2c:	bl	40f604 <printf@plt+0xe104>
  402d30:	b	402db4 <printf@plt+0x18b4>
  402d34:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d38:	ldr	x1, [x8, #440]
  402d3c:	mov	w0, #0x63                  	// #99
  402d40:	b	402db0 <printf@plt+0x18b0>
  402d44:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d48:	ldr	x1, [x8, #440]
  402d4c:	mov	w0, #0x72                  	// #114
  402d50:	b	402db0 <printf@plt+0x18b0>
  402d54:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d58:	ldr	x1, [x8, #440]
  402d5c:	mov	w0, #0x6e                  	// #110
  402d60:	b	402db0 <printf@plt+0x18b0>
  402d64:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d68:	ldr	x1, [x8, #440]
  402d6c:	mov	w0, #0x61                  	// #97
  402d70:	b	402db0 <printf@plt+0x18b0>
  402d74:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d78:	ldr	x1, [x8, #440]
  402d7c:	mov	w0, #0x73                  	// #115
  402d80:	b	402db0 <printf@plt+0x18b0>
  402d84:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d88:	ldr	x1, [x8, #440]
  402d8c:	mov	w0, #0x5e                  	// #94
  402d90:	b	402db0 <printf@plt+0x18b0>
  402d94:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402d98:	ldr	x1, [x8, #440]
  402d9c:	mov	w0, #0x5f                  	// #95
  402da0:	b	402db0 <printf@plt+0x18b0>
  402da4:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402da8:	ldr	x1, [x8, #440]
  402dac:	mov	w0, #0x3d                  	// #61
  402db0:	bl	4012b0 <putc@plt>
  402db4:	ldrh	w8, [x19, #2]
  402db8:	cbnz	w8, 402ea4 <printf@plt+0x19a4>
  402dbc:	ldrh	w8, [x19, #6]
  402dc0:	cbnz	w8, 402ef4 <printf@plt+0x19f4>
  402dc4:	ldr	w8, [x19, #16]
  402dc8:	cbz	w8, 402df8 <printf@plt+0x18f8>
  402dcc:	adrp	x21, 428000 <_Znam@GLIBCXX_3.4>
  402dd0:	ldr	x1, [x21, #440]
  402dd4:	mov	w0, #0x66                  	// #102
  402dd8:	add	x20, x19, #0x8
  402ddc:	bl	4012b0 <putc@plt>
  402de0:	ldr	x1, [x21, #440]
  402de4:	mov	x0, x20
  402de8:	bl	411dc4 <_ZdlPvm@@Base+0xbdc>
  402dec:	ldr	x1, [x21, #440]
  402df0:	mov	w0, #0x20                  	// #32
  402df4:	bl	4012b0 <putc@plt>
  402df8:	ldr	w8, [x19, #32]
  402dfc:	cbz	w8, 402e2c <printf@plt+0x192c>
  402e00:	adrp	x21, 428000 <_Znam@GLIBCXX_3.4>
  402e04:	ldr	x1, [x21, #440]
  402e08:	mov	w0, #0x6d                  	// #109
  402e0c:	add	x20, x19, #0x18
  402e10:	bl	4012b0 <putc@plt>
  402e14:	ldr	x1, [x21, #440]
  402e18:	mov	x0, x20
  402e1c:	bl	411dc4 <_ZdlPvm@@Base+0xbdc>
  402e20:	ldr	x1, [x21, #440]
  402e24:	mov	w0, #0x20                  	// #32
  402e28:	bl	4012b0 <putc@plt>
  402e2c:	ldr	w8, [x19, #40]
  402e30:	cmp	w8, #0x1
  402e34:	b.eq	402e48 <printf@plt+0x1948>  // b.none
  402e38:	cmp	w8, #0x2
  402e3c:	b.ne	402e58 <printf@plt+0x1958>  // b.any
  402e40:	mov	w0, #0x64                  	// #100
  402e44:	b	402e4c <printf@plt+0x194c>
  402e48:	mov	w0, #0x74                  	// #116
  402e4c:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402e50:	ldr	x1, [x8, #440]
  402e54:	bl	4012b0 <putc@plt>
  402e58:	ldrb	w8, [x19, #44]
  402e5c:	cbz	w8, 402e70 <printf@plt+0x1970>
  402e60:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402e64:	ldr	x1, [x8, #440]
  402e68:	mov	w0, #0x7a                  	// #122
  402e6c:	bl	4012b0 <putc@plt>
  402e70:	ldrb	w8, [x19, #45]
  402e74:	cbz	w8, 402e94 <printf@plt+0x1994>
  402e78:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  402e7c:	ldr	x1, [x8, #440]
  402e80:	ldp	x20, x19, [sp, #32]
  402e84:	ldr	x21, [sp, #16]
  402e88:	mov	w0, #0x75                  	// #117
  402e8c:	ldp	x29, x30, [sp], #48
  402e90:	b	4012b0 <putc@plt>
  402e94:	ldp	x20, x19, [sp, #32]
  402e98:	ldr	x21, [sp, #16]
  402e9c:	ldp	x29, x30, [sp], #48
  402ea0:	ret
  402ea4:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  402ea8:	ldr	x1, [x20, #440]
  402eac:	mov	w0, #0x70                  	// #112
  402eb0:	bl	4012b0 <putc@plt>
  402eb4:	ldrsh	w8, [x19]
  402eb8:	cmp	w8, #0x0
  402ebc:	b.le	402ec8 <printf@plt+0x19c8>
  402ec0:	mov	w0, #0x2b                  	// #43
  402ec4:	b	402ed0 <printf@plt+0x19d0>
  402ec8:	tbz	w8, #31, 402ed8 <printf@plt+0x19d8>
  402ecc:	mov	w0, #0x2d                  	// #45
  402ed0:	ldr	x1, [x20, #440]
  402ed4:	bl	4012b0 <putc@plt>
  402ed8:	ldr	x0, [x20, #440]
  402edc:	ldrsh	w2, [x19, #2]
  402ee0:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  402ee4:	add	x1, x1, #0x641
  402ee8:	bl	4012a0 <fprintf@plt>
  402eec:	ldrh	w8, [x19, #6]
  402ef0:	cbz	w8, 402dc4 <printf@plt+0x18c4>
  402ef4:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  402ef8:	ldr	x1, [x20, #440]
  402efc:	mov	w0, #0x76                  	// #118
  402f00:	bl	4012b0 <putc@plt>
  402f04:	ldrsh	w8, [x19, #4]
  402f08:	cmp	w8, #0x0
  402f0c:	b.le	402f18 <printf@plt+0x1a18>
  402f10:	mov	w0, #0x2b                  	// #43
  402f14:	b	402f20 <printf@plt+0x1a20>
  402f18:	tbz	w8, #31, 402f28 <printf@plt+0x1a28>
  402f1c:	mov	w0, #0x2d                  	// #45
  402f20:	ldr	x1, [x20, #440]
  402f24:	bl	4012b0 <putc@plt>
  402f28:	ldr	x0, [x20, #440]
  402f2c:	ldrsh	w2, [x19, #6]
  402f30:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  402f34:	add	x1, x1, #0x641
  402f38:	bl	4012a0 <fprintf@plt>
  402f3c:	ldr	w8, [x19, #16]
  402f40:	cbnz	w8, 402dcc <printf@plt+0x18cc>
  402f44:	b	402df8 <printf@plt+0x18f8>
  402f48:	stp	x29, x30, [sp, #-80]!
  402f4c:	stp	x26, x25, [sp, #16]
  402f50:	stp	x24, x23, [sp, #32]
  402f54:	stp	x22, x21, [sp, #48]
  402f58:	stp	x20, x19, [sp, #64]
  402f5c:	mov	x29, sp
  402f60:	mov	w21, w2
  402f64:	mov	x19, x0
  402f68:	subs	w20, w2, #0x1
  402f6c:	stp	w1, w2, [x0]
  402f70:	b.le	402f90 <printf@plt+0x1a90>
  402f74:	sbfiz	x0, x20, #2, #32
  402f78:	bl	401230 <_Znam@plt>
  402f7c:	lsl	x2, x20, #2
  402f80:	mov	w1, #0xff                  	// #255
  402f84:	str	x0, [x19, #8]
  402f88:	bl	4012f0 <memset@plt>
  402f8c:	b	402f94 <printf@plt+0x1a94>
  402f90:	str	xzr, [x19, #8]
  402f94:	sxtw	x23, w21
  402f98:	mov	w8, #0x8                   	// #8
  402f9c:	cmp	xzr, x23, lsr #60
  402fa0:	bfi	x8, x23, #4, #60
  402fa4:	csinv	x0, x8, xzr, eq  // eq = none
  402fa8:	bl	401230 <_Znam@plt>
  402fac:	mov	x22, x0
  402fb0:	str	x23, [x22], #8
  402fb4:	cbz	w21, 402fe4 <printf@plt+0x1ae4>
  402fb8:	mov	x20, x0
  402fbc:	mov	x21, xzr
  402fc0:	lsl	x23, x23, #4
  402fc4:	add	x8, x20, x21
  402fc8:	add	x0, x8, #0x8
  402fcc:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  402fd0:	add	x21, x21, #0x10
  402fd4:	cmp	x23, x21
  402fd8:	b.ne	402fc4 <printf@plt+0x1ac4>  // b.any
  402fdc:	ldr	w24, [x19, #4]
  402fe0:	b	402fe8 <printf@plt+0x1ae8>
  402fe4:	mov	w24, wzr
  402fe8:	sxtw	x21, w24
  402fec:	mov	x0, x21
  402ff0:	str	x22, [x19, #16]
  402ff4:	bl	401230 <_Znam@plt>
  402ff8:	mov	x20, x0
  402ffc:	str	x0, [x19, #24]
  403000:	mov	x0, x21
  403004:	bl	401230 <_Znam@plt>
  403008:	cmp	w24, #0x1
  40300c:	str	x0, [x19, #32]
  403010:	b.lt	403050 <printf@plt+0x1b50>  // b.tstop
  403014:	strb	wzr, [x20]
  403018:	ldr	x8, [x19, #32]
  40301c:	strb	wzr, [x8]
  403020:	ldr	w24, [x19, #4]
  403024:	cmp	w24, #0x1
  403028:	b.le	403050 <printf@plt+0x1b50>
  40302c:	mov	w8, #0x1                   	// #1
  403030:	ldr	x9, [x19, #24]
  403034:	strb	wzr, [x9, x8]
  403038:	ldr	x9, [x19, #32]
  40303c:	strb	wzr, [x9, x8]
  403040:	ldrsw	x24, [x19, #4]
  403044:	add	x8, x8, #0x1
  403048:	cmp	x8, x24
  40304c:	b.lt	403030 <printf@plt+0x1b30>  // b.tstop
  403050:	ldrsw	x21, [x19]
  403054:	lsl	x8, x21, #3
  403058:	cmp	xzr, x21, lsr #61
  40305c:	csinv	x20, x8, xzr, eq  // eq = none
  403060:	mov	x0, x20
  403064:	bl	401230 <_Znam@plt>
  403068:	cmp	w21, #0x1
  40306c:	str	x0, [x19, #40]
  403070:	b.lt	403124 <printf@plt+0x1c24>  // b.tstop
  403074:	mov	x22, xzr
  403078:	mov	w23, #0x38                  	// #56
  40307c:	sxtw	x26, w24
  403080:	umulh	x9, x26, x23
  403084:	smull	x8, w24, w23
  403088:	cmp	xzr, x9
  40308c:	cset	w9, ne  // ne = any
  403090:	adds	x8, x8, #0x8
  403094:	cset	w10, cs  // cs = hs, nlast
  403098:	orr	w9, w9, w10
  40309c:	cmp	w9, #0x0
  4030a0:	csinv	x0, x8, xzr, eq  // eq = none
  4030a4:	bl	401230 <_Znam@plt>
  4030a8:	mov	x25, x0
  4030ac:	str	x26, [x25], #8
  4030b0:	cbz	w24, 4030f8 <printf@plt+0x1bf8>
  4030b4:	mov	x20, x0
  4030b8:	mov	x21, xzr
  4030bc:	mul	x24, x26, x23
  4030c0:	add	x26, x20, x21
  4030c4:	add	x0, x26, #0x10
  4030c8:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  4030cc:	add	x0, x26, #0x20
  4030d0:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  4030d4:	add	x8, x20, x21
  4030d8:	add	x21, x21, #0x38
  4030dc:	cmp	x24, x21
  4030e0:	str	wzr, [x8, #48]
  4030e4:	strh	wzr, [x8, #52]
  4030e8:	str	xzr, [x8, #8]
  4030ec:	str	wzr, [x8, #56]
  4030f0:	b.ne	4030c0 <printf@plt+0x1bc0>  // b.any
  4030f4:	ldr	w21, [x19]
  4030f8:	ldr	x8, [x19, #40]
  4030fc:	str	x25, [x8, x22, lsl #3]
  403100:	add	x22, x22, #0x1
  403104:	sxtw	x8, w21
  403108:	cmp	x22, x8
  40310c:	b.ge	403118 <printf@plt+0x1c18>  // b.tcont
  403110:	ldr	w24, [x19, #4]
  403114:	b	40307c <printf@plt+0x1b7c>
  403118:	lsl	x9, x8, #3
  40311c:	cmp	xzr, x8, lsr #61
  403120:	csinv	x20, x9, xzr, eq  // eq = none
  403124:	mov	x0, x20
  403128:	bl	401230 <_Znam@plt>
  40312c:	cmp	w21, #0x1
  403130:	str	x0, [x19, #48]
  403134:	b.lt	403190 <printf@plt+0x1c90>  // b.tstop
  403138:	ldr	w22, [x19, #4]
  40313c:	mov	x20, xzr
  403140:	b	403150 <printf@plt+0x1c50>
  403144:	add	x20, x20, #0x1
  403148:	cmp	x20, w21, sxtw
  40314c:	b.ge	403190 <printf@plt+0x1c90>  // b.tcont
  403150:	add	w8, w22, #0x1
  403154:	sxtw	x0, w8
  403158:	bl	401230 <_Znam@plt>
  40315c:	ldr	x8, [x19, #48]
  403160:	str	x0, [x8, x20, lsl #3]
  403164:	tbnz	w22, #31, 403144 <printf@plt+0x1c44>
  403168:	mov	x8, xzr
  40316c:	ldr	x9, [x19, #48]
  403170:	ldr	x9, [x9, x20, lsl #3]
  403174:	strb	wzr, [x9, x8]
  403178:	ldrsw	x22, [x19, #4]
  40317c:	cmp	x8, x22
  403180:	add	x8, x8, #0x1
  403184:	b.lt	40316c <printf@plt+0x1c6c>  // b.tstop
  403188:	ldr	w21, [x19]
  40318c:	b	403144 <printf@plt+0x1c44>
  403190:	ldp	x20, x19, [sp, #64]
  403194:	ldp	x22, x21, [sp, #48]
  403198:	ldp	x24, x23, [sp, #32]
  40319c:	ldp	x26, x25, [sp, #16]
  4031a0:	ldp	x29, x30, [sp], #80
  4031a4:	ret
  4031a8:	mov	x19, x0
  4031ac:	cbz	x21, 403204 <printf@plt+0x1d04>
  4031b0:	sub	x21, x21, #0x8
  4031b4:	add	x0, x20, x21
  4031b8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4031bc:	sub	x21, x21, #0x10
  4031c0:	cmn	x21, #0x8
  4031c4:	b.ne	4031b4 <printf@plt+0x1cb4>  // b.any
  4031c8:	b	403204 <printf@plt+0x1d04>
  4031cc:	add	x8, x20, x21
  4031d0:	mov	x19, x0
  4031d4:	add	x0, x8, #0x10
  4031d8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4031dc:	b	4031e4 <printf@plt+0x1ce4>
  4031e0:	mov	x19, x0
  4031e4:	cbz	x21, 403204 <printf@plt+0x1d04>
  4031e8:	add	x22, x20, x21
  4031ec:	sub	x0, x22, #0x18
  4031f0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4031f4:	sub	x0, x22, #0x28
  4031f8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4031fc:	subs	x21, x21, #0x38
  403200:	b.ne	4031e8 <printf@plt+0x1ce8>  // b.any
  403204:	mov	x0, x20
  403208:	bl	4013e0 <_ZdaPv@plt>
  40320c:	mov	x0, x19
  403210:	bl	4014a0 <_Unwind_Resume@plt>
  403214:	stp	x29, x30, [sp, #-32]!
  403218:	str	x19, [sp, #16]
  40321c:	mov	x19, x0
  403220:	add	x0, x0, #0x18
  403224:	mov	x29, sp
  403228:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40322c:	add	x0, x19, #0x8
  403230:	ldr	x19, [sp, #16]
  403234:	ldp	x29, x30, [sp], #32
  403238:	b	411394 <_ZdlPvm@@Base+0x1ac>
  40323c:	stp	x29, x30, [sp, #-96]!
  403240:	str	x27, [sp, #16]
  403244:	stp	x26, x25, [sp, #32]
  403248:	stp	x24, x23, [sp, #48]
  40324c:	stp	x22, x21, [sp, #64]
  403250:	stp	x20, x19, [sp, #80]
  403254:	mov	x29, sp
  403258:	ldr	w22, [x0]
  40325c:	ldr	x21, [x0, #48]
  403260:	mov	x19, x0
  403264:	mov	w20, w1
  403268:	add	w8, w22, w1
  40326c:	sxtw	x9, w8
  403270:	sbfiz	x8, x8, #3, #32
  403274:	cmp	xzr, x9, lsr #61
  403278:	csinv	x0, x8, xzr, eq  // eq = none
  40327c:	bl	401230 <_Znam@plt>
  403280:	cmp	w22, #0x1
  403284:	str	x0, [x19, #48]
  403288:	b.lt	4032c0 <printf@plt+0x1dc0>  // b.tstop
  40328c:	ldr	x8, [x21]
  403290:	cmp	w22, #0x1
  403294:	str	x8, [x0]
  403298:	b.eq	4032c4 <printf@plt+0x1dc4>  // b.none
  40329c:	mov	w8, #0x1                   	// #1
  4032a0:	lsl	x10, x8, #3
  4032a4:	ldr	x9, [x19, #48]
  4032a8:	ldr	x11, [x21, x10]
  4032ac:	add	x8, x8, #0x1
  4032b0:	cmp	x22, x8
  4032b4:	str	x11, [x9, x10]
  4032b8:	b.ne	4032a0 <printf@plt+0x1da0>  // b.any
  4032bc:	b	4032c4 <printf@plt+0x1dc4>
  4032c0:	cbz	x21, 4032cc <printf@plt+0x1dcc>
  4032c4:	mov	x0, x21
  4032c8:	bl	4013e0 <_ZdaPv@plt>
  4032cc:	cmp	w20, #0x1
  4032d0:	b.lt	403350 <printf@plt+0x1e50>  // b.tstop
  4032d4:	ldr	w22, [x19, #4]
  4032d8:	mov	w21, wzr
  4032dc:	b	4032ec <printf@plt+0x1dec>
  4032e0:	add	w21, w21, #0x1
  4032e4:	cmp	w21, w20
  4032e8:	b.eq	403350 <printf@plt+0x1e50>  // b.none
  4032ec:	add	w8, w22, #0x1
  4032f0:	sxtw	x0, w8
  4032f4:	bl	401230 <_Znam@plt>
  4032f8:	ldr	w8, [x19]
  4032fc:	ldr	x9, [x19, #48]
  403300:	add	w8, w8, w21
  403304:	str	x0, [x9, w8, sxtw #3]
  403308:	tbnz	w22, #31, 4032e0 <printf@plt+0x1de0>
  40330c:	ldr	x9, [x19, #48]
  403310:	ldr	x8, [x9, w8, sxtw #3]
  403314:	strb	wzr, [x8]
  403318:	ldr	w22, [x19, #4]
  40331c:	cmp	w22, #0x1
  403320:	b.lt	4032e0 <printf@plt+0x1de0>  // b.tstop
  403324:	mov	w8, #0x1                   	// #1
  403328:	ldr	w9, [x19]
  40332c:	ldr	x10, [x19, #48]
  403330:	add	w9, w9, w21
  403334:	ldr	x9, [x10, w9, sxtw #3]
  403338:	strb	wzr, [x9, x8]
  40333c:	ldrsw	x22, [x19, #4]
  403340:	cmp	x8, x22
  403344:	add	x8, x8, #0x1
  403348:	b.lt	403328 <printf@plt+0x1e28>  // b.tstop
  40334c:	b	4032e0 <printf@plt+0x1de0>
  403350:	ldr	w22, [x19]
  403354:	ldr	x21, [x19, #40]
  403358:	add	w8, w22, w20
  40335c:	sxtw	x9, w8
  403360:	sbfiz	x8, x8, #3, #32
  403364:	cmp	xzr, x9, lsr #61
  403368:	csinv	x0, x8, xzr, eq  // eq = none
  40336c:	bl	401230 <_Znam@plt>
  403370:	cmp	w22, #0x1
  403374:	str	x0, [x19, #40]
  403378:	b.lt	4033b0 <printf@plt+0x1eb0>  // b.tstop
  40337c:	ldr	x8, [x21]
  403380:	cmp	w22, #0x1
  403384:	str	x8, [x0]
  403388:	b.eq	4033b4 <printf@plt+0x1eb4>  // b.none
  40338c:	mov	w8, #0x1                   	// #1
  403390:	lsl	x10, x8, #3
  403394:	ldr	x9, [x19, #40]
  403398:	ldr	x11, [x21, x10]
  40339c:	add	x8, x8, #0x1
  4033a0:	cmp	x22, x8
  4033a4:	str	x11, [x9, x10]
  4033a8:	b.ne	403390 <printf@plt+0x1e90>  // b.any
  4033ac:	b	4033b4 <printf@plt+0x1eb4>
  4033b0:	cbz	x21, 4033bc <printf@plt+0x1ebc>
  4033b4:	mov	x0, x21
  4033b8:	bl	4013e0 <_ZdaPv@plt>
  4033bc:	cmp	w20, #0x0
  4033c0:	b.le	403468 <printf@plt+0x1f68>
  4033c4:	mov	w23, wzr
  4033c8:	mov	w24, #0x38                  	// #56
  4033cc:	b	4033ec <printf@plt+0x1eec>
  4033d0:	ldr	w8, [x19]
  4033d4:	ldr	x9, [x19, #40]
  4033d8:	add	w10, w8, w23
  4033dc:	add	w23, w23, #0x1
  4033e0:	cmp	w23, w20
  4033e4:	str	x25, [x9, w10, sxtw #3]
  4033e8:	b.eq	40346c <printf@plt+0x1f6c>  // b.none
  4033ec:	ldrsw	x26, [x19, #4]
  4033f0:	umulh	x8, x26, x24
  4033f4:	mul	x9, x26, x24
  4033f8:	cmp	xzr, x8
  4033fc:	cset	w8, ne  // ne = any
  403400:	adds	x9, x9, #0x8
  403404:	cset	w10, cs  // cs = hs, nlast
  403408:	orr	w8, w8, w10
  40340c:	cmp	w8, #0x0
  403410:	csinv	x0, x9, xzr, eq  // eq = none
  403414:	bl	401230 <_Znam@plt>
  403418:	mov	x25, x0
  40341c:	str	x26, [x25], #8
  403420:	cbz	w26, 4033d0 <printf@plt+0x1ed0>
  403424:	mov	x21, x0
  403428:	mov	x22, xzr
  40342c:	mul	x26, x26, x24
  403430:	add	x27, x21, x22
  403434:	add	x0, x27, #0x10
  403438:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  40343c:	add	x0, x27, #0x20
  403440:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  403444:	add	x8, x21, x22
  403448:	add	x22, x22, #0x38
  40344c:	cmp	x26, x22
  403450:	str	wzr, [x8, #48]
  403454:	strh	wzr, [x8, #52]
  403458:	str	xzr, [x8, #8]
  40345c:	str	wzr, [x8, #56]
  403460:	b.ne	403430 <printf@plt+0x1f30>  // b.any
  403464:	b	4033d0 <printf@plt+0x1ed0>
  403468:	ldr	w8, [x19]
  40346c:	add	w8, w8, w20
  403470:	str	w8, [x19]
  403474:	ldp	x20, x19, [sp, #80]
  403478:	ldp	x22, x21, [sp, #64]
  40347c:	ldp	x24, x23, [sp, #48]
  403480:	ldp	x26, x25, [sp, #32]
  403484:	ldr	x27, [sp, #16]
  403488:	ldp	x29, x30, [sp], #96
  40348c:	ret
  403490:	mov	x19, x0
  403494:	b	4034a8 <printf@plt+0x1fa8>
  403498:	add	x8, x21, x22
  40349c:	mov	x19, x0
  4034a0:	add	x0, x8, #0x10
  4034a4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4034a8:	cbz	x22, 4034c8 <printf@plt+0x1fc8>
  4034ac:	add	x20, x21, x22
  4034b0:	sub	x0, x20, #0x18
  4034b4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4034b8:	sub	x0, x20, #0x28
  4034bc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4034c0:	subs	x22, x22, #0x38
  4034c4:	b.ne	4034ac <printf@plt+0x1fac>  // b.any
  4034c8:	mov	x0, x21
  4034cc:	bl	4013e0 <_ZdaPv@plt>
  4034d0:	mov	x0, x19
  4034d4:	bl	4014a0 <_Unwind_Resume@plt>
  4034d8:	stp	x29, x30, [sp, #-80]!
  4034dc:	stp	x24, x23, [sp, #32]
  4034e0:	stp	x22, x21, [sp, #48]
  4034e4:	stp	x20, x19, [sp, #64]
  4034e8:	mov	x19, x0
  4034ec:	ldr	x0, [x0, #8]
  4034f0:	str	x25, [sp, #16]
  4034f4:	mov	x29, sp
  4034f8:	cbz	x0, 403500 <printf@plt+0x2000>
  4034fc:	bl	4013e0 <_ZdaPv@plt>
  403500:	ldr	x8, [x19, #16]
  403504:	cbz	x8, 403534 <printf@plt+0x2034>
  403508:	mov	x20, x8
  40350c:	ldr	x9, [x20, #-8]!
  403510:	cbz	x9, 40352c <printf@plt+0x202c>
  403514:	lsl	x21, x9, #4
  403518:	sub	x22, x8, #0x10
  40351c:	add	x0, x22, x21
  403520:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  403524:	subs	x21, x21, #0x10
  403528:	b.ne	40351c <printf@plt+0x201c>  // b.any
  40352c:	mov	x0, x20
  403530:	bl	4013e0 <_ZdaPv@plt>
  403534:	ldr	x0, [x19, #24]
  403538:	cbz	x0, 403540 <printf@plt+0x2040>
  40353c:	bl	4013e0 <_ZdaPv@plt>
  403540:	ldr	x0, [x19, #32]
  403544:	cbz	x0, 40354c <printf@plt+0x204c>
  403548:	bl	4013e0 <_ZdaPv@plt>
  40354c:	ldr	w8, [x19]
  403550:	ldr	x0, [x19, #48]
  403554:	cmp	w8, #0x1
  403558:	b.lt	4035cc <printf@plt+0x20cc>  // b.tstop
  40355c:	mov	x21, xzr
  403560:	mov	w22, #0x38                  	// #56
  403564:	b	403584 <printf@plt+0x2084>
  403568:	mov	x0, x20
  40356c:	bl	4013e0 <_ZdaPv@plt>
  403570:	ldrsw	x8, [x19]
  403574:	ldr	x0, [x19, #48]
  403578:	add	x21, x21, #0x1
  40357c:	cmp	x21, x8
  403580:	b.ge	4035cc <printf@plt+0x20cc>  // b.tcont
  403584:	ldr	x0, [x0, x21, lsl #3]
  403588:	cbz	x0, 403590 <printf@plt+0x2090>
  40358c:	bl	4013e0 <_ZdaPv@plt>
  403590:	ldr	x8, [x19, #40]
  403594:	ldr	x23, [x8, x21, lsl #3]
  403598:	cbz	x23, 403570 <printf@plt+0x2070>
  40359c:	mov	x20, x23
  4035a0:	ldr	x8, [x20, #-8]!
  4035a4:	cbz	x8, 403568 <printf@plt+0x2068>
  4035a8:	mul	x24, x8, x22
  4035ac:	add	x25, x23, x24
  4035b0:	sub	x0, x25, #0x20
  4035b4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4035b8:	sub	x0, x25, #0x30
  4035bc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4035c0:	subs	x24, x24, #0x38
  4035c4:	b.ne	4035ac <printf@plt+0x20ac>  // b.any
  4035c8:	b	403568 <printf@plt+0x2068>
  4035cc:	cbz	x0, 4035d4 <printf@plt+0x20d4>
  4035d0:	bl	4013e0 <_ZdaPv@plt>
  4035d4:	ldr	x0, [x19, #40]
  4035d8:	cbz	x0, 4035f4 <printf@plt+0x20f4>
  4035dc:	ldp	x20, x19, [sp, #64]
  4035e0:	ldp	x22, x21, [sp, #48]
  4035e4:	ldp	x24, x23, [sp, #32]
  4035e8:	ldr	x25, [sp, #16]
  4035ec:	ldp	x29, x30, [sp], #80
  4035f0:	b	4013e0 <_ZdaPv@plt>
  4035f4:	ldp	x20, x19, [sp, #64]
  4035f8:	ldp	x22, x21, [sp, #48]
  4035fc:	ldp	x24, x23, [sp, #32]
  403600:	ldr	x25, [sp, #16]
  403604:	ldp	x29, x30, [sp], #80
  403608:	ret
  40360c:	stp	x29, x30, [sp, #-64]!
  403610:	str	x23, [sp, #16]
  403614:	stp	x22, x21, [sp, #32]
  403618:	stp	x20, x19, [sp, #48]
  40361c:	mov	x29, sp
  403620:	add	x19, x0, #0x8
  403624:	mov	x20, x0
  403628:	mov	x0, x19
  40362c:	mov	x22, x2
  403630:	mov	w23, w1
  403634:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  403638:	add	x21, x20, #0x18
  40363c:	mov	x0, x21
  403640:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  403644:	add	x0, x20, #0x40
  403648:	str	wzr, [x20, #40]
  40364c:	strh	wzr, [x20, #44]
  403650:	str	xzr, [x20]
  403654:	str	w23, [x20, #48]
  403658:	str	x22, [x20, #56]
  40365c:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  403660:	mov	w8, #0xffffffff            	// #-1
  403664:	stur	xzr, [x20, #92]
  403668:	stur	xzr, [x20, #84]
  40366c:	str	w8, [x20, #80]
  403670:	str	wzr, [x20, #100]
  403674:	ldp	x20, x19, [sp, #48]
  403678:	ldp	x22, x21, [sp, #32]
  40367c:	ldr	x23, [sp, #16]
  403680:	ldp	x29, x30, [sp], #64
  403684:	ret
  403688:	mov	x20, x0
  40368c:	mov	x0, x21
  403690:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  403694:	b	40369c <printf@plt+0x219c>
  403698:	mov	x20, x0
  40369c:	mov	x0, x19
  4036a0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4036a4:	mov	x0, x20
  4036a8:	bl	4014a0 <_Unwind_Resume@plt>
  4036ac:	stp	x29, x30, [sp, #-32]!
  4036b0:	str	x19, [sp, #16]
  4036b4:	mov	x19, x0
  4036b8:	add	x0, x0, #0x40
  4036bc:	mov	x29, sp
  4036c0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4036c4:	add	x0, x19, #0x18
  4036c8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4036cc:	add	x0, x19, #0x8
  4036d0:	ldr	x19, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #32
  4036d8:	b	411394 <_ZdlPvm@@Base+0x1ac>
  4036dc:	stp	x29, x30, [sp, #-32]!
  4036e0:	stp	x20, x19, [sp, #16]
  4036e4:	mov	x29, sp
  4036e8:	cbz	x0, 40371c <printf@plt+0x221c>
  4036ec:	mov	x19, x0
  4036f0:	ldr	x20, [x19, #56]
  4036f4:	add	x0, x19, #0x40
  4036f8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4036fc:	add	x0, x19, #0x18
  403700:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  403704:	add	x0, x19, #0x8
  403708:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40370c:	mov	x0, x19
  403710:	bl	4111dc <_ZdlPv@@Base>
  403714:	mov	x19, x20
  403718:	cbnz	x20, 4036f0 <printf@plt+0x21f0>
  40371c:	ldp	x20, x19, [sp, #16]
  403720:	ldp	x29, x30, [sp], #32
  403724:	ret
  403728:	stp	x29, x30, [sp, #-48]!
  40372c:	str	x21, [sp, #16]
  403730:	stp	x20, x19, [sp, #32]
  403734:	mov	x29, sp
  403738:	ldr	w8, [x0, #88]
  40373c:	mov	x19, x0
  403740:	adrp	x21, 428000 <_Znam@GLIBCXX_3.4>
  403744:	cmp	w8, #0x1
  403748:	b.lt	40376c <printf@plt+0x226c>  // b.tstop
  40374c:	mov	w20, wzr
  403750:	ldr	x1, [x21, #440]
  403754:	mov	w0, #0x7c                  	// #124
  403758:	bl	4012b0 <putc@plt>
  40375c:	ldr	w8, [x19, #88]
  403760:	add	w20, w20, #0x1
  403764:	cmp	w20, w8
  403768:	b.lt	403750 <printf@plt+0x2250>  // b.tstop
  40376c:	mov	x0, x19
  403770:	bl	402cd8 <printf@plt+0x17d8>
  403774:	ldr	w8, [x19, #72]
  403778:	cbz	w8, 4037b0 <printf@plt+0x22b0>
  40377c:	ldr	x1, [x21, #440]
  403780:	mov	w0, #0x77                  	// #119
  403784:	add	x20, x19, #0x40
  403788:	bl	4012b0 <putc@plt>
  40378c:	ldr	x1, [x21, #440]
  403790:	mov	w0, #0x28                  	// #40
  403794:	bl	4012b0 <putc@plt>
  403798:	ldr	x1, [x21, #440]
  40379c:	mov	x0, x20
  4037a0:	bl	411dc4 <_ZdlPvm@@Base+0xbdc>
  4037a4:	ldr	x1, [x21, #440]
  4037a8:	mov	w0, #0x29                  	// #41
  4037ac:	bl	4012b0 <putc@plt>
  4037b0:	ldr	w8, [x19, #96]
  4037b4:	cbz	w8, 4037c4 <printf@plt+0x22c4>
  4037b8:	ldr	x1, [x21, #440]
  4037bc:	mov	w0, #0x65                  	// #101
  4037c0:	bl	4012b0 <putc@plt>
  4037c4:	ldr	w8, [x19, #100]
  4037c8:	cbz	w8, 4037d8 <printf@plt+0x22d8>
  4037cc:	ldr	x1, [x21, #440]
  4037d0:	mov	w0, #0x78                  	// #120
  4037d4:	bl	4012b0 <putc@plt>
  4037d8:	ldr	w2, [x19, #80]
  4037dc:	tbz	w2, #31, 40383c <printf@plt+0x233c>
  4037e0:	ldr	w8, [x19, #84]
  4037e4:	cmp	w8, #0x1
  4037e8:	b.lt	40380c <printf@plt+0x230c>  // b.tstop
  4037ec:	mov	w20, wzr
  4037f0:	ldr	x1, [x21, #440]
  4037f4:	mov	w0, #0x7c                  	// #124
  4037f8:	bl	4012b0 <putc@plt>
  4037fc:	ldr	w8, [x19, #84]
  403800:	add	w20, w20, #0x1
  403804:	cmp	w20, w8
  403808:	b.lt	4037f0 <printf@plt+0x22f0>  // b.tstop
  40380c:	ldr	w8, [x19, #92]
  403810:	cbz	w8, 40382c <printf@plt+0x232c>
  403814:	ldr	x1, [x21, #440]
  403818:	ldp	x20, x19, [sp, #32]
  40381c:	ldr	x21, [sp, #16]
  403820:	mov	w0, #0x2c                  	// #44
  403824:	ldp	x29, x30, [sp], #48
  403828:	b	4012b0 <putc@plt>
  40382c:	ldp	x20, x19, [sp, #32]
  403830:	ldr	x21, [sp, #16]
  403834:	ldp	x29, x30, [sp], #48
  403838:	ret
  40383c:	ldr	x0, [x21, #440]
  403840:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  403844:	add	x1, x1, #0x8b2
  403848:	bl	4012a0 <fprintf@plt>
  40384c:	b	4037e0 <printf@plt+0x22e0>
  403850:	sub	sp, sp, #0xa0
  403854:	stp	d9, d8, [sp, #48]
  403858:	stp	x29, x30, [sp, #64]
  40385c:	stp	x28, x27, [sp, #80]
  403860:	stp	x26, x25, [sp, #96]
  403864:	stp	x24, x23, [sp, #112]
  403868:	stp	x22, x21, [sp, #128]
  40386c:	stp	x20, x19, [sp, #144]
  403870:	add	x29, sp, #0x30
  403874:	stp	x2, x1, [sp, #8]
  403878:	mov	x22, x0
  40387c:	bl	4017e4 <printf@plt+0x2e4>
  403880:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  403884:	adrp	x9, 412000 <_ZdlPvm@@Base+0xe18>
  403888:	ldr	d8, [x8, #536]
  40388c:	ldr	d9, [x9, #528]
  403890:	adrp	x19, 412000 <_ZdlPvm@@Base+0xe18>
  403894:	adrp	x28, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  403898:	adrp	x24, 412000 <_ZdlPvm@@Base+0xe18>
  40389c:	mov	w25, w0
  4038a0:	mov	x23, xzr
  4038a4:	add	x19, x19, #0xe6
  4038a8:	mov	w26, #0xa                   	// #10
  4038ac:	add	x28, x28, #0x804
  4038b0:	add	x24, x24, #0x15a
  4038b4:	ldr	x20, [sp, #16]
  4038b8:	adrp	x21, 411000 <printf@plt+0xfb00>
  4038bc:	mov	w27, wzr
  4038c0:	add	x21, x21, #0xfea
  4038c4:	b	4038e0 <printf@plt+0x23e0>
  4038c8:	ldrb	w8, [x20, #10]
  4038cc:	cmp	w25, w8
  4038d0:	b.ne	404214 <printf@plt+0x2d14>  // b.any
  4038d4:	mov	x0, x22
  4038d8:	bl	4017e4 <printf@plt+0x2e4>
  4038dc:	mov	w25, w0
  4038e0:	add	w8, w25, #0x1
  4038e4:	cmp	w8, #0x7d
  4038e8:	b.hi	4038c8 <printf@plt+0x23c8>  // b.pmore
  4038ec:	adr	x9, 4038c8 <printf@plt+0x23c8>
  4038f0:	ldrh	w10, [x21, x8, lsl #1]
  4038f4:	add	x9, x9, x10, lsl #2
  4038f8:	br	x9
  4038fc:	add	w27, w27, #0x1
  403900:	b	4038d4 <printf@plt+0x23d4>
  403904:	mov	w20, #0x2                   	// #2
  403908:	b	403948 <printf@plt+0x2448>
  40390c:	mov	w20, #0x5                   	// #5
  403910:	b	403948 <printf@plt+0x2448>
  403914:	mov	w20, #0x7                   	// #7
  403918:	b	403948 <printf@plt+0x2448>
  40391c:	mov	w20, #0x1                   	// #1
  403920:	b	403948 <printf@plt+0x2448>
  403924:	mov	w20, #0x3                   	// #3
  403928:	b	403948 <printf@plt+0x2448>
  40392c:	mov	w20, #0x4                   	// #4
  403930:	b	403948 <printf@plt+0x2448>
  403934:	mov	w20, wzr
  403938:	b	403948 <printf@plt+0x2448>
  40393c:	mov	w20, #0x6                   	// #6
  403940:	b	403948 <printf@plt+0x2448>
  403944:	mov	w20, #0x8                   	// #8
  403948:	mov	x0, x22
  40394c:	bl	4017e4 <printf@plt+0x2e4>
  403950:	mov	w25, w0
  403954:	mov	w0, #0x68                  	// #104
  403958:	bl	411138 <_Znwm@@Base>
  40395c:	mov	x21, x0
  403960:	mov	w1, w20
  403964:	mov	x2, x23
  403968:	bl	40360c <printf@plt+0x210c>
  40396c:	cbz	w27, 403974 <printf@plt+0x2474>
  403970:	str	w27, [x21, #88]
  403974:	add	x27, x21, #0x40
  403978:	add	x8, x21, #0x18
  40397c:	add	x23, x21, #0x8
  403980:	str	x8, [sp, #24]
  403984:	b	40398c <printf@plt+0x248c>
  403988:	str	w20, [x21, #80]
  40398c:	sub	w8, w25, #0x9
  403990:	cmp	w8, #0x73
  403994:	b.hi	403cf0 <printf@plt+0x27f0>  // b.pmore
  403998:	adr	x9, 4039a8 <printf@plt+0x24a8>
  40399c:	ldrb	w10, [x19, x8]
  4039a0:	add	x9, x9, x10, lsl #2
  4039a4:	br	x9
  4039a8:	mov	w20, wzr
  4039ac:	madd	w8, w20, w26, w25
  4039b0:	mov	x0, x22
  4039b4:	sub	w20, w8, #0x30
  4039b8:	bl	4017e4 <printf@plt+0x2e4>
  4039bc:	mov	w25, w0
  4039c0:	cmn	w0, #0x1
  4039c4:	b.eq	403988 <printf@plt+0x2488>  // b.none
  4039c8:	and	x8, x25, #0xff
  4039cc:	ldrb	w8, [x28, x8]
  4039d0:	cbnz	w8, 4039ac <printf@plt+0x24ac>
  4039d4:	b	403988 <printf@plt+0x2488>
  4039d8:	mov	x0, x22
  4039dc:	bl	4017e4 <printf@plt+0x2e4>
  4039e0:	sub	w8, w0, #0x9
  4039e4:	mov	w25, w0
  4039e8:	cmp	w8, #0x24
  4039ec:	b.hi	403ef0 <printf@plt+0x29f0>  // b.pmore
  4039f0:	adr	x9, 4039d8 <printf@plt+0x24d8>
  4039f4:	ldrh	w10, [x24, x8, lsl #1]
  4039f8:	add	x9, x9, x10, lsl #2
  4039fc:	br	x9
  403a00:	mov	x0, x27
  403a04:	mov	w1, w25
  403a08:	bl	4114c0 <_ZdlPvm@@Base+0x2d8>
  403a0c:	mov	x0, x22
  403a10:	bl	4017e4 <printf@plt+0x2e4>
  403a14:	mov	w25, w0
  403a18:	cmn	w25, #0x1
  403a1c:	b.ne	403f08 <printf@plt+0x2a08>  // b.any
  403a20:	b	403f64 <printf@plt+0x2a64>
  403a24:	cmp	w25, #0x20
  403a28:	b.ne	403d10 <printf@plt+0x2810>  // b.any
  403a2c:	mov	x0, x22
  403a30:	bl	4017e4 <printf@plt+0x2e4>
  403a34:	mov	w25, w0
  403a38:	cmp	w0, #0x1f
  403a3c:	b.gt	403a24 <printf@plt+0x2524>
  403a40:	cmp	w25, #0x9
  403a44:	b.eq	403a2c <printf@plt+0x252c>  // b.none
  403a48:	cmn	w25, #0x1
  403a4c:	b.ne	403d18 <printf@plt+0x2818>  // b.any
  403a50:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  403a54:	add	x0, x0, #0x685
  403a58:	b	403a90 <printf@plt+0x2590>
  403a5c:	cmp	w25, #0x20
  403a60:	b.ne	403df0 <printf@plt+0x28f0>  // b.any
  403a64:	mov	x0, x22
  403a68:	bl	4017e4 <printf@plt+0x2e4>
  403a6c:	mov	w25, w0
  403a70:	cmp	w0, #0x1f
  403a74:	b.gt	403a5c <printf@plt+0x255c>
  403a78:	cmp	w25, #0x9
  403a7c:	b.eq	403a64 <printf@plt+0x2564>  // b.none
  403a80:	cmn	w25, #0x1
  403a84:	b.ne	403df8 <printf@plt+0x28f8>  // b.any
  403a88:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  403a8c:	add	x0, x0, #0x699
  403a90:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  403a94:	add	x1, x1, #0x8
  403a98:	mov	x2, x1
  403a9c:	mov	x3, x1
  403aa0:	bl	40fdd4 <printf@plt+0xe8d4>
  403aa4:	mov	w25, #0xffffffff            	// #-1
  403aa8:	b	40398c <printf@plt+0x248c>
  403aac:	mov	x0, x22
  403ab0:	bl	4017e4 <printf@plt+0x2e4>
  403ab4:	mov	w25, w0
  403ab8:	cmp	w0, #0x2d
  403abc:	str	wzr, [x21, #4]
  403ac0:	b.eq	403acc <printf@plt+0x25cc>  // b.none
  403ac4:	cmp	w25, #0x2b
  403ac8:	b.ne	403ae8 <printf@plt+0x25e8>  // b.any
  403acc:	cmp	w25, #0x2b
  403ad0:	mov	w8, #0x1                   	// #1
  403ad4:	cneg	w8, w8, ne  // ne = any
  403ad8:	mov	x0, x22
  403adc:	strh	w8, [x21, #4]
  403ae0:	bl	4017e4 <printf@plt+0x2e4>
  403ae4:	mov	w25, w0
  403ae8:	cmn	w25, #0x1
  403aec:	b.eq	403c8c <printf@plt+0x278c>  // b.none
  403af0:	and	x8, x25, #0xff
  403af4:	ldrb	w8, [x28, x8]
  403af8:	cbz	w8, 403c8c <printf@plt+0x278c>
  403afc:	ldrh	w8, [x21, #6]
  403b00:	mov	x0, x22
  403b04:	madd	w8, w8, w26, w25
  403b08:	sub	w8, w8, #0x30
  403b0c:	strh	w8, [x21, #6]
  403b10:	bl	4017e4 <printf@plt+0x2e4>
  403b14:	cmn	w0, #0x1
  403b18:	b.eq	403fec <printf@plt+0x2aec>  // b.none
  403b1c:	mov	w25, w0
  403b20:	and	x8, x25, #0xff
  403b24:	ldrb	w8, [x28, x8]
  403b28:	cbnz	w8, 403afc <printf@plt+0x25fc>
  403b2c:	b	403ff0 <printf@plt+0x2af0>
  403b30:	mov	x0, x22
  403b34:	bl	4017e4 <printf@plt+0x2e4>
  403b38:	mov	w8, #0x1                   	// #1
  403b3c:	mov	w25, w0
  403b40:	strb	w8, [x21, #45]
  403b44:	b	40398c <printf@plt+0x248c>
  403b48:	mov	x0, x22
  403b4c:	bl	4017e4 <printf@plt+0x2e4>
  403b50:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  403b54:	mov	w25, w0
  403b58:	mov	x0, x27
  403b5c:	add	x1, x1, #0xb91
  403b60:	str	d9, [x21, #96]
  403b64:	bl	411420 <_ZdlPvm@@Base+0x238>
  403b68:	b	40398c <printf@plt+0x248c>
  403b6c:	mov	x0, x22
  403b70:	bl	4017e4 <printf@plt+0x2e4>
  403b74:	mov	w8, #0x1                   	// #1
  403b78:	mov	w25, w0
  403b7c:	str	w8, [x21, #40]
  403b80:	b	40398c <printf@plt+0x248c>
  403b84:	mov	x0, x22
  403b88:	bl	4017e4 <printf@plt+0x2e4>
  403b8c:	mov	w25, w0
  403b90:	str	d8, [x21, #96]
  403b94:	b	40398c <printf@plt+0x248c>
  403b98:	mov	x0, x22
  403b9c:	bl	4017e4 <printf@plt+0x2e4>
  403ba0:	mov	w8, #0x1                   	// #1
  403ba4:	mov	w25, w0
  403ba8:	strb	w8, [x21, #44]
  403bac:	b	40398c <printf@plt+0x248c>
  403bb0:	mov	x0, x22
  403bb4:	bl	4017e4 <printf@plt+0x2e4>
  403bb8:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  403bbc:	mov	w25, w0
  403bc0:	mov	x0, x23
  403bc4:	add	x1, x1, #0x697
  403bc8:	bl	411420 <_ZdlPvm@@Base+0x238>
  403bcc:	b	40398c <printf@plt+0x248c>
  403bd0:	mov	x0, x22
  403bd4:	bl	4017e4 <printf@plt+0x2e4>
  403bd8:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  403bdc:	mov	w25, w0
  403be0:	mov	x0, x23
  403be4:	add	x1, x1, #0x683
  403be8:	bl	411420 <_ZdlPvm@@Base+0x238>
  403bec:	b	40398c <printf@plt+0x248c>
  403bf0:	mov	x0, x22
  403bf4:	bl	4017e4 <printf@plt+0x2e4>
  403bf8:	mov	w8, #0x2                   	// #2
  403bfc:	mov	w25, w0
  403c00:	str	w8, [x21, #40]
  403c04:	b	40398c <printf@plt+0x248c>
  403c08:	mov	x0, x22
  403c0c:	bl	4017e4 <printf@plt+0x2e4>
  403c10:	mov	w25, w0
  403c14:	cmp	w0, #0x2d
  403c18:	str	wzr, [x21]
  403c1c:	b.eq	403c28 <printf@plt+0x2728>  // b.none
  403c20:	cmp	w25, #0x2b
  403c24:	b.ne	403c44 <printf@plt+0x2744>  // b.any
  403c28:	cmp	w25, #0x2b
  403c2c:	mov	w8, #0x1                   	// #1
  403c30:	cneg	w8, w8, ne  // ne = any
  403c34:	mov	x0, x22
  403c38:	strh	w8, [x21]
  403c3c:	bl	4017e4 <printf@plt+0x2e4>
  403c40:	mov	w25, w0
  403c44:	cmn	w25, #0x1
  403c48:	b.eq	403cb0 <printf@plt+0x27b0>  // b.none
  403c4c:	and	x8, x25, #0xff
  403c50:	ldrb	w8, [x28, x8]
  403c54:	cbz	w8, 403cb0 <printf@plt+0x27b0>
  403c58:	ldrh	w8, [x21, #2]
  403c5c:	mov	x0, x22
  403c60:	madd	w8, w8, w26, w25
  403c64:	sub	w8, w8, #0x30
  403c68:	strh	w8, [x21, #2]
  403c6c:	bl	4017e4 <printf@plt+0x2e4>
  403c70:	cmn	w0, #0x1
  403c74:	b.eq	404028 <printf@plt+0x2b28>  // b.none
  403c78:	mov	w25, w0
  403c7c:	and	x8, x25, #0xff
  403c80:	ldrb	w8, [x28, x8]
  403c84:	cbnz	w8, 403c58 <printf@plt+0x2758>
  403c88:	b	40402c <printf@plt+0x2b2c>
  403c8c:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  403c90:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  403c94:	add	x1, x1, #0x8
  403c98:	add	x0, x0, #0x6ec
  403c9c:	mov	x2, x1
  403ca0:	mov	x3, x1
  403ca4:	bl	40fdd4 <printf@plt+0xe8d4>
  403ca8:	strh	wzr, [x21, #4]
  403cac:	b	403ff0 <printf@plt+0x2af0>
  403cb0:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  403cb4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  403cb8:	add	x1, x1, #0x8
  403cbc:	add	x0, x0, #0x6ac
  403cc0:	mov	x2, x1
  403cc4:	mov	x3, x1
  403cc8:	bl	40fdd4 <printf@plt+0xe8d4>
  403ccc:	strh	wzr, [x21]
  403cd0:	b	40402c <printf@plt+0x2b2c>
  403cd4:	mov	x0, x22
  403cd8:	bl	4017e4 <printf@plt+0x2e4>
  403cdc:	ldr	w8, [x21, #84]
  403ce0:	mov	w25, w0
  403ce4:	add	w8, w8, #0x1
  403ce8:	str	w8, [x21, #84]
  403cec:	b	40398c <printf@plt+0x248c>
  403cf0:	ldr	x8, [sp, #16]
  403cf4:	ldrb	w8, [x8, #10]
  403cf8:	cmp	w25, w8
  403cfc:	b.ne	404084 <printf@plt+0x2b84>  // b.any
  403d00:	mov	x0, x22
  403d04:	bl	4017e4 <printf@plt+0x2e4>
  403d08:	mov	w25, w0
  403d0c:	b	40398c <printf@plt+0x248c>
  403d10:	cmp	w25, #0x28
  403d14:	b.eq	403d9c <printf@plt+0x289c>  // b.none
  403d18:	mov	x0, x23
  403d1c:	mov	w1, w25
  403d20:	bl	4114c0 <_ZdlPvm@@Base+0x2d8>
  403d24:	mov	x0, x22
  403d28:	bl	4017e4 <printf@plt+0x2e4>
  403d2c:	and	x8, x25, #0xff
  403d30:	ldrb	w8, [x28, x8]
  403d34:	mov	w25, w0
  403d38:	cbnz	w8, 40398c <printf@plt+0x248c>
  403d3c:	add	w8, w25, #0x1
  403d40:	cmp	w8, #0x2f
  403d44:	b.hi	403d60 <printf@plt+0x2860>  // b.pmore
  403d48:	mov	w9, #0x1                   	// #1
  403d4c:	lsl	x8, x9, x8
  403d50:	mov	x9, #0xc01                 	// #3073
  403d54:	movk	x9, #0x8002, lsl #32
  403d58:	tst	x8, x9
  403d5c:	b.ne	40398c <printf@plt+0x248c>  // b.any
  403d60:	ldp	w8, w9, [x21, #16]
  403d64:	cmp	w8, w9
  403d68:	b.lt	403d78 <printf@plt+0x2878>  // b.tstop
  403d6c:	mov	x0, x23
  403d70:	bl	41155c <_ZdlPvm@@Base+0x374>
  403d74:	ldr	w8, [x21, #16]
  403d78:	ldr	x9, [x21, #8]
  403d7c:	add	w10, w8, #0x1
  403d80:	str	w10, [x21, #16]
  403d84:	strb	w25, [x9, w8, sxtw]
  403d88:	b	403d00 <printf@plt+0x2800>
  403d8c:	ldr	x9, [x21, #8]
  403d90:	add	w10, w8, #0x1
  403d94:	str	w10, [x21, #16]
  403d98:	strb	w25, [x9, w8, sxtw]
  403d9c:	mov	x0, x22
  403da0:	bl	4017e4 <printf@plt+0x2e4>
  403da4:	mov	w25, w0
  403da8:	cmp	w0, #0x1f
  403dac:	b.gt	403dc4 <printf@plt+0x28c4>
  403db0:	cmn	w25, #0x1
  403db4:	b.eq	403ed0 <printf@plt+0x29d0>  // b.none
  403db8:	cmp	w25, #0x9
  403dbc:	b.ne	403dd4 <printf@plt+0x28d4>  // b.any
  403dc0:	b	403ed0 <printf@plt+0x29d0>
  403dc4:	cmp	w25, #0x29
  403dc8:	b.eq	403d00 <printf@plt+0x2800>  // b.none
  403dcc:	cmp	w25, #0x20
  403dd0:	b.eq	403ed0 <printf@plt+0x29d0>  // b.none
  403dd4:	ldp	w8, w9, [x21, #16]
  403dd8:	cmp	w8, w9
  403ddc:	b.lt	403d8c <printf@plt+0x288c>  // b.tstop
  403de0:	mov	x0, x23
  403de4:	bl	41155c <_ZdlPvm@@Base+0x374>
  403de8:	ldr	w8, [x21, #16]
  403dec:	b	403d8c <printf@plt+0x288c>
  403df0:	cmp	w25, #0x28
  403df4:	b.eq	403e7c <printf@plt+0x297c>  // b.none
  403df8:	ldr	x0, [sp, #24]
  403dfc:	mov	w1, w25
  403e00:	bl	4114c0 <_ZdlPvm@@Base+0x2d8>
  403e04:	mov	x0, x22
  403e08:	bl	4017e4 <printf@plt+0x2e4>
  403e0c:	and	x8, x25, #0xff
  403e10:	ldrb	w8, [x28, x8]
  403e14:	mov	w25, w0
  403e18:	cbnz	w8, 40398c <printf@plt+0x248c>
  403e1c:	add	w8, w25, #0x1
  403e20:	cmp	w8, #0x2f
  403e24:	b.hi	403e40 <printf@plt+0x2940>  // b.pmore
  403e28:	mov	w9, #0x1                   	// #1
  403e2c:	lsl	x8, x9, x8
  403e30:	mov	x9, #0xc01                 	// #3073
  403e34:	movk	x9, #0x8002, lsl #32
  403e38:	tst	x8, x9
  403e3c:	b.ne	40398c <printf@plt+0x248c>  // b.any
  403e40:	ldp	w8, w9, [x21, #32]
  403e44:	cmp	w8, w9
  403e48:	b.lt	403e58 <printf@plt+0x2958>  // b.tstop
  403e4c:	ldr	x0, [sp, #24]
  403e50:	bl	41155c <_ZdlPvm@@Base+0x374>
  403e54:	ldr	w8, [x21, #32]
  403e58:	ldr	x9, [x21, #24]
  403e5c:	add	w10, w8, #0x1
  403e60:	str	w10, [x21, #32]
  403e64:	strb	w25, [x9, w8, sxtw]
  403e68:	b	403d00 <printf@plt+0x2800>
  403e6c:	ldr	x9, [x21, #24]
  403e70:	add	w10, w8, #0x1
  403e74:	str	w10, [x21, #32]
  403e78:	strb	w25, [x9, w8, sxtw]
  403e7c:	mov	x0, x22
  403e80:	bl	4017e4 <printf@plt+0x2e4>
  403e84:	mov	w25, w0
  403e88:	cmp	w0, #0x1f
  403e8c:	b.gt	403ea4 <printf@plt+0x29a4>
  403e90:	cmn	w25, #0x1
  403e94:	b.eq	403ed0 <printf@plt+0x29d0>  // b.none
  403e98:	cmp	w25, #0x9
  403e9c:	b.ne	403eb4 <printf@plt+0x29b4>  // b.any
  403ea0:	b	403ed0 <printf@plt+0x29d0>
  403ea4:	cmp	w25, #0x29
  403ea8:	b.eq	403d00 <printf@plt+0x2800>  // b.none
  403eac:	cmp	w25, #0x20
  403eb0:	b.eq	403ed0 <printf@plt+0x29d0>  // b.none
  403eb4:	ldp	w8, w9, [x21, #32]
  403eb8:	cmp	w8, w9
  403ebc:	b.lt	403e6c <printf@plt+0x296c>  // b.tstop
  403ec0:	ldr	x0, [sp, #24]
  403ec4:	bl	41155c <_ZdlPvm@@Base+0x374>
  403ec8:	ldr	w8, [x21, #32]
  403ecc:	b	403e6c <printf@plt+0x296c>
  403ed0:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  403ed4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  403ed8:	add	x1, x1, #0x8
  403edc:	add	x0, x0, #0x29e
  403ee0:	mov	x2, x1
  403ee4:	mov	x3, x1
  403ee8:	bl	40fdd4 <printf@plt+0xe8d4>
  403eec:	b	40398c <printf@plt+0x248c>
  403ef0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  403ef4:	mov	x0, x27
  403ef8:	add	x1, x1, #0xb91
  403efc:	bl	411420 <_ZdlPvm@@Base+0x238>
  403f00:	cmn	w25, #0x1
  403f04:	b.eq	403f64 <printf@plt+0x2a64>  // b.none
  403f08:	and	x8, x25, #0xff
  403f0c:	ldrb	w8, [x28, x8]
  403f10:	cbz	w8, 403f64 <printf@plt+0x2a64>
  403f14:	ldp	w8, w9, [x21, #72]
  403f18:	cmp	w8, w9
  403f1c:	b.lt	403f2c <printf@plt+0x2a2c>  // b.tstop
  403f20:	mov	x0, x27
  403f24:	bl	41155c <_ZdlPvm@@Base+0x374>
  403f28:	ldr	w8, [x21, #72]
  403f2c:	ldr	x9, [x21, #64]
  403f30:	add	w10, w8, #0x1
  403f34:	mov	x0, x22
  403f38:	str	w10, [x21, #72]
  403f3c:	strb	w25, [x9, w8, sxtw]
  403f40:	bl	4017e4 <printf@plt+0x2e4>
  403f44:	cmn	w0, #0x1
  403f48:	b.eq	404064 <printf@plt+0x2b64>  // b.none
  403f4c:	mov	w25, w0
  403f50:	and	x8, x25, #0xff
  403f54:	ldrb	w8, [x28, x8]
  403f58:	cbnz	w8, 403f14 <printf@plt+0x2a14>
  403f5c:	str	wzr, [x21, #100]
  403f60:	b	40398c <printf@plt+0x248c>
  403f64:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  403f68:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  403f6c:	add	x1, x1, #0x8
  403f70:	add	x0, x0, #0x732
  403f74:	mov	x2, x1
  403f78:	mov	x3, x1
  403f7c:	bl	40fdd4 <printf@plt+0xe8d4>
  403f80:	str	wzr, [x21, #100]
  403f84:	b	40398c <printf@plt+0x248c>
  403f88:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  403f8c:	mov	x0, x27
  403f90:	add	x1, x1, #0xb91
  403f94:	bl	411420 <_ZdlPvm@@Base+0x238>
  403f98:	b	403fac <printf@plt+0x2aac>
  403f9c:	ldr	x9, [x21, #64]
  403fa0:	add	w10, w8, #0x1
  403fa4:	str	w10, [x21, #72]
  403fa8:	strb	w25, [x9, w8, sxtw]
  403fac:	mov	x0, x22
  403fb0:	bl	4017e4 <printf@plt+0x2e4>
  403fb4:	cmn	w0, #0x1
  403fb8:	b.eq	404138 <printf@plt+0x2c38>  // b.none
  403fbc:	mov	w25, w0
  403fc0:	cmp	w0, #0x29
  403fc4:	b.eq	404070 <printf@plt+0x2b70>  // b.none
  403fc8:	cmp	w25, #0xa
  403fcc:	b.eq	404138 <printf@plt+0x2c38>  // b.none
  403fd0:	ldp	w8, w9, [x21, #72]
  403fd4:	cmp	w8, w9
  403fd8:	b.lt	403f9c <printf@plt+0x2a9c>  // b.tstop
  403fdc:	mov	x0, x27
  403fe0:	bl	41155c <_ZdlPvm@@Base+0x374>
  403fe4:	ldr	w8, [x21, #72]
  403fe8:	b	403f9c <printf@plt+0x2a9c>
  403fec:	mov	w25, #0xffffffff            	// #-1
  403ff0:	ldrh	w8, [x21, #6]
  403ff4:	add	w8, w8, #0x48
  403ff8:	and	w8, w8, #0xffff
  403ffc:	cmp	w8, #0x91
  404000:	b.cc	40398c <printf@plt+0x248c>  // b.lo, b.ul, b.last
  404004:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404008:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  40400c:	add	x1, x1, #0x8
  404010:	add	x0, x0, #0x714
  404014:	mov	x2, x1
  404018:	mov	x3, x1
  40401c:	bl	40fdd4 <printf@plt+0xe8d4>
  404020:	str	wzr, [x21, #4]
  404024:	b	40398c <printf@plt+0x248c>
  404028:	mov	w25, #0xffffffff            	// #-1
  40402c:	ldrh	w8, [x21, #2]
  404030:	add	w8, w8, #0x63
  404034:	and	w8, w8, #0xffff
  404038:	cmp	w8, #0xc7
  40403c:	b.cc	40398c <printf@plt+0x248c>  // b.lo, b.ul, b.last
  404040:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404044:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404048:	add	x1, x1, #0x8
  40404c:	add	x0, x0, #0x6d4
  404050:	mov	x2, x1
  404054:	mov	x3, x1
  404058:	bl	40fdd4 <printf@plt+0xe8d4>
  40405c:	str	wzr, [x21]
  404060:	b	40398c <printf@plt+0x248c>
  404064:	mov	w25, #0xffffffff            	// #-1
  404068:	str	wzr, [x21, #100]
  40406c:	b	40398c <printf@plt+0x248c>
  404070:	mov	x0, x22
  404074:	bl	4017e4 <printf@plt+0x2e4>
  404078:	mov	w25, w0
  40407c:	str	wzr, [x21, #100]
  404080:	b	40398c <printf@plt+0x248c>
  404084:	ldr	w8, [x21, #84]
  404088:	cmp	w8, #0x3
  40408c:	b.lt	4040b4 <printf@plt+0x2bb4>  // b.tstop
  404090:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404094:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404098:	add	x1, x1, #0x8
  40409c:	mov	w8, #0x2                   	// #2
  4040a0:	add	x0, x0, #0x750
  4040a4:	mov	x2, x1
  4040a8:	mov	x3, x1
  4040ac:	str	w8, [x21, #84]
  4040b0:	bl	40fdd4 <printf@plt+0xe8d4>
  4040b4:	cmp	w25, #0x2c
  4040b8:	b.eq	4040c8 <printf@plt+0x2bc8>  // b.none
  4040bc:	cmp	w25, #0xa
  4040c0:	mov	x23, x21
  4040c4:	b.ne	4038b4 <printf@plt+0x23b4>  // b.any
  4040c8:	mov	x0, x22
  4040cc:	bl	4017e4 <printf@plt+0x2e4>
  4040d0:	mov	w8, #0x1                   	// #1
  4040d4:	mov	w25, w0
  4040d8:	str	w8, [x21, #92]
  4040dc:	mov	x23, x21
  4040e0:	b	4038b4 <printf@plt+0x23b4>
  4040e4:	mov	x0, x22
  4040e8:	bl	4017e4 <printf@plt+0x2e4>
  4040ec:	cmp	w0, #0x9
  4040f0:	b.eq	4040e4 <printf@plt+0x2be4>  // b.none
  4040f4:	cmp	w0, #0x20
  4040f8:	b.eq	4040e4 <printf@plt+0x2be4>  // b.none
  4040fc:	cmp	w0, #0xa
  404100:	b.ne	4042ec <printf@plt+0x2dec>  // b.any
  404104:	cbz	x23, 404340 <printf@plt+0x2e40>
  404108:	mov	x26, xzr
  40410c:	mov	w8, #0x1                   	// #1
  404110:	str	w8, [x23, #92]
  404114:	mov	x8, x26
  404118:	mov	x26, x23
  40411c:	ldr	x23, [x23, #56]
  404120:	str	x8, [x26, #56]
  404124:	cbnz	x23, 404114 <printf@plt+0x2c14>
  404128:	mov	w9, wzr
  40412c:	mov	w22, wzr
  404130:	mov	x8, x26
  404134:	b	404190 <printf@plt+0x2c90>
  404138:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40413c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404140:	add	x1, x1, #0x8
  404144:	add	x0, x0, #0x29e
  404148:	mov	x2, x1
  40414c:	mov	x3, x1
  404150:	bl	40fdd4 <printf@plt+0xe8d4>
  404154:	ldr	x19, [x21, #56]
  404158:	add	x0, x21, #0x40
  40415c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404160:	add	x0, x21, #0x18
  404164:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404168:	add	x0, x21, #0x8
  40416c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404170:	mov	x0, x21
  404174:	bl	4111dc <_ZdlPv@@Base>
  404178:	mov	x21, x19
  40417c:	cbnz	x19, 404154 <printf@plt+0x2c54>
  404180:	b	404270 <printf@plt+0x2d70>
  404184:	add	w9, w9, #0x1
  404188:	ldr	x8, [x8, #56]
  40418c:	cbz	x8, 4041b0 <printf@plt+0x2cb0>
  404190:	ldr	w10, [x8, #92]
  404194:	cbz	w10, 404184 <printf@plt+0x2c84>
  404198:	cmp	w9, w22
  40419c:	csinc	w22, w22, w9, lt  // lt = tstop
  4041a0:	add	w23, w23, #0x1
  4041a4:	mov	w9, wzr
  4041a8:	ldr	x8, [x8, #56]
  4041ac:	cbnz	x8, 404190 <printf@plt+0x2c90>
  4041b0:	ldr	x21, [sp, #8]
  4041b4:	cbz	x21, 404360 <printf@plt+0x2e60>
  4041b8:	ldr	w8, [x21, #4]
  4041bc:	cmp	w22, w8
  4041c0:	b.le	404380 <printf@plt+0x2e80>
  4041c4:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4041c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4041cc:	add	x1, x1, #0x8
  4041d0:	add	x0, x0, #0x7a7
  4041d4:	mov	x2, x1
  4041d8:	mov	x3, x1
  4041dc:	bl	40fdd4 <printf@plt+0xe8d4>
  4041e0:	ldr	x19, [x26, #56]
  4041e4:	add	x0, x26, #0x40
  4041e8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4041ec:	add	x0, x26, #0x18
  4041f0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4041f4:	add	x0, x26, #0x8
  4041f8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4041fc:	mov	x0, x26
  404200:	bl	4111dc <_ZdlPv@@Base>
  404204:	mov	x21, xzr
  404208:	mov	x26, x19
  40420c:	cbnz	x19, 4041e0 <printf@plt+0x2ce0>
  404210:	b	404270 <printf@plt+0x2d70>
  404214:	sub	x0, x29, #0x10
  404218:	mov	w1, w25
  40421c:	bl	40fbcc <printf@plt+0xe6cc>
  404220:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404224:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404228:	add	x2, x2, #0x8
  40422c:	add	x0, x0, #0x66a
  404230:	sub	x1, x29, #0x10
  404234:	mov	x3, x2
  404238:	bl	40fdd4 <printf@plt+0xe8d4>
  40423c:	cbz	x23, 40426c <printf@plt+0x2d6c>
  404240:	ldr	x19, [x23, #56]
  404244:	add	x0, x23, #0x40
  404248:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40424c:	add	x0, x23, #0x18
  404250:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404254:	add	x0, x23, #0x8
  404258:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40425c:	mov	x0, x23
  404260:	bl	4111dc <_ZdlPv@@Base>
  404264:	mov	x23, x19
  404268:	cbnz	x19, 404240 <printf@plt+0x2d40>
  40426c:	mov	x21, xzr
  404270:	mov	x0, x21
  404274:	ldp	x20, x19, [sp, #144]
  404278:	ldp	x22, x21, [sp, #128]
  40427c:	ldp	x24, x23, [sp, #112]
  404280:	ldp	x26, x25, [sp, #96]
  404284:	ldp	x28, x27, [sp, #80]
  404288:	ldp	x29, x30, [sp, #64]
  40428c:	ldp	d9, d8, [sp, #48]
  404290:	add	sp, sp, #0xa0
  404294:	ret
  404298:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40429c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4042a0:	add	x1, x1, #0x8
  4042a4:	add	x0, x0, #0x645
  4042a8:	mov	x2, x1
  4042ac:	mov	x3, x1
  4042b0:	bl	40fdd4 <printf@plt+0xe8d4>
  4042b4:	cbz	x23, 40426c <printf@plt+0x2d6c>
  4042b8:	ldr	x19, [x23, #56]
  4042bc:	add	x0, x23, #0x40
  4042c0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4042c4:	add	x0, x23, #0x18
  4042c8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4042cc:	add	x0, x23, #0x8
  4042d0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4042d4:	mov	x0, x23
  4042d8:	bl	4111dc <_ZdlPv@@Base>
  4042dc:	mov	x21, xzr
  4042e0:	mov	x23, x19
  4042e4:	cbnz	x19, 4042b8 <printf@plt+0x2db8>
  4042e8:	b	404270 <printf@plt+0x2d70>
  4042ec:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4042f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4042f4:	add	x1, x1, #0x8
  4042f8:	add	x0, x0, #0x77e
  4042fc:	mov	x2, x1
  404300:	mov	x3, x1
  404304:	bl	40fdd4 <printf@plt+0xe8d4>
  404308:	cbz	x23, 40426c <printf@plt+0x2d6c>
  40430c:	ldr	x19, [x23, #56]
  404310:	add	x0, x23, #0x40
  404314:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404318:	add	x0, x23, #0x18
  40431c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404320:	add	x0, x23, #0x8
  404324:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404328:	mov	x0, x23
  40432c:	bl	4111dc <_ZdlPv@@Base>
  404330:	mov	x21, xzr
  404334:	mov	x23, x19
  404338:	cbnz	x19, 40430c <printf@plt+0x2e0c>
  40433c:	b	404270 <printf@plt+0x2d70>
  404340:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404344:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404348:	add	x1, x1, #0x8
  40434c:	add	x0, x0, #0x79d
  404350:	mov	x2, x1
  404354:	mov	x3, x1
  404358:	bl	40fdd4 <printf@plt+0xe8d4>
  40435c:	b	40426c <printf@plt+0x2d6c>
  404360:	mov	w0, #0x38                  	// #56
  404364:	bl	411138 <_Znwm@@Base>
  404368:	mov	x21, x0
  40436c:	mov	w1, w23
  404370:	mov	w2, w22
  404374:	bl	402f48 <printf@plt+0x1a48>
  404378:	mov	w27, wzr
  40437c:	b	404390 <printf@plt+0x2e90>
  404380:	ldr	w27, [x21]
  404384:	mov	x0, x21
  404388:	mov	w1, w23
  40438c:	bl	40323c <printf@plt+0x1d3c>
  404390:	adrp	x24, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404394:	mov	w28, wzr
  404398:	sub	w23, w22, #0x1
  40439c:	add	x24, x24, #0x8
  4043a0:	mov	x20, x26
  4043a4:	str	wzr, [sp, #24]
  4043a8:	b	4043e4 <printf@plt+0x2ee4>
  4043ac:	ldr	x9, [x21, #48]
  4043b0:	ldr	x9, [x9, x27, lsl #3]
  4043b4:	strb	w8, [x9, x25]
  4043b8:	ldr	x8, [x21, #48]
  4043bc:	ldr	w9, [x20, #84]
  4043c0:	add	x10, x25, #0x1
  4043c4:	ldr	x8, [x8, x27, lsl #3]
  4043c8:	strb	w9, [x8, x10]
  4043cc:	ldr	w8, [x20, #92]
  4043d0:	ldr	x20, [x20, #56]
  4043d4:	cmp	w8, #0x0
  4043d8:	csel	w28, w10, wzr, eq  // eq = none
  4043dc:	cinc	w27, w27, ne  // ne = any
  4043e0:	cbz	x20, 4045bc <printf@plt+0x30bc>
  4043e4:	ldr	x8, [x21, #40]
  4043e8:	ldr	x9, [x20]
  4043ec:	mov	w10, #0x38                  	// #56
  4043f0:	add	x1, x20, #0x8
  4043f4:	ldr	x8, [x8, w27, sxtw #3]
  4043f8:	sxtw	x25, w28
  4043fc:	smaddl	x19, w28, w10, x8
  404400:	add	x0, x19, #0x8
  404404:	str	x9, [x19]
  404408:	bl	4113a4 <_ZdlPvm@@Base+0x1bc>
  40440c:	add	x0, x19, #0x18
  404410:	add	x1, x20, #0x18
  404414:	bl	4113a4 <_ZdlPvm@@Base+0x1bc>
  404418:	ldr	w8, [x20, #40]
  40441c:	ldrh	w9, [x20, #44]
  404420:	cmp	w28, w23
  404424:	str	w8, [x19, #40]
  404428:	strh	w9, [x19, #44]
  40442c:	ldr	w8, [x20, #48]
  404430:	str	w8, [x19, #48]
  404434:	ldr	w8, [x20, #80]
  404438:	b.ge	404460 <printf@plt+0x2f60>  // b.tcont
  40443c:	ldr	x9, [x21, #8]
  404440:	ldr	w10, [x9, x25, lsl #2]
  404444:	cmp	w8, w10
  404448:	b.le	40447c <printf@plt+0x2f7c>
  40444c:	ldr	x10, [sp, #8]
  404450:	cbz	x10, 4044b4 <printf@plt+0x2fb4>
  404454:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404458:	add	x0, x0, #0x7e3
  40445c:	b	40446c <printf@plt+0x2f6c>
  404460:	tbnz	w8, #31, 40447c <printf@plt+0x2f7c>
  404464:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404468:	add	x0, x0, #0x817
  40446c:	mov	x1, x24
  404470:	mov	x2, x24
  404474:	mov	x3, x24
  404478:	bl	40fdd4 <printf@plt+0xe8d4>
  40447c:	ldr	w8, [x20, #96]
  404480:	cbz	w8, 4044cc <printf@plt+0x2fcc>
  404484:	ldr	x8, [x21, #24]
  404488:	ldrb	w9, [x8, x25]
  40448c:	cbnz	w9, 4044cc <printf@plt+0x2fcc>
  404490:	ldr	x9, [sp, #8]
  404494:	cbz	x9, 4044c4 <printf@plt+0x2fc4>
  404498:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  40449c:	add	x0, x0, #0x843
  4044a0:	mov	x1, x24
  4044a4:	mov	x2, x24
  4044a8:	mov	x3, x24
  4044ac:	bl	40fdd4 <printf@plt+0xe8d4>
  4044b0:	b	4044cc <printf@plt+0x2fcc>
  4044b4:	str	w8, [x9, x25, lsl #2]
  4044b8:	ldr	w8, [x20, #96]
  4044bc:	cbnz	w8, 404484 <printf@plt+0x2f84>
  4044c0:	b	4044cc <printf@plt+0x2fcc>
  4044c4:	mov	w9, #0x1                   	// #1
  4044c8:	strb	w9, [x8, x25]
  4044cc:	ldr	w8, [x20, #100]
  4044d0:	cbz	w8, 4044e0 <printf@plt+0x2fe0>
  4044d4:	ldr	x8, [x21, #32]
  4044d8:	ldrb	w9, [x8, x25]
  4044dc:	cbz	w9, 404574 <printf@plt+0x3074>
  4044e0:	ldrsw	x2, [x20, #72]
  4044e4:	cbz	w2, 40454c <printf@plt+0x304c>
  4044e8:	ldr	x19, [x21, #16]
  4044ec:	add	x28, x20, #0x40
  4044f0:	add	x8, x19, x25, lsl #4
  4044f4:	ldr	w8, [x8, #8]
  4044f8:	cbz	w8, 404540 <printf@plt+0x3040>
  4044fc:	cmp	w8, w2
  404500:	b.ne	404518 <printf@plt+0x3018>  // b.any
  404504:	lsl	x8, x25, #4
  404508:	ldr	x0, [x19, x8]
  40450c:	ldr	x1, [x28]
  404510:	bl	4014f0 <bcmp@plt>
  404514:	cbz	w0, 404540 <printf@plt+0x3040>
  404518:	add	w1, w25, #0x1
  40451c:	sub	x0, x29, #0x10
  404520:	bl	40fbac <printf@plt+0xe6ac>
  404524:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404528:	sub	x1, x29, #0x10
  40452c:	add	x0, x0, #0x8ba
  404530:	mov	x2, x24
  404534:	mov	x3, x24
  404538:	bl	40fdd4 <printf@plt+0xe8d4>
  40453c:	ldr	x19, [x21, #16]
  404540:	add	x0, x19, x25, lsl #4
  404544:	mov	x1, x28
  404548:	bl	4113a4 <_ZdlPvm@@Base+0x1bc>
  40454c:	ldr	w8, [x20, #88]
  404550:	sxtw	x27, w27
  404554:	cbz	w8, 4043b8 <printf@plt+0x2eb8>
  404558:	cbz	w25, 4043ac <printf@plt+0x2eac>
  40455c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  404560:	mov	w0, #0x4b3                 	// #1203
  404564:	add	x1, x1, #0x220
  404568:	bl	40f604 <printf@plt+0xe104>
  40456c:	ldr	w8, [x20, #88]
  404570:	b	4043ac <printf@plt+0x2eac>
  404574:	ldr	x9, [sp, #8]
  404578:	cbz	x9, 4045a0 <printf@plt+0x30a0>
  40457c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404580:	add	x0, x0, #0x87d
  404584:	mov	x1, x24
  404588:	mov	x2, x24
  40458c:	mov	x3, x24
  404590:	bl	40fdd4 <printf@plt+0xe8d4>
  404594:	ldrsw	x2, [x20, #72]
  404598:	cbnz	w2, 4044e8 <printf@plt+0x2fe8>
  40459c:	b	40454c <printf@plt+0x304c>
  4045a0:	mov	w10, #0x1                   	// #1
  4045a4:	mov	w9, #0x1                   	// #1
  4045a8:	str	w9, [sp, #24]
  4045ac:	strb	w10, [x8, x25]
  4045b0:	ldrsw	x2, [x20, #72]
  4045b4:	cbnz	w2, 4044e8 <printf@plt+0x2fe8>
  4045b8:	b	40454c <printf@plt+0x304c>
  4045bc:	ldr	x19, [x26, #56]
  4045c0:	add	x0, x26, #0x40
  4045c4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4045c8:	add	x0, x26, #0x18
  4045cc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4045d0:	add	x0, x26, #0x8
  4045d4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4045d8:	mov	x0, x26
  4045dc:	bl	4111dc <_ZdlPv@@Base>
  4045e0:	mov	x26, x19
  4045e4:	cbnz	x19, 4045bc <printf@plt+0x30bc>
  4045e8:	cmp	w22, #0x1
  4045ec:	b.lt	404634 <printf@plt+0x3134>  // b.tstop
  4045f0:	ldr	x8, [x21, #40]
  4045f4:	ldrsw	x9, [x21]
  4045f8:	mov	w11, #0x1a0                 	// #416
  4045fc:	add	x8, x8, x9, lsl #3
  404600:	ldur	x10, [x8, #-8]
  404604:	mov	w8, w22
  404608:	mov	w9, #0x1                   	// #1
  40460c:	add	x10, x10, #0x30
  404610:	ldr	w12, [x10]
  404614:	cmp	w12, #0x8
  404618:	b.hi	404668 <printf@plt+0x3168>  // b.pmore
  40461c:	lsl	w12, w9, w12
  404620:	tst	w12, w11
  404624:	b.eq	404668 <printf@plt+0x3168>  // b.none
  404628:	subs	x8, x8, #0x1
  40462c:	add	x10, x10, #0x38
  404630:	b.ne	404610 <printf@plt+0x3110>  // b.any
  404634:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404638:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  40463c:	add	x1, x1, #0x8
  404640:	add	x0, x0, #0x8d8
  404644:	mov	x2, x1
  404648:	mov	x3, x1
  40464c:	bl	40fdd4 <printf@plt+0xe8d4>
  404650:	mov	x0, x21
  404654:	bl	4034d8 <printf@plt+0x1fd8>
  404658:	mov	x0, x21
  40465c:	bl	4111dc <_ZdlPv@@Base>
  404660:	mov	x21, xzr
  404664:	b	404270 <printf@plt+0x2d70>
  404668:	ldr	w8, [sp, #24]
  40466c:	cbz	w8, 404270 <printf@plt+0x2d70>
  404670:	ldr	x19, [sp, #16]
  404674:	ldrb	w8, [x19]
  404678:	tbz	w8, #1, 404270 <printf@plt+0x2d70>
  40467c:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404680:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404684:	add	x1, x1, #0x8
  404688:	add	x0, x0, #0x8f8
  40468c:	mov	x2, x1
  404690:	mov	x3, x1
  404694:	bl	40fdd4 <printf@plt+0xe8d4>
  404698:	ldr	w8, [x19]
  40469c:	and	w8, w8, #0xfffffffd
  4046a0:	str	w8, [x19]
  4046a4:	b	404270 <printf@plt+0x2d70>
  4046a8:	b	4046ac <printf@plt+0x31ac>
  4046ac:	mov	x19, x0
  4046b0:	mov	x0, x21
  4046b4:	bl	4111dc <_ZdlPv@@Base>
  4046b8:	mov	x0, x19
  4046bc:	bl	4014a0 <_Unwind_Resume@plt>
  4046c0:	sub	sp, sp, #0xe0
  4046c4:	stp	x29, x30, [sp, #128]
  4046c8:	stp	x28, x27, [sp, #144]
  4046cc:	stp	x26, x25, [sp, #160]
  4046d0:	stp	x24, x23, [sp, #176]
  4046d4:	stp	x22, x21, [sp, #192]
  4046d8:	stp	x20, x19, [sp, #208]
  4046dc:	add	x29, sp, #0x80
  4046e0:	ldrb	w25, [x2, #10]
  4046e4:	ldr	w24, [x1, #4]
  4046e8:	mov	x22, x0
  4046ec:	mov	w0, #0x88                  	// #136
  4046f0:	mov	x20, x2
  4046f4:	mov	x21, x1
  4046f8:	bl	411138 <_Znwm@@Base>
  4046fc:	ldp	w2, w3, [x20]
  404700:	ldrb	w4, [x20, #11]
  404704:	mov	x19, x0
  404708:	mov	w1, w24
  40470c:	bl	409fbc <printf@plt+0x8abc>
  404710:	ldrb	w1, [x20, #8]
  404714:	str	x21, [sp, #56]
  404718:	cbz	w1, 404728 <printf@plt+0x3228>
  40471c:	ldrb	w2, [x20, #9]
  404720:	mov	x0, x19
  404724:	bl	40a2c0 <printf@plt+0x8dc0>
  404728:	sxtw	x8, w24
  40472c:	stur	x8, [x29, #-56]
  404730:	add	x8, x22, #0x10
  404734:	str	x8, [sp, #8]
  404738:	mov	w8, #0x38                  	// #56
  40473c:	mov	w27, wzr
  404740:	mov	w26, wzr
  404744:	mul	x8, x24, x8
  404748:	str	x20, [sp, #40]
  40474c:	str	x8, [sp, #32]
  404750:	stur	x22, [x29, #-40]
  404754:	str	w25, [sp, #24]
  404758:	b	404780 <printf@plt+0x3280>
  40475c:	add	w10, w9, #0x1
  404760:	stur	w10, [x29, #-8]
  404764:	strb	wzr, [x8, w9, sxtw]
  404768:	ldur	x8, [x29, #-16]
  40476c:	add	x0, x8, #0x3
  404770:	bl	410fa8 <printf@plt+0xfaa8>
  404774:	sub	x0, x29, #0x10
  404778:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40477c:	cbnz	w20, 405338 <printf@plt+0x3e38>
  404780:	mov	x0, x22
  404784:	mov	x23, x27
  404788:	stur	w26, [x29, #-44]
  40478c:	bl	4017e4 <printf@plt+0x2e4>
  404790:	mov	w27, w0
  404794:	cmp	w0, #0x2e
  404798:	b.eq	4047e0 <printf@plt+0x32e0>  // b.none
  40479c:	cmn	w27, #0x1
  4047a0:	b.eq	40532c <printf@plt+0x3e2c>  // b.none
  4047a4:	cmp	w27, #0x5f
  4047a8:	b.eq	4047b4 <printf@plt+0x32b4>  // b.none
  4047ac:	cmp	w27, #0x3d
  4047b0:	b.ne	404868 <printf@plt+0x3368>  // b.any
  4047b4:	ldur	x0, [x29, #-40]
  4047b8:	bl	4017e4 <printf@plt+0x2e4>
  4047bc:	cmp	w0, #0xa
  4047c0:	b.ne	405030 <printf@plt+0x3b30>  // b.any
  4047c4:	mov	x0, x19
  4047c8:	cmp	w27, #0x5f
  4047cc:	b.ne	40526c <printf@plt+0x3d6c>  // b.any
  4047d0:	ldur	w26, [x29, #-44]
  4047d4:	mov	w1, w26
  4047d8:	bl	40a4c8 <printf@plt+0x8fc8>
  4047dc:	b	405278 <printf@plt+0x3d78>
  4047e0:	mov	x0, x22
  4047e4:	bl	4017e4 <printf@plt+0x2e4>
  4047e8:	cmn	w0, #0x1
  4047ec:	b.eq	405028 <printf@plt+0x3b28>  // b.none
  4047f0:	mov	w21, w0
  4047f4:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4047f8:	and	x8, x21, #0xff
  4047fc:	add	x9, x9, #0x804
  404800:	ldrb	w8, [x9, x8]
  404804:	cbz	w8, 405088 <printf@plt+0x3b88>
  404808:	tst	w21, #0xff
  40480c:	b.ne	404820 <printf@plt+0x3320>  // b.any
  404810:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  404814:	mov	w0, #0x32                  	// #50
  404818:	add	x1, x1, #0x220
  40481c:	bl	40f604 <printf@plt+0xe104>
  404820:	ldur	x20, [x29, #-40]
  404824:	ldp	w8, w9, [x20, #24]
  404828:	cmp	w8, w9
  40482c:	b.lt	40483c <printf@plt+0x333c>  // b.tstop
  404830:	ldr	x0, [sp, #8]
  404834:	bl	41155c <_ZdlPvm@@Base+0x374>
  404838:	ldr	w8, [x20, #24]
  40483c:	ldr	x10, [x20, #16]
  404840:	and	w9, w21, #0xff
  404844:	add	w11, w8, #0x1
  404848:	cmp	w9, #0xa
  40484c:	str	w11, [x20, #24]
  404850:	strb	w21, [x10, w8, sxtw]
  404854:	b.ne	404868 <printf@plt+0x3368>  // b.any
  404858:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40485c:	ldr	w8, [x9, #140]
  404860:	sub	w8, w8, #0x1
  404864:	str	w8, [x9, #140]
  404868:	sub	x0, x29, #0x10
  40486c:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  404870:	ldr	x8, [sp, #56]
  404874:	ldr	w8, [x8]
  404878:	sub	w9, w8, #0x1
  40487c:	cmp	w23, w8
  404880:	csel	w23, w23, w9, lt  // lt = tstop
  404884:	cmp	w23, w9
  404888:	b.ge	404968 <printf@plt+0x3468>  // b.tcont
  40488c:	sxtw	x23, w23
  404890:	str	x23, [sp, #64]
  404894:	mov	w23, #0x38                  	// #56
  404898:	cmp	w24, #0x1
  40489c:	b.lt	404928 <printf@plt+0x3428>  // b.tstop
  4048a0:	ldp	x8, x9, [sp, #56]
  4048a4:	ldr	x8, [x8, #40]
  4048a8:	ldr	x8, [x8, x9, lsl #3]
  4048ac:	mov	x9, x24
  4048b0:	add	x8, x8, #0x30
  4048b4:	ldr	w10, [x8]
  4048b8:	sub	w10, w10, #0x7
  4048bc:	cmp	w10, #0x2
  4048c0:	b.cs	404970 <printf@plt+0x3470>  // b.hs, b.nlast
  4048c4:	subs	x9, x9, #0x1
  4048c8:	add	x8, x8, #0x38
  4048cc:	b.ne	4048b4 <printf@plt+0x33b4>  // b.any
  4048d0:	cmp	w24, #0x1
  4048d4:	b.lt	404928 <printf@plt+0x3428>  // b.tstop
  4048d8:	mov	x21, xzr
  4048dc:	mov	w20, wzr
  4048e0:	ldp	x8, x9, [sp, #56]
  4048e4:	ldr	x8, [x8, #40]
  4048e8:	ldr	x8, [x8, x9, lsl #3]
  4048ec:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4048f0:	ldr	x5, [x9, #24]
  4048f4:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4048f8:	ldr	w6, [x9, #140]
  4048fc:	add	x4, x8, x21
  404900:	ldur	w1, [x29, #-44]
  404904:	sub	x3, x29, #0x10
  404908:	mov	x0, x19
  40490c:	mov	w2, w20
  404910:	bl	40abf0 <printf@plt+0x96f0>
  404914:	ldr	x8, [sp, #32]
  404918:	add	x21, x21, #0x38
  40491c:	add	w20, w20, #0x1
  404920:	cmp	x8, x21
  404924:	b.ne	4048e0 <printf@plt+0x33e0>  // b.any
  404928:	ldp	x22, x21, [sp, #56]
  40492c:	ldr	x8, [x22, #48]
  404930:	ldr	x2, [x8, x21, lsl #3]
  404934:	ldur	w20, [x29, #-44]
  404938:	mov	x0, x19
  40493c:	mov	w1, w20
  404940:	bl	40b3bc <printf@plt+0x9ebc>
  404944:	ldrsw	x8, [x22]
  404948:	add	x21, x21, #0x1
  40494c:	add	w20, w20, #0x1
  404950:	str	x21, [sp, #64]
  404954:	sub	x8, x8, #0x1
  404958:	cmp	x21, x8
  40495c:	stur	w20, [x29, #-44]
  404960:	b.lt	404898 <printf@plt+0x3398>  // b.tstop
  404964:	b	404970 <printf@plt+0x3470>
  404968:	str	x23, [sp, #64]
  40496c:	mov	w23, #0x38                  	// #56
  404970:	ldp	x8, x9, [sp, #56]
  404974:	mov	w21, wzr
  404978:	str	wzr, [sp, #28]
  40497c:	ldr	x8, [x8, #40]
  404980:	ldr	x8, [x8, w9, sxtw #3]
  404984:	str	x8, [sp, #48]
  404988:	sxtw	x8, w9
  40498c:	str	x8, [sp, #16]
  404990:	cmp	w27, w25
  404994:	b.eq	4049cc <printf@plt+0x34cc>  // b.none
  404998:	cmp	w27, #0xa
  40499c:	b.eq	4049cc <printf@plt+0x34cc>  // b.none
  4049a0:	ldp	w8, w9, [x29, #-8]
  4049a4:	cmp	w8, w9
  4049a8:	b.lt	4049b8 <printf@plt+0x34b8>  // b.tstop
  4049ac:	sub	x0, x29, #0x10
  4049b0:	bl	41155c <_ZdlPvm@@Base+0x374>
  4049b4:	ldur	w8, [x29, #-8]
  4049b8:	ldur	x9, [x29, #-16]
  4049bc:	add	w10, w8, #0x1
  4049c0:	stur	w10, [x29, #-8]
  4049c4:	strb	w27, [x9, w8, sxtw]
  4049c8:	b	404bac <printf@plt+0x36ac>
  4049cc:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4049d0:	ldr	w28, [x8, #140]
  4049d4:	ldr	x8, [sp, #40]
  4049d8:	cmp	w27, #0xa
  4049dc:	sub	w26, w28, #0x1
  4049e0:	ldrb	w8, [x8]
  4049e4:	csel	w22, w26, w28, eq  // eq = none
  4049e8:	tbz	w8, #6, 4049f4 <printf@plt+0x34f4>
  4049ec:	sub	x0, x29, #0x10
  4049f0:	bl	411cdc <_ZdlPvm@@Base+0xaf4>
  4049f4:	cmp	w21, w24
  4049f8:	b.ge	404a90 <printf@plt+0x3590>  // b.tcont
  4049fc:	ldr	x10, [sp, #48]
  404a00:	smaddl	x8, w21, w23, x10
  404a04:	ldr	w8, [x8, #48]
  404a08:	cmp	w8, #0x5
  404a0c:	sxtw	x8, w21
  404a10:	b.ne	404aa0 <printf@plt+0x35a0>  // b.any
  404a14:	mov	w9, #0x38                  	// #56
  404a18:	add	x25, x8, #0x1
  404a1c:	madd	x20, x8, x9, x10
  404a20:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  404a24:	sub	x0, x29, #0x20
  404a28:	add	x1, x1, #0xb91
  404a2c:	bl	411278 <_ZdlPvm@@Base+0x90>
  404a30:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404a34:	ldr	x5, [x8, #24]
  404a38:	ldur	w1, [x29, #-44]
  404a3c:	sub	x3, x29, #0x20
  404a40:	mov	x0, x19
  404a44:	mov	w2, w21
  404a48:	mov	x4, x20
  404a4c:	mov	w6, w22
  404a50:	bl	40abf0 <printf@plt+0x96f0>
  404a54:	sub	x0, x29, #0x20
  404a58:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404a5c:	ldur	x8, [x29, #-56]
  404a60:	cmp	x8, x25
  404a64:	b.eq	404ab4 <printf@plt+0x35b4>  // b.none
  404a68:	ldr	w8, [x20, #104]
  404a6c:	add	w21, w21, #0x1
  404a70:	add	x25, x25, #0x1
  404a74:	add	x20, x20, #0x38
  404a78:	cmp	w8, #0x5
  404a7c:	b.eq	404a20 <printf@plt+0x3520>  // b.none
  404a80:	ldur	x8, [x29, #-56]
  404a84:	sub	x21, x25, #0x1
  404a88:	cmp	x21, x8
  404a8c:	b	404ac0 <printf@plt+0x35c0>
  404a90:	mov	w20, wzr
  404a94:	cmp	w27, #0xa
  404a98:	b.eq	404ad4 <printf@plt+0x35d4>  // b.none
  404a9c:	b	404b20 <printf@plt+0x3620>
  404aa0:	mov	w20, #0x1                   	// #1
  404aa4:	mov	x21, x8
  404aa8:	cmp	w27, #0xa
  404aac:	b.eq	404ad4 <printf@plt+0x35d4>  // b.none
  404ab0:	b	404b20 <printf@plt+0x3620>
  404ab4:	ldur	x8, [x29, #-56]
  404ab8:	mov	w21, w24
  404abc:	cmp	x25, x8
  404ac0:	cset	w20, lt  // lt = tstop
  404ac4:	ldr	w25, [sp, #24]
  404ac8:	mov	w23, #0x38                  	// #56
  404acc:	cmp	w27, #0xa
  404ad0:	b.ne	404b20 <printf@plt+0x3620>  // b.any
  404ad4:	ldur	w8, [x29, #-8]
  404ad8:	cmp	w8, #0x2
  404adc:	b.ne	404b18 <printf@plt+0x3618>  // b.any
  404ae0:	ldur	x8, [x29, #-16]
  404ae4:	ldrb	w9, [x8]
  404ae8:	cmp	w9, #0x54
  404aec:	b.ne	404b18 <printf@plt+0x3618>  // b.any
  404af0:	ldrb	w8, [x8, #1]
  404af4:	cmp	w8, #0x7b
  404af8:	b.ne	404b18 <printf@plt+0x3618>  // b.any
  404afc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  404b00:	sub	x0, x29, #0x10
  404b04:	add	x1, x1, #0xb91
  404b08:	bl	411420 <_ZdlPvm@@Base+0x238>
  404b0c:	mov	w26, wzr
  404b10:	add	w28, w22, #0x1
  404b14:	b	404bdc <printf@plt+0x36dc>
  404b18:	mov	w27, #0xa                   	// #10
  404b1c:	mov	w28, w26
  404b20:	tbz	w20, #0, 404b50 <printf@plt+0x3650>
  404b24:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404b28:	ldr	x5, [x8, #24]
  404b2c:	ldr	x8, [sp, #48]
  404b30:	smaddl	x4, w21, w23, x8
  404b34:	ldur	w1, [x29, #-44]
  404b38:	sub	x3, x29, #0x10
  404b3c:	mov	x0, x19
  404b40:	mov	w2, w21
  404b44:	mov	w6, w28
  404b48:	bl	40abf0 <printf@plt+0x96f0>
  404b4c:	b	404b90 <printf@plt+0x3690>
  404b50:	ldur	w8, [x29, #-8]
  404b54:	cbz	w8, 404b90 <printf@plt+0x3690>
  404b58:	cmp	w8, #0x2
  404b5c:	b.lt	404b88 <printf@plt+0x3688>  // b.tstop
  404b60:	ldur	x9, [x29, #-16]
  404b64:	ldrb	w10, [x9]
  404b68:	cmp	w10, #0x5c
  404b6c:	b.ne	404b88 <printf@plt+0x3688>  // b.any
  404b70:	ldrb	w9, [x9, #1]
  404b74:	cmp	w9, #0x22
  404b78:	b.ne	404b88 <printf@plt+0x3688>  // b.any
  404b7c:	mov	w8, #0x1                   	// #1
  404b80:	str	w8, [sp, #28]
  404b84:	b	404b90 <printf@plt+0x3690>
  404b88:	ldr	w9, [sp, #28]
  404b8c:	cbz	w9, 404f3c <printf@plt+0x3a3c>
  404b90:	cmp	w27, #0xa
  404b94:	add	w21, w21, #0x1
  404b98:	b.eq	405298 <printf@plt+0x3d98>  // b.none
  404b9c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  404ba0:	sub	x0, x29, #0x10
  404ba4:	add	x1, x1, #0xb91
  404ba8:	bl	411420 <_ZdlPvm@@Base+0x238>
  404bac:	ldur	x0, [x29, #-40]
  404bb0:	bl	4017e4 <printf@plt+0x2e4>
  404bb4:	mov	w27, w0
  404bb8:	cmn	w0, #0x1
  404bbc:	b.ne	404990 <printf@plt+0x3490>  // b.any
  404bc0:	b	405298 <printf@plt+0x3d98>
  404bc4:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  404bc8:	mov	w0, #0x58b                 	// #1419
  404bcc:	add	x1, x1, #0x220
  404bd0:	bl	40f604 <printf@plt+0xe104>
  404bd4:	cmp	w26, #0x7
  404bd8:	b.eq	404ff0 <printf@plt+0x3af0>  // b.none
  404bdc:	ldur	x0, [x29, #-40]
  404be0:	bl	4017e4 <printf@plt+0x2e4>
  404be4:	mov	w27, w0
  404be8:	cmn	w0, #0x1
  404bec:	b.eq	404ff8 <printf@plt+0x3af8>  // b.none
  404bf0:	cmp	w26, #0x6
  404bf4:	b.hi	404bc4 <printf@plt+0x36c4>  // b.pmore
  404bf8:	adrp	x11, 412000 <_ZdlPvm@@Base+0xe18>
  404bfc:	mov	w8, w26
  404c00:	add	x11, x11, #0x1a4
  404c04:	adr	x9, 404c14 <printf@plt+0x3714>
  404c08:	ldrb	w10, [x11, x8]
  404c0c:	add	x9, x9, x10, lsl #2
  404c10:	br	x9
  404c14:	cmp	w27, #0x54
  404c18:	b.eq	404f00 <printf@plt+0x3a00>  // b.none
  404c1c:	cmp	w27, #0x2e
  404c20:	b.ne	404f08 <printf@plt+0x3a08>  // b.any
  404c24:	mov	w26, #0x4                   	// #4
  404c28:	b	404bd4 <printf@plt+0x36d4>
  404c2c:	cmp	w27, #0x6c
  404c30:	b.ne	404db4 <printf@plt+0x38b4>  // b.any
  404c34:	mov	w26, #0x5                   	// #5
  404c38:	b	404bd4 <printf@plt+0x36d4>
  404c3c:	ldp	w8, w9, [x29, #-8]
  404c40:	cmp	w27, #0xa
  404c44:	cset	w26, ne  // ne = any
  404c48:	cmp	w8, w9
  404c4c:	b.lt	404c5c <printf@plt+0x375c>  // b.tstop
  404c50:	sub	x0, x29, #0x10
  404c54:	bl	41155c <_ZdlPvm@@Base+0x374>
  404c58:	ldur	w8, [x29, #-8]
  404c5c:	ldur	x9, [x29, #-16]
  404c60:	add	w10, w8, #0x1
  404c64:	stur	w10, [x29, #-8]
  404c68:	b	404ec0 <printf@plt+0x39c0>
  404c6c:	cmp	w27, #0x7d
  404c70:	b.eq	404e28 <printf@plt+0x3928>  // b.none
  404c74:	ldp	w8, w9, [x29, #-8]
  404c78:	cmp	w8, w9
  404c7c:	b.lt	404c8c <printf@plt+0x378c>  // b.tstop
  404c80:	sub	x0, x29, #0x10
  404c84:	bl	41155c <_ZdlPvm@@Base+0x374>
  404c88:	ldur	w8, [x29, #-8]
  404c8c:	ldur	x9, [x29, #-16]
  404c90:	add	w10, w8, #0x1
  404c94:	stur	w10, [x29, #-8]
  404c98:	mov	w10, #0x54                  	// #84
  404c9c:	strb	w10, [x9, w8, sxtw]
  404ca0:	ldp	w8, w9, [x29, #-8]
  404ca4:	cmp	w8, w9
  404ca8:	b.lt	404f20 <printf@plt+0x3a20>  // b.tstop
  404cac:	sub	x0, x29, #0x10
  404cb0:	bl	41155c <_ZdlPvm@@Base+0x374>
  404cb4:	b	404f1c <printf@plt+0x3a1c>
  404cb8:	ldr	x8, [sp, #40]
  404cbc:	ldrb	w8, [x8]
  404cc0:	tbz	w8, #6, 404e30 <printf@plt+0x3930>
  404cc4:	cmp	w27, #0x20
  404cc8:	b.ne	404e20 <printf@plt+0x3920>  // b.any
  404ccc:	ldur	x0, [x29, #-40]
  404cd0:	bl	4017e4 <printf@plt+0x2e4>
  404cd4:	mov	w27, w0
  404cd8:	b	404cc4 <printf@plt+0x37c4>
  404cdc:	cmp	w27, #0x66
  404ce0:	b.ne	404df8 <printf@plt+0x38f8>  // b.any
  404ce4:	mov	w26, #0x6                   	// #6
  404ce8:	b	404bd4 <printf@plt+0x36d4>
  404cec:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  404cf0:	ldr	w8, [x8, #456]
  404cf4:	cbz	w8, 404ec8 <printf@plt+0x39c8>
  404cf8:	sub	x0, x29, #0x20
  404cfc:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  404d00:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  404d04:	sub	x0, x29, #0x10
  404d08:	add	x1, x1, #0x288
  404d0c:	bl	4115f4 <_ZdlPvm@@Base+0x40c>
  404d10:	cmn	w27, #0x1
  404d14:	b.eq	404d58 <printf@plt+0x3858>  // b.none
  404d18:	ldp	w8, w9, [x29, #-24]
  404d1c:	cmp	w8, w9
  404d20:	b.lt	404d30 <printf@plt+0x3830>  // b.tstop
  404d24:	sub	x0, x29, #0x20
  404d28:	bl	41155c <_ZdlPvm@@Base+0x374>
  404d2c:	ldur	w8, [x29, #-24]
  404d30:	ldur	x9, [x29, #-32]
  404d34:	add	w10, w8, #0x1
  404d38:	cmp	w27, #0xa
  404d3c:	stur	w10, [x29, #-24]
  404d40:	strb	w27, [x9, w8, sxtw]
  404d44:	b.eq	404d58 <printf@plt+0x3858>  // b.none
  404d48:	ldur	x0, [x29, #-40]
  404d4c:	bl	4017e4 <printf@plt+0x2e4>
  404d50:	mov	w27, w0
  404d54:	b	404d10 <printf@plt+0x3810>
  404d58:	ldp	w8, w9, [x29, #-24]
  404d5c:	cmp	w8, w9
  404d60:	b.lt	404d70 <printf@plt+0x3870>  // b.tstop
  404d64:	sub	x0, x29, #0x20
  404d68:	bl	41155c <_ZdlPvm@@Base+0x374>
  404d6c:	ldur	w8, [x29, #-24]
  404d70:	ldur	x9, [x29, #-32]
  404d74:	add	w10, w8, #0x1
  404d78:	stur	w10, [x29, #-24]
  404d7c:	strb	wzr, [x9, w8, sxtw]
  404d80:	ldur	x0, [x29, #-32]
  404d84:	bl	410fa8 <printf@plt+0xfaa8>
  404d88:	ldur	w8, [x29, #-24]
  404d8c:	sub	w1, w8, #0x1
  404d90:	sub	x0, x29, #0x20
  404d94:	bl	411af8 <_ZdlPvm@@Base+0x910>
  404d98:	sub	x0, x29, #0x10
  404d9c:	sub	x1, x29, #0x20
  404da0:	bl	4116cc <_ZdlPvm@@Base+0x4e4>
  404da4:	sub	x0, x29, #0x20
  404da8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  404dac:	mov	w26, wzr
  404db0:	b	404bd4 <printf@plt+0x36d4>
  404db4:	ldp	w8, w9, [x29, #-8]
  404db8:	cmp	w8, w9
  404dbc:	b.lt	404dcc <printf@plt+0x38cc>  // b.tstop
  404dc0:	sub	x0, x29, #0x10
  404dc4:	bl	41155c <_ZdlPvm@@Base+0x374>
  404dc8:	ldur	w8, [x29, #-8]
  404dcc:	ldur	x9, [x29, #-16]
  404dd0:	add	w10, w8, #0x1
  404dd4:	stur	w10, [x29, #-8]
  404dd8:	mov	w10, #0x2e                  	// #46
  404ddc:	strb	w10, [x9, w8, sxtw]
  404de0:	ldp	w8, w9, [x29, #-8]
  404de4:	cmp	w8, w9
  404de8:	b.lt	404f20 <printf@plt+0x3a20>  // b.tstop
  404dec:	sub	x0, x29, #0x10
  404df0:	bl	41155c <_ZdlPvm@@Base+0x374>
  404df4:	b	404f1c <printf@plt+0x3a1c>
  404df8:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  404dfc:	sub	x0, x29, #0x10
  404e00:	add	x1, x1, #0x932
  404e04:	bl	4115f4 <_ZdlPvm@@Base+0x40c>
  404e08:	ldp	w8, w9, [x29, #-8]
  404e0c:	cmp	w8, w9
  404e10:	b.lt	404f20 <printf@plt+0x3a20>  // b.tstop
  404e14:	sub	x0, x29, #0x10
  404e18:	bl	41155c <_ZdlPvm@@Base+0x374>
  404e1c:	b	404f1c <printf@plt+0x3a1c>
  404e20:	cmn	w27, #0x1
  404e24:	b.ne	404e30 <printf@plt+0x3930>  // b.any
  404e28:	mov	w26, #0x3                   	// #3
  404e2c:	b	404bd4 <printf@plt+0x36d4>
  404e30:	cmp	w27, #0xa
  404e34:	b.eq	404b20 <printf@plt+0x3620>  // b.none
  404e38:	cmp	w27, w25
  404e3c:	b.eq	404b20 <printf@plt+0x3620>  // b.none
  404e40:	ldp	w8, w9, [x29, #-8]
  404e44:	cmp	w8, w9
  404e48:	b.lt	404e58 <printf@plt+0x3958>  // b.tstop
  404e4c:	sub	x0, x29, #0x10
  404e50:	bl	41155c <_ZdlPvm@@Base+0x374>
  404e54:	ldur	w8, [x29, #-8]
  404e58:	ldur	x9, [x29, #-16]
  404e5c:	add	w10, w8, #0x1
  404e60:	stur	w10, [x29, #-8]
  404e64:	mov	w10, #0x54                  	// #84
  404e68:	strb	w10, [x9, w8, sxtw]
  404e6c:	ldp	w8, w9, [x29, #-8]
  404e70:	cmp	w8, w9
  404e74:	b.lt	404e84 <printf@plt+0x3984>  // b.tstop
  404e78:	sub	x0, x29, #0x10
  404e7c:	bl	41155c <_ZdlPvm@@Base+0x374>
  404e80:	ldur	w8, [x29, #-8]
  404e84:	ldur	x9, [x29, #-16]
  404e88:	add	w10, w8, #0x1
  404e8c:	stur	w10, [x29, #-8]
  404e90:	mov	w10, #0x7d                  	// #125
  404e94:	strb	w10, [x9, w8, sxtw]
  404e98:	ldp	w8, w9, [x29, #-8]
  404e9c:	cmp	w8, w9
  404ea0:	b.lt	404eb0 <printf@plt+0x39b0>  // b.tstop
  404ea4:	sub	x0, x29, #0x10
  404ea8:	bl	41155c <_ZdlPvm@@Base+0x374>
  404eac:	ldur	w8, [x29, #-8]
  404eb0:	ldur	x9, [x29, #-16]
  404eb4:	add	w10, w8, #0x1
  404eb8:	stur	w10, [x29, #-8]
  404ebc:	mov	w26, #0x1                   	// #1
  404ec0:	strb	w27, [x9, w8, sxtw]
  404ec4:	b	404bd4 <printf@plt+0x36d4>
  404ec8:	cmp	w27, #0x20
  404ecc:	b.eq	404cf8 <printf@plt+0x37f8>  // b.none
  404ed0:	cmp	w27, #0xa
  404ed4:	b.eq	404cf8 <printf@plt+0x37f8>  // b.none
  404ed8:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  404edc:	sub	x0, x29, #0x10
  404ee0:	add	x1, x1, #0x288
  404ee4:	bl	4115f4 <_ZdlPvm@@Base+0x40c>
  404ee8:	ldp	w8, w9, [x29, #-8]
  404eec:	cmp	w8, w9
  404ef0:	b.lt	404eb0 <printf@plt+0x39b0>  // b.tstop
  404ef4:	sub	x0, x29, #0x10
  404ef8:	bl	41155c <_ZdlPvm@@Base+0x374>
  404efc:	b	404eac <printf@plt+0x39ac>
  404f00:	mov	w26, #0x2                   	// #2
  404f04:	b	404bd4 <printf@plt+0x36d4>
  404f08:	ldp	w8, w9, [x29, #-8]
  404f0c:	cmp	w8, w9
  404f10:	b.lt	404f20 <printf@plt+0x3a20>  // b.tstop
  404f14:	sub	x0, x29, #0x10
  404f18:	bl	41155c <_ZdlPvm@@Base+0x374>
  404f1c:	ldur	w8, [x29, #-8]
  404f20:	ldur	x9, [x29, #-16]
  404f24:	add	w10, w8, #0x1
  404f28:	cmp	w27, #0xa
  404f2c:	stur	w10, [x29, #-8]
  404f30:	strb	w27, [x9, w8, sxtw]
  404f34:	cset	w26, ne  // ne = any
  404f38:	b	404bd4 <printf@plt+0x36d4>
  404f3c:	cmp	w27, #0xa
  404f40:	b.ne	404f8c <printf@plt+0x3a8c>  // b.any
  404f44:	ldur	x11, [x29, #-40]
  404f48:	ldp	w8, w9, [x11, #24]
  404f4c:	cmp	w8, w9
  404f50:	b.lt	404f64 <printf@plt+0x3a64>  // b.tstop
  404f54:	ldr	x0, [sp, #8]
  404f58:	bl	41155c <_ZdlPvm@@Base+0x374>
  404f5c:	ldur	x11, [x29, #-40]
  404f60:	ldr	w8, [x11, #24]
  404f64:	ldr	x9, [x11, #16]
  404f68:	add	w10, w8, #0x1
  404f6c:	str	w10, [x11, #24]
  404f70:	mov	w10, #0xa                   	// #10
  404f74:	strb	w10, [x9, w8, sxtw]
  404f78:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404f7c:	ldr	w9, [x10, #140]
  404f80:	ldur	w8, [x29, #-8]
  404f84:	sub	w9, w9, #0x1
  404f88:	str	w9, [x10, #140]
  404f8c:	ldur	w9, [x29, #-4]
  404f90:	cmp	w8, w9
  404f94:	b.lt	404fa4 <printf@plt+0x3aa4>  // b.tstop
  404f98:	sub	x0, x29, #0x10
  404f9c:	bl	41155c <_ZdlPvm@@Base+0x374>
  404fa0:	ldur	w8, [x29, #-8]
  404fa4:	ldur	x9, [x29, #-16]
  404fa8:	add	w10, w8, #0x1
  404fac:	stur	w10, [x29, #-8]
  404fb0:	strb	wzr, [x9, w8, sxtw]
  404fb4:	ldur	x1, [x29, #-16]
  404fb8:	sub	x0, x29, #0x20
  404fbc:	bl	40fb84 <printf@plt+0xe684>
  404fc0:	adrp	x2, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404fc4:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  404fc8:	add	x2, x2, #0x8
  404fcc:	sub	x1, x29, #0x20
  404fd0:	add	x0, x0, #0x959
  404fd4:	mov	x3, x2
  404fd8:	bl	40fdd4 <printf@plt+0xe8d4>
  404fdc:	cmp	w27, #0xa
  404fe0:	b.eq	40528c <printf@plt+0x3d8c>  // b.none
  404fe4:	str	wzr, [sp, #28]
  404fe8:	add	w21, w21, #0x1
  404fec:	b	404b9c <printf@plt+0x369c>
  404ff0:	cmn	w27, #0x1
  404ff4:	b.ne	404b20 <printf@plt+0x3620>  // b.any
  404ff8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  404ffc:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  405000:	add	x1, x1, #0x8
  405004:	add	x0, x0, #0x935
  405008:	mov	x2, x1
  40500c:	mov	x3, x1
  405010:	bl	40fdd4 <printf@plt+0xe8d4>
  405014:	ldur	x22, [x29, #-40]
  405018:	ldur	w26, [x29, #-44]
  40501c:	ldr	x27, [sp, #64]
  405020:	mov	w20, #0x1                   	// #1
  405024:	b	404774 <printf@plt+0x3274>
  405028:	mov	w21, #0xff                  	// #255
  40502c:	b	4050a4 <printf@plt+0x3ba4>
  405030:	mov	w20, w0
  405034:	tst	w0, #0xff
  405038:	b.ne	40504c <printf@plt+0x3b4c>  // b.any
  40503c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  405040:	mov	w0, #0x32                  	// #50
  405044:	add	x1, x1, #0x220
  405048:	bl	40f604 <printf@plt+0xe104>
  40504c:	ldur	x21, [x29, #-40]
  405050:	ldp	w8, w9, [x21, #24]
  405054:	cmp	w8, w9
  405058:	b.lt	405068 <printf@plt+0x3b68>  // b.tstop
  40505c:	ldr	x0, [sp, #8]
  405060:	bl	41155c <_ZdlPvm@@Base+0x374>
  405064:	ldr	w8, [x21, #24]
  405068:	ldr	x10, [x21, #16]
  40506c:	and	w9, w20, #0xff
  405070:	add	w11, w8, #0x1
  405074:	cmp	w9, #0xa
  405078:	str	w11, [x21, #24]
  40507c:	strb	w20, [x10, w8, sxtw]
  405080:	b.eq	404858 <printf@plt+0x3358>  // b.none
  405084:	b	404868 <printf@plt+0x3368>
  405088:	tst	w21, #0xff
  40508c:	b.ne	4050a4 <printf@plt+0x3ba4>  // b.any
  405090:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  405094:	mov	w0, #0x32                  	// #50
  405098:	add	x1, x1, #0x220
  40509c:	bl	40f604 <printf@plt+0xe104>
  4050a0:	mov	w21, wzr
  4050a4:	ldur	x22, [x29, #-40]
  4050a8:	ldur	w26, [x29, #-44]
  4050ac:	mov	x27, x23
  4050b0:	ldp	w8, w9, [x22, #24]
  4050b4:	cmp	w8, w9
  4050b8:	b.lt	4050c8 <printf@plt+0x3bc8>  // b.tstop
  4050bc:	ldr	x0, [sp, #8]
  4050c0:	bl	41155c <_ZdlPvm@@Base+0x374>
  4050c4:	ldr	w8, [x22, #24]
  4050c8:	ldr	x9, [x22, #16]
  4050cc:	add	w10, w8, #0x1
  4050d0:	str	w10, [x22, #24]
  4050d4:	and	w10, w21, #0xff
  4050d8:	cmp	w10, #0xa
  4050dc:	strb	w21, [x9, w8, sxtw]
  4050e0:	b.ne	4050f4 <printf@plt+0x3bf4>  // b.any
  4050e4:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4050e8:	ldr	w8, [x9, #140]
  4050ec:	sub	w8, w8, #0x1
  4050f0:	str	w8, [x9, #140]
  4050f4:	sub	x0, x29, #0x10
  4050f8:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  4050fc:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405100:	ldr	w21, [x8, #140]
  405104:	mov	w20, #0x2e                  	// #46
  405108:	ldp	w8, w9, [x29, #-8]
  40510c:	cmp	w8, w9
  405110:	b.lt	405120 <printf@plt+0x3c20>  // b.tstop
  405114:	sub	x0, x29, #0x10
  405118:	bl	41155c <_ZdlPvm@@Base+0x374>
  40511c:	ldur	w8, [x29, #-8]
  405120:	ldur	x9, [x29, #-16]
  405124:	add	w10, w8, #0x1
  405128:	cmp	w20, #0xa
  40512c:	stur	w10, [x29, #-8]
  405130:	strb	w20, [x9, w8, sxtw]
  405134:	b.eq	40514c <printf@plt+0x3c4c>  // b.none
  405138:	mov	x0, x22
  40513c:	bl	4017e4 <printf@plt+0x2e4>
  405140:	mov	w20, w0
  405144:	cmn	w0, #0x1
  405148:	b.ne	405108 <printf@plt+0x3c08>  // b.any
  40514c:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405150:	ldr	x3, [x8, #24]
  405154:	sub	x2, x29, #0x10
  405158:	mov	x0, x19
  40515c:	mov	w1, w26
  405160:	mov	w4, w21
  405164:	bl	40a430 <printf@plt+0x8f30>
  405168:	ldur	w8, [x29, #-8]
  40516c:	cmp	w8, #0x3
  405170:	b.le	4051e4 <printf@plt+0x3ce4>
  405174:	ldur	x8, [x29, #-16]
  405178:	ldrb	w9, [x8]
  40517c:	cmp	w9, #0x2e
  405180:	b.ne	4051f4 <printf@plt+0x3cf4>  // b.any
  405184:	ldrb	w9, [x8, #1]
  405188:	cmp	w9, #0x54
  40518c:	b.ne	4051f4 <printf@plt+0x3cf4>  // b.any
  405190:	ldur	w9, [x29, #-8]
  405194:	cmp	w9, #0x2
  405198:	b.gt	4051b0 <printf@plt+0x3cb0>
  40519c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  4051a0:	mov	w0, #0x62                  	// #98
  4051a4:	add	x1, x1, #0xa0e
  4051a8:	bl	40f604 <printf@plt+0xe104>
  4051ac:	ldur	x8, [x29, #-16]
  4051b0:	ldrb	w8, [x8, #2]
  4051b4:	cmp	w8, #0x26
  4051b8:	b.ne	4051f4 <printf@plt+0x3cf4>  // b.any
  4051bc:	ldr	x21, [sp, #56]
  4051c0:	ldr	x1, [sp, #40]
  4051c4:	mov	x0, x22
  4051c8:	mov	x2, x21
  4051cc:	bl	403850 <printf@plt+0x2350>
  4051d0:	cmp	x0, #0x0
  4051d4:	cset	w20, eq  // eq = none
  4051d8:	csel	x21, x21, x0, eq  // eq = none
  4051dc:	str	x21, [sp, #56]
  4051e0:	b	4051f8 <printf@plt+0x3cf8>
  4051e4:	mov	w20, wzr
  4051e8:	cmp	w8, #0x3
  4051ec:	b.lt	404774 <printf@plt+0x3274>  // b.tstop
  4051f0:	b	405204 <printf@plt+0x3d04>
  4051f4:	mov	w20, wzr
  4051f8:	ldur	w8, [x29, #-8]
  4051fc:	cmp	w8, #0x3
  405200:	b.lt	404774 <printf@plt+0x3274>  // b.tstop
  405204:	ldur	x8, [x29, #-16]
  405208:	ldrb	w9, [x8]
  40520c:	cmp	w9, #0x2e
  405210:	b.ne	404774 <printf@plt+0x3274>  // b.any
  405214:	ldrb	w9, [x8, #1]
  405218:	cmp	w9, #0x6c
  40521c:	b.ne	404774 <printf@plt+0x3274>  // b.any
  405220:	ldur	w9, [x29, #-8]
  405224:	cmp	w9, #0x2
  405228:	b.gt	405240 <printf@plt+0x3d40>
  40522c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  405230:	mov	w0, #0x62                  	// #98
  405234:	add	x1, x1, #0xa0e
  405238:	bl	40f604 <printf@plt+0xe104>
  40523c:	ldur	x8, [x29, #-16]
  405240:	ldrb	w9, [x8, #2]
  405244:	cmp	w9, #0x66
  405248:	b.ne	404774 <printf@plt+0x3274>  // b.any
  40524c:	ldp	w9, w10, [x29, #-8]
  405250:	cmp	w9, w10
  405254:	b.lt	40475c <printf@plt+0x325c>  // b.tstop
  405258:	sub	x0, x29, #0x10
  40525c:	bl	41155c <_ZdlPvm@@Base+0x374>
  405260:	ldur	w9, [x29, #-8]
  405264:	ldur	x8, [x29, #-16]
  405268:	b	40475c <printf@plt+0x325c>
  40526c:	ldur	w26, [x29, #-44]
  405270:	mov	w1, w26
  405274:	bl	40a51c <printf@plt+0x901c>
  405278:	ldur	x22, [x29, #-40]
  40527c:	mov	w20, wzr
  405280:	mov	x27, x23
  405284:	cbz	w20, 404780 <printf@plt+0x3280>
  405288:	b	405338 <printf@plt+0x3e38>
  40528c:	ldur	x0, [x29, #-40]
  405290:	bl	4017e4 <printf@plt+0x2e4>
  405294:	add	w21, w21, #0x1
  405298:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40529c:	sub	x0, x29, #0x10
  4052a0:	add	x1, x1, #0xb91
  4052a4:	bl	411420 <_ZdlPvm@@Base+0x238>
  4052a8:	ldur	w26, [x29, #-44]
  4052ac:	ldr	x27, [sp, #64]
  4052b0:	cmp	w21, w24
  4052b4:	b.ge	4052fc <printf@plt+0x3dfc>  // b.tcont
  4052b8:	ldr	x8, [sp, #48]
  4052bc:	smaddl	x20, w21, w23, x8
  4052c0:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4052c4:	ldr	w8, [x8, #140]
  4052c8:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  4052cc:	ldr	x5, [x9, #24]
  4052d0:	sub	w6, w8, #0x1
  4052d4:	sub	x3, x29, #0x10
  4052d8:	mov	x0, x19
  4052dc:	mov	w1, w26
  4052e0:	mov	w2, w21
  4052e4:	mov	x4, x20
  4052e8:	bl	40abf0 <printf@plt+0x96f0>
  4052ec:	add	w21, w21, #0x1
  4052f0:	cmp	w24, w21
  4052f4:	add	x20, x20, #0x38
  4052f8:	b.ne	4052c0 <printf@plt+0x3dc0>  // b.any
  4052fc:	ldr	x8, [sp, #56]
  405300:	ldr	x9, [sp, #16]
  405304:	ldr	x8, [x8, #48]
  405308:	ldr	x2, [x8, x9, lsl #3]
  40530c:	mov	x0, x19
  405310:	mov	w1, w26
  405314:	bl	40b3bc <printf@plt+0x9ebc>
  405318:	ldur	x22, [x29, #-40]
  40531c:	mov	w20, wzr
  405320:	add	w26, w26, #0x1
  405324:	add	w27, w27, #0x1
  405328:	b	404774 <printf@plt+0x3274>
  40532c:	ldur	w26, [x29, #-44]
  405330:	mov	w8, wzr
  405334:	b	40533c <printf@plt+0x3e3c>
  405338:	mov	w8, #0x1                   	// #1
  40533c:	ldr	x22, [sp, #56]
  405340:	orr	w9, w8, w26
  405344:	cbz	w9, 405384 <printf@plt+0x3e84>
  405348:	cbnz	w8, 4053a0 <printf@plt+0x3ea0>
  40534c:	subs	w21, w24, #0x1
  405350:	b.le	4053d8 <printf@plt+0x3ed8>
  405354:	mov	x20, xzr
  405358:	b	405368 <printf@plt+0x3e68>
  40535c:	add	x20, x20, #0x1
  405360:	cmp	x21, x20
  405364:	b.eq	4053d8 <printf@plt+0x3ed8>  // b.none
  405368:	ldr	x8, [x22, #8]
  40536c:	ldr	w2, [x8, x20, lsl #2]
  405370:	tbnz	w2, #31, 40535c <printf@plt+0x3e5c>
  405374:	mov	x0, x19
  405378:	mov	w1, w20
  40537c:	bl	40a324 <printf@plt+0x8e24>
  405380:	b	40535c <printf@plt+0x3e5c>
  405384:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405388:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  40538c:	add	x1, x1, #0x8
  405390:	add	x0, x0, #0x97a
  405394:	mov	x2, x1
  405398:	mov	x3, x1
  40539c:	bl	40fdd4 <printf@plt+0xe8d4>
  4053a0:	mov	x0, x19
  4053a4:	bl	40a150 <printf@plt+0x8c50>
  4053a8:	mov	x0, x19
  4053ac:	bl	4111dc <_ZdlPv@@Base>
  4053b0:	mov	x19, xzr
  4053b4:	mov	x0, x19
  4053b8:	ldp	x20, x19, [sp, #208]
  4053bc:	ldp	x22, x21, [sp, #192]
  4053c0:	ldp	x24, x23, [sp, #176]
  4053c4:	ldp	x26, x25, [sp, #160]
  4053c8:	ldp	x28, x27, [sp, #144]
  4053cc:	ldp	x29, x30, [sp, #128]
  4053d0:	add	sp, sp, #0xe0
  4053d4:	ret
  4053d8:	cmp	w24, #0x1
  4053dc:	b.lt	4053b4 <printf@plt+0x3eb4>  // b.tstop
  4053e0:	mov	x20, xzr
  4053e4:	mov	w21, #0x8                   	// #8
  4053e8:	b	4053fc <printf@plt+0x3efc>
  4053ec:	add	x20, x20, #0x1
  4053f0:	cmp	x24, x20
  4053f4:	add	x21, x21, #0x10
  4053f8:	b.eq	405420 <printf@plt+0x3f20>  // b.none
  4053fc:	ldr	x8, [x22, #16]
  405400:	ldr	w9, [x8, x21]
  405404:	cbz	w9, 4053ec <printf@plt+0x3eec>
  405408:	add	x8, x8, x21
  40540c:	sub	x2, x8, #0x8
  405410:	mov	x0, x19
  405414:	mov	w1, w20
  405418:	bl	40a2cc <printf@plt+0x8dcc>
  40541c:	b	4053ec <printf@plt+0x3eec>
  405420:	cmp	w24, #0x1
  405424:	b.lt	4053b4 <printf@plt+0x3eb4>  // b.tstop
  405428:	mov	x20, xzr
  40542c:	b	40543c <printf@plt+0x3f3c>
  405430:	add	x20, x20, #0x1
  405434:	cmp	x24, x20
  405438:	b.eq	405458 <printf@plt+0x3f58>  // b.none
  40543c:	ldr	x8, [x22, #24]
  405440:	ldrb	w8, [x8, x20]
  405444:	cbz	w8, 405430 <printf@plt+0x3f30>
  405448:	mov	x0, x19
  40544c:	mov	w1, w20
  405450:	bl	40a37c <printf@plt+0x8e7c>
  405454:	b	405430 <printf@plt+0x3f30>
  405458:	cmp	w24, #0x1
  40545c:	b.lt	4053b4 <printf@plt+0x3eb4>  // b.tstop
  405460:	mov	x20, xzr
  405464:	b	405474 <printf@plt+0x3f74>
  405468:	add	x20, x20, #0x1
  40546c:	cmp	x24, x20
  405470:	b.eq	4053b4 <printf@plt+0x3eb4>  // b.none
  405474:	ldr	x8, [x22, #32]
  405478:	ldrb	w8, [x8, x20]
  40547c:	cbz	w8, 405468 <printf@plt+0x3f68>
  405480:	mov	x0, x19
  405484:	mov	w1, w20
  405488:	bl	40a3c8 <printf@plt+0x8ec8>
  40548c:	b	405468 <printf@plt+0x3f68>
  405490:	b	4054f8 <printf@plt+0x3ff8>
  405494:	b	4054f8 <printf@plt+0x3ff8>
  405498:	mov	x20, x0
  40549c:	mov	x0, x19
  4054a0:	bl	4111dc <_ZdlPv@@Base>
  4054a4:	mov	x0, x20
  4054a8:	bl	4014a0 <_Unwind_Resume@plt>
  4054ac:	b	4054f8 <printf@plt+0x3ff8>
  4054b0:	b	4054f8 <printf@plt+0x3ff8>
  4054b4:	b	4054f8 <printf@plt+0x3ff8>
  4054b8:	b	4054f8 <printf@plt+0x3ff8>
  4054bc:	b	4054f8 <printf@plt+0x3ff8>
  4054c0:	b	4054f8 <printf@plt+0x3ff8>
  4054c4:	b	4054e8 <printf@plt+0x3fe8>
  4054c8:	b	4054f8 <printf@plt+0x3ff8>
  4054cc:	b	4054f8 <printf@plt+0x3ff8>
  4054d0:	b	4054f8 <printf@plt+0x3ff8>
  4054d4:	b	4054f8 <printf@plt+0x3ff8>
  4054d8:	b	4054f8 <printf@plt+0x3ff8>
  4054dc:	b	4054f8 <printf@plt+0x3ff8>
  4054e0:	b	4054e8 <printf@plt+0x3fe8>
  4054e4:	b	4054f8 <printf@plt+0x3ff8>
  4054e8:	mov	x20, x0
  4054ec:	sub	x0, x29, #0x20
  4054f0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4054f4:	b	4054fc <printf@plt+0x3ffc>
  4054f8:	mov	x20, x0
  4054fc:	sub	x0, x29, #0x10
  405500:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405504:	mov	x0, x20
  405508:	bl	4014a0 <_Unwind_Resume@plt>
  40550c:	sub	sp, sp, #0x80
  405510:	stp	x29, x30, [sp, #32]
  405514:	stp	x28, x27, [sp, #48]
  405518:	stp	x26, x25, [sp, #64]
  40551c:	stp	x24, x23, [sp, #80]
  405520:	stp	x22, x21, [sp, #96]
  405524:	stp	x20, x19, [sp, #112]
  405528:	add	x29, sp, #0x20
  40552c:	adrp	x24, 428000 <_Znam@GLIBCXX_3.4>
  405530:	mov	w19, w0
  405534:	ldr	x8, [x1]
  405538:	ldr	x0, [x24, #440]
  40553c:	mov	x20, x1
  405540:	adrp	x1, 428000 <_Znam@GLIBCXX_3.4>
  405544:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405548:	add	x1, x1, #0x1cc
  40554c:	str	x8, [x9, #144]
  405550:	bl	4014e0 <setbuf@plt>
  405554:	adrp	x21, 412000 <_ZdlPvm@@Base+0xe18>
  405558:	adrp	x22, 412000 <_ZdlPvm@@Base+0xe18>
  40555c:	adrp	x23, 412000 <_ZdlPvm@@Base+0xe18>
  405560:	add	x21, x21, #0x9c2
  405564:	add	x22, x22, #0x1b0
  405568:	adrp	x25, 428000 <_Znam@GLIBCXX_3.4>
  40556c:	mov	w26, #0x1                   	// #1
  405570:	add	x23, x23, #0x220
  405574:	mov	w0, w19
  405578:	mov	x1, x20
  40557c:	mov	x2, x21
  405580:	mov	x3, x22
  405584:	mov	x4, xzr
  405588:	bl	410e98 <printf@plt+0xf998>
  40558c:	cmp	w0, #0x53
  405590:	b.gt	4055ac <printf@plt+0x40ac>
  405594:	cmn	w0, #0x1
  405598:	b.eq	4055e0 <printf@plt+0x40e0>  // b.none
  40559c:	cmp	w0, #0x43
  4055a0:	b.ne	4055c8 <printf@plt+0x40c8>  // b.any
  4055a4:	str	w26, [x25, #456]
  4055a8:	b	405574 <printf@plt+0x4074>
  4055ac:	cmp	w0, #0x54
  4055b0:	b.eq	405574 <printf@plt+0x4074>  // b.none
  4055b4:	cmp	w0, #0x76
  4055b8:	b.eq	4057d0 <printf@plt+0x42d0>  // b.none
  4055bc:	cmp	w0, #0x100
  4055c0:	b.ne	4055d0 <printf@plt+0x40d0>  // b.any
  4055c4:	b	4057ec <printf@plt+0x42ec>
  4055c8:	cmp	w0, #0x3f
  4055cc:	b.eq	405800 <printf@plt+0x4300>  // b.none
  4055d0:	mov	w0, #0x63e                 	// #1598
  4055d4:	mov	x1, x23
  4055d8:	bl	40f604 <printf@plt+0xe104>
  4055dc:	b	405574 <printf@plt+0x4074>
  4055e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4055e4:	add	x0, x0, #0xa4a
  4055e8:	bl	401260 <puts@plt>
  4055ec:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  4055f0:	ldrsw	x8, [x8, #384]
  4055f4:	cmp	w8, w19
  4055f8:	b.ge	405738 <printf@plt+0x4238>  // b.tcont
  4055fc:	add	x26, x20, x8, lsl #3
  405600:	adrp	x20, 412000 <_ZdlPvm@@Base+0xe18>
  405604:	adrp	x22, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405608:	adrp	x23, 412000 <_ZdlPvm@@Base+0xe18>
  40560c:	sub	w27, w19, w8
  405610:	adrp	x28, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405614:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405618:	mov	w21, #0x1                   	// #1
  40561c:	add	x20, x20, #0x6d2
  405620:	add	x22, x22, #0x8
  405624:	add	x23, x23, #0x9f7
  405628:	b	405670 <printf@plt+0x4170>
  40562c:	ldr	x1, [x26]
  405630:	add	x0, sp, #0x10
  405634:	bl	40fb84 <printf@plt+0xe684>
  405638:	ldr	w0, [x25]
  40563c:	bl	401320 <strerror@plt>
  405640:	mov	x1, x0
  405644:	mov	x0, sp
  405648:	bl	40fb84 <printf@plt+0xe684>
  40564c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  405650:	add	x1, sp, #0x10
  405654:	mov	x2, sp
  405658:	add	x0, x0, #0x9e3
  40565c:	mov	x3, x22
  405660:	bl	40fe3c <printf@plt+0xe93c>
  405664:	subs	w27, w27, #0x1
  405668:	add	x26, x26, #0x8
  40566c:	b.eq	40576c <printf@plt+0x426c>  // b.none
  405670:	ldr	x24, [x26]
  405674:	ldrb	w8, [x24]
  405678:	cmp	w8, #0x2d
  40567c:	b.ne	405688 <printf@plt+0x4188>  // b.any
  405680:	ldrb	w8, [x24, #1]
  405684:	cbz	w8, 40570c <printf@plt+0x420c>
  405688:	bl	4013f0 <__errno_location@plt>
  40568c:	mov	x25, x0
  405690:	str	wzr, [x0]
  405694:	mov	x0, x24
  405698:	mov	x1, x20
  40569c:	bl	401410 <fopen@plt>
  4056a0:	cbz	x0, 40562c <printf@plt+0x412c>
  4056a4:	str	w21, [x19, #140]
  4056a8:	ldr	x1, [x26]
  4056ac:	mov	x24, x0
  4056b0:	add	x0, sp, #0x10
  4056b4:	bl	411278 <_ZdlPvm@@Base+0x90>
  4056b8:	ldp	w8, w9, [sp, #24]
  4056bc:	cmp	w8, w9
  4056c0:	b.lt	4056d0 <printf@plt+0x41d0>  // b.tstop
  4056c4:	add	x0, sp, #0x10
  4056c8:	bl	41155c <_ZdlPvm@@Base+0x374>
  4056cc:	ldr	w8, [sp, #24]
  4056d0:	ldr	x9, [sp, #16]
  4056d4:	add	w10, w8, #0x1
  4056d8:	str	w10, [sp, #24]
  4056dc:	strb	wzr, [x9, w8, sxtw]
  4056e0:	add	x0, sp, #0x10
  4056e4:	bl	411134 <printf@plt+0xfc34>
  4056e8:	ldr	x1, [sp, #16]
  4056ec:	mov	x0, x23
  4056f0:	str	x1, [x28, #24]
  4056f4:	bl	401500 <printf@plt>
  4056f8:	mov	x0, x24
  4056fc:	bl	401a90 <printf@plt+0x590>
  405700:	add	x0, sp, #0x10
  405704:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405708:	b	405664 <printf@plt+0x4164>
  40570c:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  405710:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  405714:	add	x8, x8, #0xa9b
  405718:	add	x0, x0, #0xa95
  40571c:	str	x8, [x28, #24]
  405720:	str	w21, [x19, #140]
  405724:	bl	401260 <puts@plt>
  405728:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40572c:	ldr	x0, [x8, #424]
  405730:	bl	401a90 <printf@plt+0x590>
  405734:	b	405664 <printf@plt+0x4164>
  405738:	adrp	x9, 412000 <_ZdlPvm@@Base+0xe18>
  40573c:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  405740:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405744:	add	x9, x9, #0xa9b
  405748:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40574c:	mov	w11, #0x1                   	// #1
  405750:	add	x0, x0, #0xa95
  405754:	str	x9, [x8, #24]
  405758:	str	w11, [x10, #140]
  40575c:	bl	401260 <puts@plt>
  405760:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  405764:	ldr	x0, [x8, #424]
  405768:	bl	401a90 <printf@plt+0x590>
  40576c:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  405770:	ldr	x19, [x8, #432]
  405774:	mov	x0, x19
  405778:	bl	4014b0 <ferror@plt>
  40577c:	cbz	w0, 4057a0 <printf@plt+0x42a0>
  405780:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405784:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  405788:	add	x1, x1, #0x8
  40578c:	add	x0, x0, #0xa01
  405790:	mov	x2, x1
  405794:	mov	x3, x1
  405798:	bl	40fe3c <printf@plt+0xe93c>
  40579c:	b	4057ac <printf@plt+0x42ac>
  4057a0:	mov	x0, x19
  4057a4:	bl	4013d0 <fflush@plt>
  4057a8:	tbnz	w0, #31, 405780 <printf@plt+0x4280>
  4057ac:	ldp	x20, x19, [sp, #112]
  4057b0:	ldp	x22, x21, [sp, #96]
  4057b4:	ldp	x24, x23, [sp, #80]
  4057b8:	ldp	x26, x25, [sp, #64]
  4057bc:	ldp	x28, x27, [sp, #48]
  4057c0:	ldp	x29, x30, [sp, #32]
  4057c4:	mov	w0, wzr
  4057c8:	add	sp, sp, #0x80
  4057cc:	ret
  4057d0:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  4057d4:	ldr	x1, [x8, #416]
  4057d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0xe18>
  4057dc:	add	x0, x0, #0x9c7
  4057e0:	bl	401500 <printf@plt>
  4057e4:	mov	w0, wzr
  4057e8:	bl	401480 <exit@plt>
  4057ec:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  4057f0:	ldr	x0, [x8, #432]
  4057f4:	bl	405824 <printf@plt+0x4324>
  4057f8:	mov	w0, wzr
  4057fc:	bl	401480 <exit@plt>
  405800:	ldr	x0, [x24, #440]
  405804:	bl	405824 <printf@plt+0x4324>
  405808:	mov	w0, #0x1                   	// #1
  40580c:	bl	401480 <exit@plt>
  405810:	mov	x19, x0
  405814:	add	x0, sp, #0x10
  405818:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40581c:	mov	x0, x19
  405820:	bl	4014a0 <_Unwind_Resume@plt>
  405824:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  405828:	ldr	x2, [x8, #144]
  40582c:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  405830:	add	x1, x1, #0xa2a
  405834:	b	4012a0 <fprintf@plt>
  405838:	ldrsw	x2, [x0, #8]
  40583c:	cbz	w2, 405854 <printf@plt+0x4354>
  405840:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  405844:	ldr	x0, [x0]
  405848:	ldr	x3, [x8, #432]
  40584c:	mov	w1, #0x1                   	// #1
  405850:	b	401490 <fwrite@plt>
  405854:	ret
  405858:	stp	x29, x30, [sp, #-32]!
  40585c:	stp	x20, x19, [sp, #16]
  405860:	mov	x29, sp
  405864:	mov	x19, x0
  405868:	ldr	x0, [x0, #56]
  40586c:	bl	4058f8 <printf@plt+0x43f8>
  405870:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  405874:	ldr	x0, [x19, #64]
  405878:	ldr	x1, [x20, #432]
  40587c:	bl	401240 <fputs@plt>
  405880:	ldr	x19, [x19, #56]
  405884:	ldr	w8, [x19, #16]
  405888:	cbz	w8, 4058a4 <printf@plt+0x43a4>
  40588c:	ldr	x3, [x20, #432]
  405890:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405894:	add	x0, x0, #0xeb1
  405898:	mov	w1, #0xc                   	// #12
  40589c:	mov	w2, #0x1                   	// #1
  4058a0:	bl	401490 <fwrite@plt>
  4058a4:	ldrh	w8, [x19, #2]
  4058a8:	cbz	w8, 4058c4 <printf@plt+0x43c4>
  4058ac:	ldr	x3, [x20, #432]
  4058b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4058b4:	add	x0, x0, #0xebe
  4058b8:	mov	w1, #0xb                   	// #11
  4058bc:	mov	w2, #0x1                   	// #1
  4058c0:	bl	401490 <fwrite@plt>
  4058c4:	ldrb	w8, [x19, #45]
  4058c8:	cbz	w8, 4058ec <printf@plt+0x43ec>
  4058cc:	ldr	x3, [x20, #432]
  4058d0:	ldp	x20, x19, [sp, #16]
  4058d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4058d8:	add	x0, x0, #0xe3d
  4058dc:	mov	w1, #0x7                   	// #7
  4058e0:	mov	w2, #0x1                   	// #1
  4058e4:	ldp	x29, x30, [sp], #32
  4058e8:	b	401490 <fwrite@plt>
  4058ec:	ldp	x20, x19, [sp, #16]
  4058f0:	ldp	x29, x30, [sp], #32
  4058f4:	ret
  4058f8:	sub	sp, sp, #0x30
  4058fc:	stp	x29, x30, [sp, #16]
  405900:	stp	x20, x19, [sp, #32]
  405904:	add	x29, sp, #0x10
  405908:	ldr	w8, [x0, #16]
  40590c:	mov	x19, x0
  405910:	cbz	w8, 405938 <printf@plt+0x4438>
  405914:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405918:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40591c:	add	x2, x2, #0x1d8
  405920:	add	x1, x19, #0x8
  405924:	add	x0, x0, #0xea6
  405928:	mov	x3, x2
  40592c:	mov	x4, x2
  405930:	mov	x5, x2
  405934:	bl	405e4c <printf@plt+0x494c>
  405938:	ldrh	w8, [x19, #2]
  40593c:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  405940:	cbz	w8, 4059b4 <printf@plt+0x44b4>
  405944:	ldr	x3, [x20, #432]
  405948:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40594c:	add	x0, x0, #0xead
  405950:	mov	w1, #0x3                   	// #3
  405954:	mov	w2, #0x1                   	// #1
  405958:	bl	401490 <fwrite@plt>
  40595c:	ldrsh	w8, [x19]
  405960:	cmp	w8, #0x0
  405964:	b.le	405978 <printf@plt+0x4478>
  405968:	mov	w0, #0x2b                  	// #43
  40596c:	ldr	x1, [x20, #432]
  405970:	bl	4012b0 <putc@plt>
  405974:	b	40597c <printf@plt+0x447c>
  405978:	tbnz	w8, #31, 4059e4 <printf@plt+0x44e4>
  40597c:	ldrsh	w0, [x19, #2]
  405980:	mov	x8, sp
  405984:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  405988:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40598c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405990:	add	x2, x2, #0x1d8
  405994:	add	x0, x0, #0xea9
  405998:	mov	x1, sp
  40599c:	mov	x3, x2
  4059a0:	mov	x4, x2
  4059a4:	mov	x5, x2
  4059a8:	bl	405e4c <printf@plt+0x494c>
  4059ac:	mov	x0, sp
  4059b0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4059b4:	ldrb	w8, [x19, #45]
  4059b8:	cbz	w8, 4059d4 <printf@plt+0x44d4>
  4059bc:	ldr	x3, [x20, #432]
  4059c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4059c4:	add	x0, x0, #0xe15
  4059c8:	mov	w1, #0x8                   	// #8
  4059cc:	mov	w2, #0x1                   	// #1
  4059d0:	bl	401490 <fwrite@plt>
  4059d4:	ldp	x20, x19, [sp, #32]
  4059d8:	ldp	x29, x30, [sp, #16]
  4059dc:	add	sp, sp, #0x30
  4059e0:	ret
  4059e4:	mov	w0, #0x2d                  	// #45
  4059e8:	b	40596c <printf@plt+0x446c>
  4059ec:	mov	x19, x0
  4059f0:	mov	x0, sp
  4059f4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4059f8:	mov	x0, x19
  4059fc:	bl	4014a0 <_Unwind_Resume@plt>
  405a00:	stp	x29, x30, [sp, #-32]!
  405a04:	stp	x20, x19, [sp, #16]
  405a08:	ldr	w8, [x0, #16]
  405a0c:	mov	x19, x0
  405a10:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  405a14:	mov	x29, sp
  405a18:	cbz	w8, 405a34 <printf@plt+0x4534>
  405a1c:	ldr	x3, [x20, #432]
  405a20:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405a24:	add	x0, x0, #0xeb1
  405a28:	mov	w1, #0xc                   	// #12
  405a2c:	mov	w2, #0x1                   	// #1
  405a30:	bl	401490 <fwrite@plt>
  405a34:	ldrh	w8, [x19, #2]
  405a38:	cbz	w8, 405a54 <printf@plt+0x4554>
  405a3c:	ldr	x3, [x20, #432]
  405a40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405a44:	add	x0, x0, #0xebe
  405a48:	mov	w1, #0xb                   	// #11
  405a4c:	mov	w2, #0x1                   	// #1
  405a50:	bl	401490 <fwrite@plt>
  405a54:	ldrb	w8, [x19, #45]
  405a58:	cbz	w8, 405a7c <printf@plt+0x457c>
  405a5c:	ldr	x3, [x20, #432]
  405a60:	ldp	x20, x19, [sp, #16]
  405a64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405a68:	add	x0, x0, #0xe3d
  405a6c:	mov	w1, #0x7                   	// #7
  405a70:	mov	w2, #0x1                   	// #1
  405a74:	ldp	x29, x30, [sp], #32
  405a78:	b	401490 <fwrite@plt>
  405a7c:	ldp	x20, x19, [sp, #16]
  405a80:	ldp	x29, x30, [sp], #32
  405a84:	ret
  405a88:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  405a8c:	add	x8, x8, #0xad8
  405a90:	mov	w9, #0xffffffff            	// #-1
  405a94:	mov	x10, #0xffffffffffffffff    	// #-1
  405a98:	stp	x8, xzr, [x0]
  405a9c:	str	w9, [x0, #16]
  405aa0:	stp	xzr, x10, [x0, #24]
  405aa4:	stp	x10, x1, [x0, #40]
  405aa8:	str	x2, [x0, #56]
  405aac:	ret
  405ab0:	brk	#0x1
  405ab4:	mov	w0, wzr
  405ab8:	ret
  405abc:	ret
  405ac0:	mov	x0, xzr
  405ac4:	ret
  405ac8:	mov	x0, xzr
  405acc:	ret
  405ad0:	mov	x0, xzr
  405ad4:	ret
  405ad8:	ret
  405adc:	ldr	x8, [x0, #24]
  405ae0:	ldr	w1, [x0, #16]
  405ae4:	mov	x0, x8
  405ae8:	b	405aec <printf@plt+0x45ec>
  405aec:	sub	sp, sp, #0x60
  405af0:	stp	x29, x30, [sp, #48]
  405af4:	stp	x22, x21, [sp, #64]
  405af8:	stp	x20, x19, [sp, #80]
  405afc:	add	x29, sp, #0x30
  405b00:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405b04:	ldr	w8, [x21, #488]
  405b08:	mov	w20, w1
  405b0c:	mov	x19, x0
  405b10:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405b14:	cbnz	w8, 405b2c <printf@plt+0x462c>
  405b18:	ldr	x1, [x22, #760]
  405b1c:	cbz	x1, 405b2c <printf@plt+0x462c>
  405b20:	mov	x0, x19
  405b24:	bl	401420 <strcmp@plt>
  405b28:	cbz	w0, 405bd8 <printf@plt+0x46d8>
  405b2c:	sub	x0, x29, #0x10
  405b30:	mov	x1, x19
  405b34:	bl	411278 <_ZdlPvm@@Base+0x90>
  405b38:	ldp	w8, w9, [x29, #-8]
  405b3c:	cmp	w8, w9
  405b40:	b.lt	405b50 <printf@plt+0x4650>  // b.tstop
  405b44:	sub	x0, x29, #0x10
  405b48:	bl	41155c <_ZdlPvm@@Base+0x374>
  405b4c:	ldur	w8, [x29, #-8]
  405b50:	ldur	x9, [x29, #-16]
  405b54:	add	w10, w8, #0x1
  405b58:	stur	w10, [x29, #-8]
  405b5c:	strb	wzr, [x9, w8, sxtw]
  405b60:	sub	x0, x29, #0x10
  405b64:	bl	411134 <printf@plt+0xfc34>
  405b68:	add	x8, sp, #0x10
  405b6c:	mov	w0, w20
  405b70:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  405b74:	ldur	x1, [x29, #-16]
  405b78:	mov	x0, sp
  405b7c:	bl	411278 <_ZdlPvm@@Base+0x90>
  405b80:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405b84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  405b88:	add	x3, x3, #0x1d8
  405b8c:	add	x0, x0, #0x211
  405b90:	add	x1, sp, #0x10
  405b94:	mov	x2, sp
  405b98:	mov	x4, x3
  405b9c:	mov	x5, x3
  405ba0:	bl	405e4c <printf@plt+0x494c>
  405ba4:	mov	x0, sp
  405ba8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405bac:	add	x0, sp, #0x10
  405bb0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405bb4:	str	x19, [x22, #760]
  405bb8:	str	wzr, [x21, #488]
  405bbc:	sub	x0, x29, #0x10
  405bc0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405bc4:	ldp	x20, x19, [sp, #80]
  405bc8:	ldp	x22, x21, [sp, #64]
  405bcc:	ldp	x29, x30, [sp, #48]
  405bd0:	add	sp, sp, #0x60
  405bd4:	ret
  405bd8:	sub	x8, x29, #0x10
  405bdc:	mov	w0, w20
  405be0:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  405be4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405be8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  405bec:	add	x2, x2, #0x1d8
  405bf0:	add	x0, x0, #0x209
  405bf4:	sub	x1, x29, #0x10
  405bf8:	mov	x3, x2
  405bfc:	mov	x4, x2
  405c00:	mov	x5, x2
  405c04:	bl	405e4c <printf@plt+0x494c>
  405c08:	b	405bbc <printf@plt+0x46bc>
  405c0c:	b	405c34 <printf@plt+0x4734>
  405c10:	mov	x19, x0
  405c14:	mov	x0, sp
  405c18:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405c1c:	b	405c24 <printf@plt+0x4724>
  405c20:	mov	x19, x0
  405c24:	add	x0, sp, #0x10
  405c28:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405c2c:	b	405c38 <printf@plt+0x4738>
  405c30:	b	405c34 <printf@plt+0x4734>
  405c34:	mov	x19, x0
  405c38:	sub	x0, x29, #0x10
  405c3c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405c40:	mov	x0, x19
  405c44:	bl	4014a0 <_Unwind_Resume@plt>
  405c48:	mov	w0, #0xffffffff            	// #-1
  405c4c:	ret
  405c50:	ret
  405c54:	ret
  405c58:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  405c5c:	mov	w8, #0xffffffff            	// #-1
  405c60:	mov	x9, #0xffffffffffffffff    	// #-1
  405c64:	add	x10, x10, #0xb50
  405c68:	stp	x1, x2, [x0, #48]
  405c6c:	str	w8, [x0, #16]
  405c70:	stp	xzr, x9, [x0, #24]
  405c74:	str	x9, [x0, #40]
  405c78:	stp	x10, xzr, [x0]
  405c7c:	ret
  405c80:	ret
  405c84:	ret
  405c88:	sub	sp, sp, #0x30
  405c8c:	stp	x29, x30, [sp, #16]
  405c90:	stp	x20, x19, [sp, #32]
  405c94:	add	x29, sp, #0x10
  405c98:	ldp	w2, w8, [x0, #32]
  405c9c:	cmp	w2, w8
  405ca0:	b.eq	405e00 <printf@plt+0x4900>  // b.none
  405ca4:	ldr	x8, [x0, #56]
  405ca8:	mov	x19, x0
  405cac:	ldr	w8, [x8, #40]
  405cb0:	cbz	w8, 405d10 <printf@plt+0x4810>
  405cb4:	cmp	w8, #0x2
  405cb8:	b.eq	405db0 <printf@plt+0x48b0>  // b.none
  405cbc:	cmp	w8, #0x1
  405cc0:	b.ne	405e10 <printf@plt+0x4910>  // b.any
  405cc4:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405cc8:	add	x19, x19, #0x2ad
  405ccc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  405cd0:	add	x1, x1, #0x8de
  405cd4:	mov	x0, x19
  405cd8:	bl	401340 <sprintf@plt>
  405cdc:	mov	x0, sp
  405ce0:	mov	x1, x19
  405ce4:	bl	411278 <_ZdlPvm@@Base+0x90>
  405ce8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405cec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405cf0:	add	x2, x2, #0x1d8
  405cf4:	add	x0, x0, #0xad8
  405cf8:	mov	x1, sp
  405cfc:	mov	x3, x2
  405d00:	mov	x4, x2
  405d04:	mov	x5, x2
  405d08:	bl	405e4c <printf@plt+0x494c>
  405d0c:	b	405df8 <printf@plt+0x48f8>
  405d10:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405d14:	add	x20, x20, #0x2ad
  405d18:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  405d1c:	add	x1, x1, #0x8de
  405d20:	mov	x0, x20
  405d24:	bl	401340 <sprintf@plt>
  405d28:	mov	x0, sp
  405d2c:	mov	x1, x20
  405d30:	bl	411278 <_ZdlPvm@@Base+0x90>
  405d34:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405d38:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405d3c:	add	x2, x2, #0x1d8
  405d40:	add	x0, x0, #0xad8
  405d44:	mov	x1, sp
  405d48:	mov	x3, x2
  405d4c:	mov	x4, x2
  405d50:	mov	x5, x2
  405d54:	bl	405e4c <printf@plt+0x494c>
  405d58:	mov	x0, sp
  405d5c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405d60:	ldr	w2, [x19, #32]
  405d64:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405d68:	add	x19, x19, #0x2ad
  405d6c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  405d70:	add	x1, x1, #0x8de
  405d74:	mov	x0, x19
  405d78:	bl	401340 <sprintf@plt>
  405d7c:	mov	x0, sp
  405d80:	mov	x1, x19
  405d84:	bl	411278 <_ZdlPvm@@Base+0x90>
  405d88:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405d8c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405d90:	add	x2, x2, #0x1d8
  405d94:	add	x0, x0, #0xae6
  405d98:	mov	x1, sp
  405d9c:	mov	x3, x2
  405da0:	mov	x4, x2
  405da4:	mov	x5, x2
  405da8:	bl	405e4c <printf@plt+0x494c>
  405dac:	b	405df8 <printf@plt+0x48f8>
  405db0:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405db4:	add	x19, x19, #0x2ad
  405db8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  405dbc:	add	x1, x1, #0x8de
  405dc0:	mov	x0, x19
  405dc4:	bl	401340 <sprintf@plt>
  405dc8:	mov	x0, sp
  405dcc:	mov	x1, x19
  405dd0:	bl	411278 <_ZdlPvm@@Base+0x90>
  405dd4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405dd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405ddc:	add	x2, x2, #0x1d8
  405de0:	add	x0, x0, #0xb03
  405de4:	mov	x1, sp
  405de8:	mov	x3, x2
  405dec:	mov	x4, x2
  405df0:	mov	x5, x2
  405df4:	bl	405e4c <printf@plt+0x494c>
  405df8:	mov	x0, sp
  405dfc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405e00:	ldp	x20, x19, [sp, #32]
  405e04:	ldp	x29, x30, [sp, #16]
  405e08:	add	sp, sp, #0x30
  405e0c:	ret
  405e10:	ldp	x20, x19, [sp, #32]
  405e14:	ldp	x29, x30, [sp, #16]
  405e18:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  405e1c:	add	x1, x1, #0xb26
  405e20:	mov	w0, #0x1a8                 	// #424
  405e24:	add	sp, sp, #0x30
  405e28:	b	40f604 <printf@plt+0xe104>
  405e2c:	b	405e38 <printf@plt+0x4938>
  405e30:	b	405e38 <printf@plt+0x4938>
  405e34:	b	405e38 <printf@plt+0x4938>
  405e38:	mov	x19, x0
  405e3c:	mov	x0, sp
  405e40:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  405e44:	mov	x0, x19
  405e48:	bl	4014a0 <_Unwind_Resume@plt>
  405e4c:	stp	x29, x30, [sp, #-96]!
  405e50:	str	x27, [sp, #16]
  405e54:	stp	x26, x25, [sp, #32]
  405e58:	stp	x24, x23, [sp, #48]
  405e5c:	stp	x22, x21, [sp, #64]
  405e60:	stp	x20, x19, [sp, #80]
  405e64:	mov	x29, sp
  405e68:	cbz	x0, 405f7c <printf@plt+0x4a7c>
  405e6c:	adrp	x24, 413000 <_ZdlPvm@@Base+0x1e18>
  405e70:	adrp	x25, 412000 <_ZdlPvm@@Base+0xe18>
  405e74:	mov	x19, x5
  405e78:	mov	x20, x4
  405e7c:	mov	x21, x3
  405e80:	mov	x22, x2
  405e84:	mov	x23, x1
  405e88:	add	x24, x24, #0xb26
  405e8c:	add	x25, x25, #0xaa0
  405e90:	adrp	x26, 428000 <_Znam@GLIBCXX_3.4>
  405e94:	b	405eac <printf@plt+0x49ac>
  405e98:	ldr	x0, [x23]
  405e9c:	ldr	x3, [x26, #432]
  405ea0:	mov	w1, #0x1                   	// #1
  405ea4:	bl	401490 <fwrite@plt>
  405ea8:	mov	x0, x27
  405eac:	mov	x27, x0
  405eb0:	ldrb	w8, [x27], #1
  405eb4:	cmp	w8, #0x25
  405eb8:	b.eq	405ed4 <printf@plt+0x49d4>  // b.none
  405ebc:	cbz	w8, 405f7c <printf@plt+0x4a7c>
  405ec0:	ldr	x1, [x26, #432]
  405ec4:	mov	w0, w8
  405ec8:	bl	4012b0 <putc@plt>
  405ecc:	mov	x0, x27
  405ed0:	b	405eac <printf@plt+0x49ac>
  405ed4:	ldrb	w8, [x0, #1]
  405ed8:	add	x27, x0, #0x2
  405edc:	sub	w8, w8, #0x25
  405ee0:	cmp	w8, #0x14
  405ee4:	b.hi	405f08 <printf@plt+0x4a08>  // b.pmore
  405ee8:	adr	x9, 405eac <printf@plt+0x49ac>
  405eec:	ldrb	w10, [x25, x8]
  405ef0:	add	x9, x9, x10, lsl #2
  405ef4:	mov	x0, x27
  405ef8:	br	x9
  405efc:	ldr	x1, [x26, #432]
  405f00:	mov	w0, #0x25                  	// #37
  405f04:	b	405ec8 <printf@plt+0x49c8>
  405f08:	mov	w0, #0xbc2                 	// #3010
  405f0c:	mov	x1, x24
  405f10:	bl	40f604 <printf@plt+0xe104>
  405f14:	mov	x0, x27
  405f18:	b	405eac <printf@plt+0x49ac>
  405f1c:	ldrsw	x2, [x22, #8]
  405f20:	mov	x0, x27
  405f24:	cbz	w2, 405eac <printf@plt+0x49ac>
  405f28:	ldr	x0, [x22]
  405f2c:	b	405e9c <printf@plt+0x499c>
  405f30:	ldrsw	x2, [x21, #8]
  405f34:	mov	x0, x27
  405f38:	cbz	w2, 405eac <printf@plt+0x49ac>
  405f3c:	ldr	x0, [x21]
  405f40:	b	405e9c <printf@plt+0x499c>
  405f44:	ldrsw	x2, [x20, #8]
  405f48:	mov	x0, x27
  405f4c:	cbz	w2, 405eac <printf@plt+0x49ac>
  405f50:	ldr	x0, [x20]
  405f54:	b	405e9c <printf@plt+0x499c>
  405f58:	ldrsw	x2, [x19, #8]
  405f5c:	mov	x0, x27
  405f60:	cbz	w2, 405eac <printf@plt+0x49ac>
  405f64:	ldr	x0, [x19]
  405f68:	b	405e9c <printf@plt+0x499c>
  405f6c:	ldrsw	x2, [x23, #8]
  405f70:	mov	x0, x27
  405f74:	cbz	w2, 405eac <printf@plt+0x49ac>
  405f78:	b	405e98 <printf@plt+0x4998>
  405f7c:	ldp	x20, x19, [sp, #80]
  405f80:	ldp	x22, x21, [sp, #64]
  405f84:	ldp	x24, x23, [sp, #48]
  405f88:	ldp	x26, x25, [sp, #32]
  405f8c:	ldr	x27, [sp, #16]
  405f90:	ldp	x29, x30, [sp], #96
  405f94:	ret
  405f98:	stp	x29, x30, [sp, #-32]!
  405f9c:	stp	x20, x19, [sp, #16]
  405fa0:	mov	x29, sp
  405fa4:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  405fa8:	add	x20, x20, #0x2ad
  405fac:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  405fb0:	mov	w2, w0
  405fb4:	add	x1, x1, #0x8de
  405fb8:	mov	x0, x20
  405fbc:	mov	x19, x8
  405fc0:	bl	401340 <sprintf@plt>
  405fc4:	mov	x0, x19
  405fc8:	mov	x1, x20
  405fcc:	ldp	x20, x19, [sp, #16]
  405fd0:	ldp	x29, x30, [sp], #32
  405fd4:	b	411278 <_ZdlPvm@@Base+0x90>
  405fd8:	stp	x29, x30, [sp, #-32]!
  405fdc:	stp	x20, x19, [sp, #16]
  405fe0:	mov	x29, sp
  405fe4:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  405fe8:	ldr	x3, [x20, #432]
  405fec:	mov	x19, x0
  405ff0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  405ff4:	add	x0, x0, #0xb40
  405ff8:	mov	w1, #0x3                   	// #3
  405ffc:	mov	w2, #0x1                   	// #1
  406000:	bl	401490 <fwrite@plt>
  406004:	ldr	x8, [x19]
  406008:	mov	x0, x19
  40600c:	ldr	x8, [x8, #104]
  406010:	blr	x8
  406014:	ldr	x1, [x20, #432]
  406018:	mov	w0, #0xa                   	// #10
  40601c:	bl	4012b0 <putc@plt>
  406020:	ldr	x0, [x19, #24]
  406024:	ldr	w1, [x19, #16]
  406028:	bl	405aec <printf@plt+0x45ec>
  40602c:	ldr	x3, [x20, #432]
  406030:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406034:	add	x0, x0, #0xb60
  406038:	mov	w1, #0x2                   	// #2
  40603c:	mov	w2, #0x1                   	// #1
  406040:	bl	401490 <fwrite@plt>
  406044:	ldr	x8, [x19]
  406048:	mov	x0, x19
  40604c:	mov	w1, wzr
  406050:	ldr	x8, [x8, #112]
  406054:	blr	x8
  406058:	ldr	x1, [x20, #432]
  40605c:	ldp	x20, x19, [sp, #16]
  406060:	mov	w0, #0xa                   	// #10
  406064:	ldp	x29, x30, [sp], #32
  406068:	b	4012b0 <putc@plt>
  40606c:	ret
  406070:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  406074:	mov	w8, #0xffffffff            	// #-1
  406078:	mov	x9, #0xffffffffffffffff    	// #-1
  40607c:	add	x10, x10, #0xbd8
  406080:	stp	x1, x2, [x0, #48]
  406084:	str	w8, [x0, #16]
  406088:	stp	xzr, x9, [x0, #24]
  40608c:	str	x9, [x0, #40]
  406090:	stp	x10, xzr, [x0]
  406094:	ret
  406098:	mov	w0, wzr
  40609c:	ret
  4060a0:	mov	w8, #0xffffffff            	// #-1
  4060a4:	str	w8, [x0, #16]
  4060a8:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  4060ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4060b0:	add	x8, x8, #0xc60
  4060b4:	stp	xzr, x9, [x0, #24]
  4060b8:	stp	x9, x1, [x0, #40]
  4060bc:	stp	x8, xzr, [x0]
  4060c0:	stp	x2, x3, [x0, #56]
  4060c4:	ret
  4060c8:	stp	x29, x30, [sp, #-32]!
  4060cc:	str	x19, [sp, #16]
  4060d0:	mov	x19, x0
  4060d4:	ldr	x0, [x0, #64]
  4060d8:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  4060dc:	add	x8, x8, #0xc60
  4060e0:	mov	x29, sp
  4060e4:	str	x8, [x19]
  4060e8:	bl	4012e0 <free@plt>
  4060ec:	mov	x0, x19
  4060f0:	ldr	x19, [sp, #16]
  4060f4:	ldp	x29, x30, [sp], #32
  4060f8:	b	4111dc <_ZdlPv@@Base>
  4060fc:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  406100:	mov	w8, #0xffffffff            	// #-1
  406104:	mov	x9, #0xffffffffffffffff    	// #-1
  406108:	add	x10, x10, #0xce8
  40610c:	stp	x2, x3, [x0, #56]
  406110:	str	w8, [x0, #16]
  406114:	stp	xzr, x9, [x0, #24]
  406118:	stp	x9, x1, [x0, #40]
  40611c:	stp	x10, xzr, [x0]
  406120:	ret
  406124:	sub	sp, sp, #0x40
  406128:	stp	x29, x30, [sp, #16]
  40612c:	stp	x22, x21, [sp, #32]
  406130:	stp	x20, x19, [sp, #48]
  406134:	add	x29, sp, #0x10
  406138:	ldr	w2, [x0, #40]
  40613c:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406140:	add	x20, x20, #0x2bb
  406144:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406148:	mov	x19, x0
  40614c:	add	x1, x1, #0x8e4
  406150:	mov	x0, x20
  406154:	bl	401340 <sprintf@plt>
  406158:	mov	x0, sp
  40615c:	mov	x1, x20
  406160:	bl	411278 <_ZdlPvm@@Base+0x90>
  406164:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406168:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40616c:	add	x2, x2, #0x1d8
  406170:	add	x0, x0, #0xb44
  406174:	mov	x1, sp
  406178:	mov	x3, x2
  40617c:	mov	x4, x2
  406180:	mov	x5, x2
  406184:	bl	405e4c <printf@plt+0x494c>
  406188:	mov	x0, sp
  40618c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406190:	ldr	x0, [x19, #56]
  406194:	bl	4058f8 <printf@plt+0x43f8>
  406198:	ldp	w22, w20, [x19, #40]
  40619c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4061a0:	add	x21, x21, #0x23a
  4061a4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4061a8:	add	x1, x1, #0x8bf
  4061ac:	mov	x0, x21
  4061b0:	mov	w2, w22
  4061b4:	bl	401340 <sprintf@plt>
  4061b8:	cmp	w20, w22
  4061bc:	b.eq	4061dc <printf@plt+0x4cdc>  // b.none
  4061c0:	mov	x0, x21
  4061c4:	bl	401290 <strlen@plt>
  4061c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4061cc:	add	x0, x21, x0
  4061d0:	add	x1, x1, #0x8b1
  4061d4:	mov	w2, w20
  4061d8:	bl	401340 <sprintf@plt>
  4061dc:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4061e0:	add	x1, x1, #0x23a
  4061e4:	mov	x0, sp
  4061e8:	bl	411278 <_ZdlPvm@@Base+0x90>
  4061ec:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4061f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4061f4:	add	x2, x2, #0x1d8
  4061f8:	add	x0, x0, #0xb51
  4061fc:	mov	x1, sp
  406200:	mov	x3, x2
  406204:	mov	x4, x2
  406208:	mov	x5, x2
  40620c:	bl	405e4c <printf@plt+0x494c>
  406210:	mov	x0, sp
  406214:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406218:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  40621c:	ldr	x0, [x19, #64]
  406220:	ldr	x1, [x20, #432]
  406224:	bl	401240 <fputs@plt>
  406228:	ldr	x3, [x20, #432]
  40622c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406230:	add	x0, x0, #0xb9c
  406234:	mov	w1, #0x6                   	// #6
  406238:	mov	w2, #0x1                   	// #1
  40623c:	bl	401490 <fwrite@plt>
  406240:	ldr	x19, [x19, #56]
  406244:	ldr	w8, [x19, #16]
  406248:	cbz	w8, 406264 <printf@plt+0x4d64>
  40624c:	ldr	x3, [x20, #432]
  406250:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406254:	add	x0, x0, #0xeb1
  406258:	mov	w1, #0xc                   	// #12
  40625c:	mov	w2, #0x1                   	// #1
  406260:	bl	401490 <fwrite@plt>
  406264:	ldrh	w8, [x19, #2]
  406268:	cbz	w8, 406284 <printf@plt+0x4d84>
  40626c:	ldr	x3, [x20, #432]
  406270:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406274:	add	x0, x0, #0xebe
  406278:	mov	w1, #0xb                   	// #11
  40627c:	mov	w2, #0x1                   	// #1
  406280:	bl	401490 <fwrite@plt>
  406284:	ldrb	w8, [x19, #45]
  406288:	cbz	w8, 4062a4 <printf@plt+0x4da4>
  40628c:	ldr	x3, [x20, #432]
  406290:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406294:	add	x0, x0, #0xe3d
  406298:	mov	w1, #0x7                   	// #7
  40629c:	mov	w2, #0x1                   	// #1
  4062a0:	bl	401490 <fwrite@plt>
  4062a4:	ldp	x20, x19, [sp, #48]
  4062a8:	ldp	x22, x21, [sp, #32]
  4062ac:	ldp	x29, x30, [sp, #16]
  4062b0:	add	sp, sp, #0x40
  4062b4:	ret
  4062b8:	b	4062bc <printf@plt+0x4dbc>
  4062bc:	mov	x19, x0
  4062c0:	mov	x0, sp
  4062c4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4062c8:	mov	x0, x19
  4062cc:	bl	4014a0 <_Unwind_Resume@plt>
  4062d0:	stp	x29, x30, [sp, #-32]!
  4062d4:	stp	x20, x19, [sp, #16]
  4062d8:	mov	x29, sp
  4062dc:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4062e0:	add	x20, x20, #0x2bb
  4062e4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4062e8:	mov	w2, w0
  4062ec:	add	x1, x1, #0x8e4
  4062f0:	mov	x0, x20
  4062f4:	mov	x19, x8
  4062f8:	bl	401340 <sprintf@plt>
  4062fc:	mov	x0, x19
  406300:	mov	x1, x20
  406304:	ldp	x20, x19, [sp, #16]
  406308:	ldp	x29, x30, [sp], #32
  40630c:	b	411278 <_ZdlPvm@@Base+0x90>
  406310:	stp	x29, x30, [sp, #-48]!
  406314:	stp	x22, x21, [sp, #16]
  406318:	stp	x20, x19, [sp, #32]
  40631c:	mov	x29, sp
  406320:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406324:	mov	w20, w1
  406328:	mov	w22, w0
  40632c:	add	x21, x21, #0x23a
  406330:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406334:	add	x1, x1, #0x8bf
  406338:	mov	x0, x21
  40633c:	mov	w2, w22
  406340:	mov	x19, x8
  406344:	bl	401340 <sprintf@plt>
  406348:	cmp	w20, w22
  40634c:	b.eq	40636c <printf@plt+0x4e6c>  // b.none
  406350:	mov	x0, x21
  406354:	bl	401290 <strlen@plt>
  406358:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40635c:	add	x0, x21, x0
  406360:	add	x1, x1, #0x8b1
  406364:	mov	w2, w20
  406368:	bl	401340 <sprintf@plt>
  40636c:	mov	x0, x19
  406370:	ldp	x20, x19, [sp, #32]
  406374:	ldp	x22, x21, [sp, #16]
  406378:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40637c:	add	x1, x1, #0x23a
  406380:	ldp	x29, x30, [sp], #48
  406384:	b	411278 <_ZdlPvm@@Base+0x90>
  406388:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40638c:	mov	w8, #0xffffffff            	// #-1
  406390:	mov	x9, #0xffffffffffffffff    	// #-1
  406394:	add	x10, x10, #0xd70
  406398:	stp	x2, x3, [x0, #56]
  40639c:	str	w8, [x0, #16]
  4063a0:	stp	xzr, x9, [x0, #24]
  4063a4:	stp	x9, x1, [x0, #40]
  4063a8:	stp	x10, xzr, [x0]
  4063ac:	ret
  4063b0:	sub	sp, sp, #0x40
  4063b4:	stp	x29, x30, [sp, #16]
  4063b8:	stp	x22, x21, [sp, #32]
  4063bc:	stp	x20, x19, [sp, #48]
  4063c0:	add	x29, sp, #0x10
  4063c4:	mov	x19, x0
  4063c8:	ldr	x0, [x0, #24]
  4063cc:	ldr	w1, [x19, #16]
  4063d0:	bl	405aec <printf@plt+0x45ec>
  4063d4:	ldp	w22, w20, [x19, #40]
  4063d8:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4063dc:	add	x21, x21, #0x23a
  4063e0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4063e4:	add	x1, x1, #0x8bf
  4063e8:	mov	x0, x21
  4063ec:	mov	w2, w22
  4063f0:	bl	401340 <sprintf@plt>
  4063f4:	cmp	w20, w22
  4063f8:	b.eq	406418 <printf@plt+0x4f18>  // b.none
  4063fc:	mov	x0, x21
  406400:	bl	401290 <strlen@plt>
  406404:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406408:	add	x0, x21, x0
  40640c:	add	x1, x1, #0x8b1
  406410:	mov	w2, w20
  406414:	bl	401340 <sprintf@plt>
  406418:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40641c:	add	x1, x1, #0x23a
  406420:	mov	x0, sp
  406424:	bl	411278 <_ZdlPvm@@Base+0x90>
  406428:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40642c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406430:	add	x2, x2, #0x1d8
  406434:	add	x0, x0, #0xb63
  406438:	mov	x1, sp
  40643c:	mov	x3, x2
  406440:	mov	x4, x2
  406444:	mov	x5, x2
  406448:	bl	405e4c <printf@plt+0x494c>
  40644c:	mov	x0, sp
  406450:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406454:	mov	x0, x19
  406458:	bl	405858 <printf@plt+0x4358>
  40645c:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  406460:	ldr	x3, [x8, #432]
  406464:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406468:	add	x0, x0, #0xb7b
  40646c:	mov	w1, #0x7                   	// #7
  406470:	mov	w2, #0x1                   	// #1
  406474:	bl	401490 <fwrite@plt>
  406478:	ldp	x20, x19, [sp, #48]
  40647c:	ldp	x22, x21, [sp, #32]
  406480:	ldp	x29, x30, [sp, #16]
  406484:	add	sp, sp, #0x40
  406488:	ret
  40648c:	mov	x19, x0
  406490:	mov	x0, sp
  406494:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406498:	mov	x0, x19
  40649c:	bl	4014a0 <_Unwind_Resume@plt>
  4064a0:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  4064a4:	mov	w8, #0xffffffff            	// #-1
  4064a8:	mov	x9, #0xffffffffffffffff    	// #-1
  4064ac:	add	x10, x10, #0xdf8
  4064b0:	stp	x2, x3, [x0, #56]
  4064b4:	str	w8, [x0, #16]
  4064b8:	stp	xzr, x9, [x0, #24]
  4064bc:	stp	x9, x1, [x0, #40]
  4064c0:	stp	x10, xzr, [x0]
  4064c4:	ret
  4064c8:	sub	sp, sp, #0x30
  4064cc:	stp	x29, x30, [sp, #16]
  4064d0:	stp	x20, x19, [sp, #32]
  4064d4:	add	x29, sp, #0x10
  4064d8:	ldr	w2, [x0, #40]
  4064dc:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4064e0:	add	x20, x20, #0x2bb
  4064e4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4064e8:	mov	x19, x0
  4064ec:	add	x1, x1, #0x8e4
  4064f0:	mov	x0, x20
  4064f4:	bl	401340 <sprintf@plt>
  4064f8:	mov	x0, sp
  4064fc:	mov	x1, x20
  406500:	bl	411278 <_ZdlPvm@@Base+0x90>
  406504:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406508:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40650c:	add	x2, x2, #0x1d8
  406510:	add	x0, x0, #0xb44
  406514:	mov	x1, sp
  406518:	mov	x3, x2
  40651c:	mov	x4, x2
  406520:	mov	x5, x2
  406524:	bl	405e4c <printf@plt+0x494c>
  406528:	mov	x0, sp
  40652c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406530:	mov	x0, x19
  406534:	bl	405858 <printf@plt+0x4358>
  406538:	ldp	x20, x19, [sp, #32]
  40653c:	ldp	x29, x30, [sp, #16]
  406540:	add	sp, sp, #0x30
  406544:	ret
  406548:	mov	x19, x0
  40654c:	mov	x0, sp
  406550:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406554:	mov	x0, x19
  406558:	bl	4014a0 <_Unwind_Resume@plt>
  40655c:	sub	sp, sp, #0x30
  406560:	stp	x29, x30, [sp, #16]
  406564:	str	x19, [sp, #32]
  406568:	add	x29, sp, #0x10
  40656c:	ldr	w2, [x0, #44]
  406570:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406574:	add	x19, x19, #0x2c9
  406578:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40657c:	add	x1, x1, #0x8ea
  406580:	mov	x0, x19
  406584:	bl	401340 <sprintf@plt>
  406588:	mov	x0, sp
  40658c:	mov	x1, x19
  406590:	bl	411278 <_ZdlPvm@@Base+0x90>
  406594:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406598:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40659c:	add	x2, x2, #0x1d8
  4065a0:	add	x0, x0, #0xb83
  4065a4:	mov	x1, sp
  4065a8:	mov	x3, x2
  4065ac:	mov	x4, x2
  4065b0:	mov	x5, x2
  4065b4:	bl	405e4c <printf@plt+0x494c>
  4065b8:	mov	x0, sp
  4065bc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4065c0:	ldr	x19, [sp, #32]
  4065c4:	ldp	x29, x30, [sp, #16]
  4065c8:	add	sp, sp, #0x30
  4065cc:	ret
  4065d0:	mov	x19, x0
  4065d4:	mov	x0, sp
  4065d8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4065dc:	mov	x0, x19
  4065e0:	bl	4014a0 <_Unwind_Resume@plt>
  4065e4:	stp	x29, x30, [sp, #-32]!
  4065e8:	stp	x20, x19, [sp, #16]
  4065ec:	mov	x29, sp
  4065f0:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4065f4:	add	x20, x20, #0x2c9
  4065f8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4065fc:	mov	w2, w0
  406600:	add	x1, x1, #0x8ea
  406604:	mov	x0, x20
  406608:	mov	x19, x8
  40660c:	bl	401340 <sprintf@plt>
  406610:	mov	x0, x19
  406614:	mov	x1, x20
  406618:	ldp	x20, x19, [sp, #16]
  40661c:	ldp	x29, x30, [sp], #32
  406620:	b	411278 <_ZdlPvm@@Base+0x90>
  406624:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  406628:	mov	w8, #0xffffffff            	// #-1
  40662c:	mov	x9, #0xffffffffffffffff    	// #-1
  406630:	add	x10, x10, #0xe80
  406634:	stp	x2, x3, [x0, #56]
  406638:	str	w8, [x0, #16]
  40663c:	stp	xzr, x9, [x0, #24]
  406640:	stp	x9, x1, [x0, #40]
  406644:	stp	x10, xzr, [x0]
  406648:	ret
  40664c:	sub	sp, sp, #0x30
  406650:	stp	x29, x30, [sp, #16]
  406654:	stp	x20, x19, [sp, #32]
  406658:	add	x29, sp, #0x10
  40665c:	ldr	w2, [x0, #40]
  406660:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406664:	add	x20, x20, #0x2bb
  406668:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40666c:	mov	x19, x0
  406670:	add	x1, x1, #0x8e4
  406674:	mov	x0, x20
  406678:	bl	401340 <sprintf@plt>
  40667c:	mov	x0, sp
  406680:	mov	x1, x20
  406684:	bl	411278 <_ZdlPvm@@Base+0x90>
  406688:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40668c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406690:	add	x2, x2, #0x1d8
  406694:	add	x0, x0, #0xb44
  406698:	mov	x1, sp
  40669c:	mov	x3, x2
  4066a0:	mov	x4, x2
  4066a4:	mov	x5, x2
  4066a8:	bl	405e4c <printf@plt+0x494c>
  4066ac:	mov	x0, sp
  4066b0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4066b4:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  4066b8:	ldr	x3, [x20, #432]
  4066bc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4066c0:	add	x0, x0, #0xb8c
  4066c4:	mov	w1, #0x2                   	// #2
  4066c8:	mov	w2, #0x1                   	// #1
  4066cc:	bl	401490 <fwrite@plt>
  4066d0:	mov	x0, x19
  4066d4:	bl	405858 <printf@plt+0x4358>
  4066d8:	ldr	x1, [x20, #432]
  4066dc:	mov	w0, #0x2                   	// #2
  4066e0:	bl	401390 <fputc@plt>
  4066e4:	ldp	x20, x19, [sp, #32]
  4066e8:	ldp	x29, x30, [sp, #16]
  4066ec:	add	sp, sp, #0x30
  4066f0:	ret
  4066f4:	mov	x19, x0
  4066f8:	mov	x0, sp
  4066fc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406700:	mov	x0, x19
  406704:	bl	4014a0 <_Unwind_Resume@plt>
  406708:	sub	sp, sp, #0x30
  40670c:	stp	x29, x30, [sp, #16]
  406710:	str	x19, [sp, #32]
  406714:	add	x29, sp, #0x10
  406718:	ldr	w2, [x0, #44]
  40671c:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406720:	add	x19, x19, #0x2c9
  406724:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406728:	add	x1, x1, #0x8ea
  40672c:	mov	x0, x19
  406730:	bl	401340 <sprintf@plt>
  406734:	mov	x0, sp
  406738:	mov	x1, x19
  40673c:	bl	411278 <_ZdlPvm@@Base+0x90>
  406740:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406744:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406748:	add	x2, x2, #0x1d8
  40674c:	add	x0, x0, #0xb83
  406750:	mov	x1, sp
  406754:	mov	x3, x2
  406758:	mov	x4, x2
  40675c:	mov	x5, x2
  406760:	bl	405e4c <printf@plt+0x494c>
  406764:	mov	x0, sp
  406768:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40676c:	ldr	x19, [sp, #32]
  406770:	ldp	x29, x30, [sp, #16]
  406774:	add	sp, sp, #0x30
  406778:	ret
  40677c:	mov	x19, x0
  406780:	mov	x0, sp
  406784:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406788:	mov	x0, x19
  40678c:	bl	4014a0 <_Unwind_Resume@plt>
  406790:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  406794:	mov	w8, #0xffffffff            	// #-1
  406798:	mov	x9, #0xffffffffffffffff    	// #-1
  40679c:	add	x10, x10, #0xf08
  4067a0:	stp	x2, x3, [x0, #56]
  4067a4:	str	w8, [x0, #16]
  4067a8:	stp	xzr, x9, [x0, #24]
  4067ac:	stp	x9, x1, [x0, #40]
  4067b0:	stp	x10, xzr, [x0]
  4067b4:	ret
  4067b8:	sub	sp, sp, #0x30
  4067bc:	stp	x29, x30, [sp, #16]
  4067c0:	stp	x20, x19, [sp, #32]
  4067c4:	add	x29, sp, #0x10
  4067c8:	ldr	w2, [x0, #40]
  4067cc:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4067d0:	add	x20, x20, #0x2bb
  4067d4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4067d8:	mov	x19, x0
  4067dc:	add	x1, x1, #0x8e4
  4067e0:	mov	x0, x20
  4067e4:	bl	401340 <sprintf@plt>
  4067e8:	mov	x0, sp
  4067ec:	mov	x1, x20
  4067f0:	bl	411278 <_ZdlPvm@@Base+0x90>
  4067f4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4067f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4067fc:	add	x2, x2, #0x1d8
  406800:	add	x0, x0, #0xb44
  406804:	mov	x1, sp
  406808:	mov	x3, x2
  40680c:	mov	x4, x2
  406810:	mov	x5, x2
  406814:	bl	405e4c <printf@plt+0x494c>
  406818:	mov	x0, sp
  40681c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406820:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  406824:	ldr	x3, [x20, #432]
  406828:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40682c:	add	x0, x0, #0xb8c
  406830:	mov	w1, #0x2                   	// #2
  406834:	mov	w2, #0x1                   	// #1
  406838:	bl	401490 <fwrite@plt>
  40683c:	mov	x0, x19
  406840:	bl	405858 <printf@plt+0x4358>
  406844:	ldr	x3, [x20, #432]
  406848:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40684c:	add	x0, x0, #0xb8f
  406850:	mov	w1, #0x2                   	// #2
  406854:	mov	w2, #0x1                   	// #1
  406858:	bl	401490 <fwrite@plt>
  40685c:	ldp	x20, x19, [sp, #32]
  406860:	ldp	x29, x30, [sp, #16]
  406864:	add	sp, sp, #0x30
  406868:	ret
  40686c:	mov	x19, x0
  406870:	mov	x0, sp
  406874:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406878:	mov	x0, x19
  40687c:	bl	4014a0 <_Unwind_Resume@plt>
  406880:	sub	sp, sp, #0x30
  406884:	stp	x29, x30, [sp, #16]
  406888:	str	x19, [sp, #32]
  40688c:	add	x29, sp, #0x10
  406890:	ldr	w2, [x0, #44]
  406894:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406898:	add	x19, x19, #0x2c9
  40689c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4068a0:	add	x1, x1, #0x8ea
  4068a4:	mov	x0, x19
  4068a8:	bl	401340 <sprintf@plt>
  4068ac:	mov	x0, sp
  4068b0:	mov	x1, x19
  4068b4:	bl	411278 <_ZdlPvm@@Base+0x90>
  4068b8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4068bc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4068c0:	add	x2, x2, #0x1d8
  4068c4:	add	x0, x0, #0xb83
  4068c8:	mov	x1, sp
  4068cc:	mov	x3, x2
  4068d0:	mov	x4, x2
  4068d4:	mov	x5, x2
  4068d8:	bl	405e4c <printf@plt+0x494c>
  4068dc:	mov	x0, sp
  4068e0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4068e4:	ldr	x19, [sp, #32]
  4068e8:	ldp	x29, x30, [sp, #16]
  4068ec:	add	sp, sp, #0x30
  4068f0:	ret
  4068f4:	mov	x19, x0
  4068f8:	mov	x0, sp
  4068fc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406900:	mov	x0, x19
  406904:	bl	4014a0 <_Unwind_Resume@plt>
  406908:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40690c:	mov	w8, #0xffffffff            	// #-1
  406910:	mov	x9, #0xffffffffffffffff    	// #-1
  406914:	add	x10, x10, #0xf90
  406918:	stp	x2, x3, [x0, #56]
  40691c:	str	w8, [x0, #16]
  406920:	stp	xzr, x9, [x0, #24]
  406924:	stp	x9, x1, [x0, #40]
  406928:	stp	x10, xzr, [x0]
  40692c:	str	w4, [x0, #72]
  406930:	ret
  406934:	sub	sp, sp, #0x60
  406938:	stp	x29, x30, [sp, #32]
  40693c:	str	x23, [sp, #48]
  406940:	stp	x22, x21, [sp, #64]
  406944:	stp	x20, x19, [sp, #80]
  406948:	add	x29, sp, #0x20
  40694c:	ldr	w8, [x0, #72]
  406950:	mov	x19, x0
  406954:	adrp	x23, 428000 <_Znam@GLIBCXX_3.4>
  406958:	cbz	w8, 406b24 <printf@plt+0x5624>
  40695c:	ldr	x0, [x19, #24]
  406960:	ldr	w1, [x19, #16]
  406964:	bl	405aec <printf@plt+0x45ec>
  406968:	ldr	w2, [x19, #32]
  40696c:	ldr	w3, [x19, #40]
  406970:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406974:	add	x20, x20, #0x1ec
  406978:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40697c:	add	x1, x1, #0x8a1
  406980:	mov	x0, x20
  406984:	bl	401340 <sprintf@plt>
  406988:	add	x0, sp, #0x10
  40698c:	mov	x1, x20
  406990:	bl	411278 <_ZdlPvm@@Base+0x90>
  406994:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406998:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40699c:	add	x2, x2, #0x1d8
  4069a0:	add	x0, x0, #0xb92
  4069a4:	add	x1, sp, #0x10
  4069a8:	mov	x3, x2
  4069ac:	mov	x4, x2
  4069b0:	mov	x5, x2
  4069b4:	bl	405e4c <printf@plt+0x494c>
  4069b8:	add	x0, sp, #0x10
  4069bc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4069c0:	ldr	x0, [x19, #56]
  4069c4:	bl	4058f8 <printf@plt+0x43f8>
  4069c8:	ldr	w8, [x19, #72]
  4069cc:	cmp	w8, #0x1
  4069d0:	b.lt	4069f8 <printf@plt+0x54f8>  // b.tstop
  4069d4:	mov	x20, xzr
  4069d8:	ldr	x8, [x19, #64]
  4069dc:	ldr	x1, [x23, #432]
  4069e0:	ldrb	w0, [x8, x20]
  4069e4:	bl	4012b0 <putc@plt>
  4069e8:	ldrsw	x8, [x19, #72]
  4069ec:	add	x20, x20, #0x1
  4069f0:	cmp	x20, x8
  4069f4:	b.lt	4069d8 <printf@plt+0x54d8>  // b.tstop
  4069f8:	ldr	x20, [x19, #56]
  4069fc:	ldr	w8, [x20, #16]
  406a00:	cbz	w8, 406a1c <printf@plt+0x551c>
  406a04:	ldr	x3, [x23, #432]
  406a08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406a0c:	add	x0, x0, #0xeb1
  406a10:	mov	w1, #0xc                   	// #12
  406a14:	mov	w2, #0x1                   	// #1
  406a18:	bl	401490 <fwrite@plt>
  406a1c:	ldrh	w8, [x20, #2]
  406a20:	cbz	w8, 406a3c <printf@plt+0x553c>
  406a24:	ldr	x3, [x23, #432]
  406a28:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406a2c:	add	x0, x0, #0xebe
  406a30:	mov	w1, #0xb                   	// #11
  406a34:	mov	w2, #0x1                   	// #1
  406a38:	bl	401490 <fwrite@plt>
  406a3c:	ldrb	w8, [x20, #45]
  406a40:	cbz	w8, 406a5c <printf@plt+0x555c>
  406a44:	ldr	x3, [x23, #432]
  406a48:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406a4c:	add	x0, x0, #0xe3d
  406a50:	mov	w1, #0x7                   	// #7
  406a54:	mov	w2, #0x1                   	// #1
  406a58:	bl	401490 <fwrite@plt>
  406a5c:	ldr	x3, [x23, #432]
  406a60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406a64:	add	x0, x0, #0xb7b
  406a68:	mov	w1, #0x7                   	// #7
  406a6c:	mov	w2, #0x1                   	// #1
  406a70:	bl	401490 <fwrite@plt>
  406a74:	ldp	w22, w20, [x19, #40]
  406a78:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406a7c:	add	x21, x21, #0x252
  406a80:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406a84:	add	x1, x1, #0x8c4
  406a88:	mov	x0, x21
  406a8c:	mov	w2, w22
  406a90:	bl	401340 <sprintf@plt>
  406a94:	cmp	w20, w22
  406a98:	b.eq	406ab8 <printf@plt+0x55b8>  // b.none
  406a9c:	mov	x0, x21
  406aa0:	bl	401290 <strlen@plt>
  406aa4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406aa8:	add	x0, x21, x0
  406aac:	add	x1, x1, #0x8b1
  406ab0:	mov	w2, w20
  406ab4:	bl	401340 <sprintf@plt>
  406ab8:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406abc:	add	x1, x1, #0x252
  406ac0:	add	x0, sp, #0x10
  406ac4:	bl	411278 <_ZdlPvm@@Base+0x90>
  406ac8:	ldr	w2, [x19, #32]
  406acc:	ldr	w3, [x19, #40]
  406ad0:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406ad4:	add	x20, x20, #0x1ec
  406ad8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406adc:	add	x1, x1, #0x8a1
  406ae0:	mov	x0, x20
  406ae4:	bl	401340 <sprintf@plt>
  406ae8:	mov	x0, sp
  406aec:	mov	x1, x20
  406af0:	bl	411278 <_ZdlPvm@@Base+0x90>
  406af4:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406af8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406afc:	add	x3, x3, #0x1d8
  406b00:	add	x0, x0, #0xba3
  406b04:	add	x1, sp, #0x10
  406b08:	mov	x2, sp
  406b0c:	mov	x4, x3
  406b10:	mov	x5, x3
  406b14:	bl	405e4c <printf@plt+0x494c>
  406b18:	mov	x0, sp
  406b1c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406b20:	b	406b74 <printf@plt+0x5674>
  406b24:	ldr	w2, [x19, #32]
  406b28:	ldr	w3, [x19, #40]
  406b2c:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406b30:	add	x20, x20, #0x1ec
  406b34:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406b38:	add	x1, x1, #0x8a1
  406b3c:	mov	x0, x20
  406b40:	bl	401340 <sprintf@plt>
  406b44:	add	x0, sp, #0x10
  406b48:	mov	x1, x20
  406b4c:	bl	411278 <_ZdlPvm@@Base+0x90>
  406b50:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406b54:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406b58:	add	x2, x2, #0x1d8
  406b5c:	add	x0, x0, #0xbba
  406b60:	add	x1, sp, #0x10
  406b64:	mov	x3, x2
  406b68:	mov	x4, x2
  406b6c:	mov	x5, x2
  406b70:	bl	405e4c <printf@plt+0x494c>
  406b74:	add	x0, sp, #0x10
  406b78:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406b7c:	ldr	x8, [x19, #64]
  406b80:	ldrsw	x9, [x19, #72]
  406b84:	ldrb	w8, [x8, x9]
  406b88:	cbz	w8, 406cb0 <printf@plt+0x57b0>
  406b8c:	ldr	x0, [x19, #24]
  406b90:	ldr	w1, [x19, #16]
  406b94:	bl	405aec <printf@plt+0x45ec>
  406b98:	ldp	w22, w20, [x19, #40]
  406b9c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406ba0:	add	x21, x21, #0x26c
  406ba4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406ba8:	add	x1, x1, #0x8cb
  406bac:	mov	x0, x21
  406bb0:	mov	w2, w22
  406bb4:	bl	401340 <sprintf@plt>
  406bb8:	cmp	w20, w22
  406bbc:	b.eq	406bdc <printf@plt+0x56dc>  // b.none
  406bc0:	mov	x0, x21
  406bc4:	bl	401290 <strlen@plt>
  406bc8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406bcc:	add	x0, x21, x0
  406bd0:	add	x1, x1, #0x8b1
  406bd4:	mov	w2, w20
  406bd8:	bl	401340 <sprintf@plt>
  406bdc:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406be0:	add	x1, x1, #0x26c
  406be4:	add	x0, sp, #0x10
  406be8:	bl	411278 <_ZdlPvm@@Base+0x90>
  406bec:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406bf0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406bf4:	add	x2, x2, #0x1d8
  406bf8:	add	x0, x0, #0xb63
  406bfc:	add	x1, sp, #0x10
  406c00:	mov	x3, x2
  406c04:	mov	x4, x2
  406c08:	mov	x5, x2
  406c0c:	bl	405e4c <printf@plt+0x494c>
  406c10:	add	x0, sp, #0x10
  406c14:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406c18:	ldr	x0, [x19, #56]
  406c1c:	bl	4058f8 <printf@plt+0x43f8>
  406c20:	ldr	x8, [x19, #64]
  406c24:	ldrsw	x9, [x19, #72]
  406c28:	ldr	x1, [x23, #432]
  406c2c:	add	x0, x8, x9
  406c30:	bl	401240 <fputs@plt>
  406c34:	ldr	x19, [x19, #56]
  406c38:	ldr	w8, [x19, #16]
  406c3c:	cbz	w8, 406c58 <printf@plt+0x5758>
  406c40:	ldr	x3, [x23, #432]
  406c44:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406c48:	add	x0, x0, #0xeb1
  406c4c:	mov	w1, #0xc                   	// #12
  406c50:	mov	w2, #0x1                   	// #1
  406c54:	bl	401490 <fwrite@plt>
  406c58:	ldrh	w8, [x19, #2]
  406c5c:	cbz	w8, 406c78 <printf@plt+0x5778>
  406c60:	ldr	x3, [x23, #432]
  406c64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406c68:	add	x0, x0, #0xebe
  406c6c:	mov	w1, #0xb                   	// #11
  406c70:	mov	w2, #0x1                   	// #1
  406c74:	bl	401490 <fwrite@plt>
  406c78:	ldrb	w8, [x19, #45]
  406c7c:	cbz	w8, 406c98 <printf@plt+0x5798>
  406c80:	ldr	x3, [x23, #432]
  406c84:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406c88:	add	x0, x0, #0xe3d
  406c8c:	mov	w1, #0x7                   	// #7
  406c90:	mov	w2, #0x1                   	// #1
  406c94:	bl	401490 <fwrite@plt>
  406c98:	ldr	x3, [x23, #432]
  406c9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406ca0:	add	x0, x0, #0xb7b
  406ca4:	mov	w1, #0x7                   	// #7
  406ca8:	mov	w2, #0x1                   	// #1
  406cac:	bl	401490 <fwrite@plt>
  406cb0:	ldp	x20, x19, [sp, #80]
  406cb4:	ldp	x22, x21, [sp, #64]
  406cb8:	ldr	x23, [sp, #48]
  406cbc:	ldp	x29, x30, [sp, #32]
  406cc0:	add	sp, sp, #0x60
  406cc4:	ret
  406cc8:	b	406ce4 <printf@plt+0x57e4>
  406ccc:	b	406ce4 <printf@plt+0x57e4>
  406cd0:	mov	x19, x0
  406cd4:	mov	x0, sp
  406cd8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406cdc:	b	406ce8 <printf@plt+0x57e8>
  406ce0:	b	406ce4 <printf@plt+0x57e4>
  406ce4:	mov	x19, x0
  406ce8:	add	x0, sp, #0x10
  406cec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406cf0:	mov	x0, x19
  406cf4:	bl	4014a0 <_Unwind_Resume@plt>
  406cf8:	stp	x29, x30, [sp, #-32]!
  406cfc:	stp	x20, x19, [sp, #16]
  406d00:	mov	x29, sp
  406d04:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406d08:	mov	w3, w1
  406d0c:	add	x20, x20, #0x1ec
  406d10:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406d14:	mov	w2, w0
  406d18:	add	x1, x1, #0x8a1
  406d1c:	mov	x0, x20
  406d20:	mov	x19, x8
  406d24:	bl	401340 <sprintf@plt>
  406d28:	mov	x0, x19
  406d2c:	mov	x1, x20
  406d30:	ldp	x20, x19, [sp, #16]
  406d34:	ldp	x29, x30, [sp], #32
  406d38:	b	411278 <_ZdlPvm@@Base+0x90>
  406d3c:	stp	x29, x30, [sp, #-48]!
  406d40:	stp	x22, x21, [sp, #16]
  406d44:	stp	x20, x19, [sp, #32]
  406d48:	mov	x29, sp
  406d4c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406d50:	mov	w20, w1
  406d54:	mov	w22, w0
  406d58:	add	x21, x21, #0x252
  406d5c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406d60:	add	x1, x1, #0x8c4
  406d64:	mov	x0, x21
  406d68:	mov	w2, w22
  406d6c:	mov	x19, x8
  406d70:	bl	401340 <sprintf@plt>
  406d74:	cmp	w20, w22
  406d78:	b.eq	406d98 <printf@plt+0x5898>  // b.none
  406d7c:	mov	x0, x21
  406d80:	bl	401290 <strlen@plt>
  406d84:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406d88:	add	x0, x21, x0
  406d8c:	add	x1, x1, #0x8b1
  406d90:	mov	w2, w20
  406d94:	bl	401340 <sprintf@plt>
  406d98:	mov	x0, x19
  406d9c:	ldp	x20, x19, [sp, #32]
  406da0:	ldp	x22, x21, [sp, #16]
  406da4:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406da8:	add	x1, x1, #0x252
  406dac:	ldp	x29, x30, [sp], #48
  406db0:	b	411278 <_ZdlPvm@@Base+0x90>
  406db4:	stp	x29, x30, [sp, #-48]!
  406db8:	stp	x22, x21, [sp, #16]
  406dbc:	stp	x20, x19, [sp, #32]
  406dc0:	mov	x29, sp
  406dc4:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406dc8:	mov	w20, w1
  406dcc:	mov	w22, w0
  406dd0:	add	x21, x21, #0x26c
  406dd4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406dd8:	add	x1, x1, #0x8cb
  406ddc:	mov	x0, x21
  406de0:	mov	w2, w22
  406de4:	mov	x19, x8
  406de8:	bl	401340 <sprintf@plt>
  406dec:	cmp	w20, w22
  406df0:	b.eq	406e10 <printf@plt+0x5910>  // b.none
  406df4:	mov	x0, x21
  406df8:	bl	401290 <strlen@plt>
  406dfc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406e00:	add	x0, x21, x0
  406e04:	add	x1, x1, #0x8b1
  406e08:	mov	w2, w20
  406e0c:	bl	401340 <sprintf@plt>
  406e10:	mov	x0, x19
  406e14:	ldp	x20, x19, [sp, #32]
  406e18:	ldp	x22, x21, [sp, #16]
  406e1c:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406e20:	add	x1, x1, #0x26c
  406e24:	ldp	x29, x30, [sp], #48
  406e28:	b	411278 <_ZdlPvm@@Base+0x90>
  406e2c:	sub	sp, sp, #0x80
  406e30:	stp	x29, x30, [sp, #80]
  406e34:	stp	x22, x21, [sp, #96]
  406e38:	stp	x20, x19, [sp, #112]
  406e3c:	add	x29, sp, #0x50
  406e40:	ldp	w22, w20, [x0, #40]
  406e44:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406e48:	add	x21, x21, #0x23a
  406e4c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406e50:	mov	x19, x0
  406e54:	add	x1, x1, #0x8bf
  406e58:	mov	x0, x21
  406e5c:	mov	w2, w22
  406e60:	bl	401340 <sprintf@plt>
  406e64:	cmp	w20, w22
  406e68:	b.eq	406e88 <printf@plt+0x5988>  // b.none
  406e6c:	mov	x0, x21
  406e70:	bl	401290 <strlen@plt>
  406e74:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406e78:	add	x0, x21, x0
  406e7c:	add	x1, x1, #0x8b1
  406e80:	mov	w2, w20
  406e84:	bl	401340 <sprintf@plt>
  406e88:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406e8c:	add	x1, x1, #0x23a
  406e90:	sub	x0, x29, #0x10
  406e94:	bl	411278 <_ZdlPvm@@Base+0x90>
  406e98:	ldp	w22, w20, [x19, #40]
  406e9c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406ea0:	add	x21, x21, #0x252
  406ea4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406ea8:	add	x1, x1, #0x8c4
  406eac:	mov	x0, x21
  406eb0:	mov	w2, w22
  406eb4:	bl	401340 <sprintf@plt>
  406eb8:	cmp	w20, w22
  406ebc:	b.eq	406edc <printf@plt+0x59dc>  // b.none
  406ec0:	mov	x0, x21
  406ec4:	bl	401290 <strlen@plt>
  406ec8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406ecc:	add	x0, x21, x0
  406ed0:	add	x1, x1, #0x8b1
  406ed4:	mov	w2, w20
  406ed8:	bl	401340 <sprintf@plt>
  406edc:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406ee0:	add	x1, x1, #0x252
  406ee4:	sub	x0, x29, #0x20
  406ee8:	bl	411278 <_ZdlPvm@@Base+0x90>
  406eec:	ldp	w22, w20, [x19, #40]
  406ef0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406ef4:	add	x21, x21, #0x26c
  406ef8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406efc:	add	x1, x1, #0x8cb
  406f00:	mov	x0, x21
  406f04:	mov	w2, w22
  406f08:	bl	401340 <sprintf@plt>
  406f0c:	cmp	w20, w22
  406f10:	b.eq	406f30 <printf@plt+0x5a30>  // b.none
  406f14:	mov	x0, x21
  406f18:	bl	401290 <strlen@plt>
  406f1c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406f20:	add	x0, x21, x0
  406f24:	add	x1, x1, #0x8b1
  406f28:	mov	w2, w20
  406f2c:	bl	401340 <sprintf@plt>
  406f30:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406f34:	add	x1, x1, #0x26c
  406f38:	add	x0, sp, #0x20
  406f3c:	bl	411278 <_ZdlPvm@@Base+0x90>
  406f40:	ldr	w2, [x19, #40]
  406f44:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406f48:	add	x20, x20, #0x2bb
  406f4c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406f50:	add	x1, x1, #0x8e4
  406f54:	mov	x0, x20
  406f58:	bl	401340 <sprintf@plt>
  406f5c:	add	x0, sp, #0x10
  406f60:	mov	x1, x20
  406f64:	bl	411278 <_ZdlPvm@@Base+0x90>
  406f68:	ldr	w2, [x19, #32]
  406f6c:	ldr	w3, [x19, #40]
  406f70:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  406f74:	add	x20, x20, #0x1ec
  406f78:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  406f7c:	add	x1, x1, #0x8a1
  406f80:	mov	x0, x20
  406f84:	bl	401340 <sprintf@plt>
  406f88:	mov	x0, sp
  406f8c:	mov	x1, x20
  406f90:	bl	411278 <_ZdlPvm@@Base+0x90>
  406f94:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  406f98:	add	x0, x0, #0xbc4
  406f9c:	sub	x1, x29, #0x10
  406fa0:	sub	x2, x29, #0x20
  406fa4:	add	x3, sp, #0x20
  406fa8:	add	x4, sp, #0x10
  406fac:	mov	x5, sp
  406fb0:	bl	405e4c <printf@plt+0x494c>
  406fb4:	mov	x0, sp
  406fb8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406fbc:	add	x0, sp, #0x10
  406fc0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406fc4:	add	x0, sp, #0x20
  406fc8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406fcc:	sub	x0, x29, #0x20
  406fd0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406fd4:	sub	x0, x29, #0x10
  406fd8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  406fdc:	mov	x0, x19
  406fe0:	bl	405858 <printf@plt+0x4358>
  406fe4:	ldp	x20, x19, [sp, #112]
  406fe8:	ldp	x22, x21, [sp, #96]
  406fec:	ldp	x29, x30, [sp, #80]
  406ff0:	add	sp, sp, #0x80
  406ff4:	ret
  406ff8:	mov	x19, x0
  406ffc:	mov	x0, sp
  407000:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407004:	b	40700c <printf@plt+0x5b0c>
  407008:	mov	x19, x0
  40700c:	add	x0, sp, #0x10
  407010:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407014:	b	40701c <printf@plt+0x5b1c>
  407018:	mov	x19, x0
  40701c:	add	x0, sp, #0x20
  407020:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407024:	b	40702c <printf@plt+0x5b2c>
  407028:	mov	x19, x0
  40702c:	sub	x0, x29, #0x20
  407030:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407034:	b	40703c <printf@plt+0x5b3c>
  407038:	mov	x19, x0
  40703c:	sub	x0, x29, #0x10
  407040:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407044:	mov	x0, x19
  407048:	bl	4014a0 <_Unwind_Resume@plt>
  40704c:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  407050:	mov	w8, #0xffffffff            	// #-1
  407054:	mov	x9, #0xffffffffffffffff    	// #-1
  407058:	add	x10, x10, #0x18
  40705c:	stp	x2, x3, [x0, #56]
  407060:	str	w8, [x0, #16]
  407064:	stp	xzr, x9, [x0, #24]
  407068:	stp	x9, x1, [x0, #40]
  40706c:	stp	x10, xzr, [x0]
  407070:	ret
  407074:	sub	sp, sp, #0x40
  407078:	stp	x29, x30, [sp, #16]
  40707c:	stp	x22, x21, [sp, #32]
  407080:	stp	x20, x19, [sp, #48]
  407084:	add	x29, sp, #0x10
  407088:	mov	x19, x0
  40708c:	ldr	x0, [x0, #24]
  407090:	ldr	w1, [x19, #16]
  407094:	bl	405aec <printf@plt+0x45ec>
  407098:	ldp	w22, w20, [x19, #40]
  40709c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4070a0:	add	x21, x21, #0x286
  4070a4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4070a8:	add	x1, x1, #0x8d2
  4070ac:	mov	x0, x21
  4070b0:	mov	w2, w22
  4070b4:	bl	401340 <sprintf@plt>
  4070b8:	cmp	w20, w22
  4070bc:	b.eq	4070dc <printf@plt+0x5bdc>  // b.none
  4070c0:	mov	x0, x21
  4070c4:	bl	401290 <strlen@plt>
  4070c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4070cc:	add	x0, x21, x0
  4070d0:	add	x1, x1, #0x8b1
  4070d4:	mov	w2, w20
  4070d8:	bl	401340 <sprintf@plt>
  4070dc:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4070e0:	add	x1, x1, #0x286
  4070e4:	mov	x0, sp
  4070e8:	bl	411278 <_ZdlPvm@@Base+0x90>
  4070ec:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4070f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4070f4:	add	x2, x2, #0x1d8
  4070f8:	add	x0, x0, #0xb63
  4070fc:	mov	x1, sp
  407100:	mov	x3, x2
  407104:	mov	x4, x2
  407108:	mov	x5, x2
  40710c:	bl	405e4c <printf@plt+0x494c>
  407110:	mov	x0, sp
  407114:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407118:	mov	x0, x19
  40711c:	bl	405858 <printf@plt+0x4358>
  407120:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  407124:	ldr	x3, [x8, #432]
  407128:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40712c:	add	x0, x0, #0xb7b
  407130:	mov	w1, #0x7                   	// #7
  407134:	mov	w2, #0x1                   	// #1
  407138:	bl	401490 <fwrite@plt>
  40713c:	ldp	x20, x19, [sp, #48]
  407140:	ldp	x22, x21, [sp, #32]
  407144:	ldp	x29, x30, [sp, #16]
  407148:	add	sp, sp, #0x40
  40714c:	ret
  407150:	mov	x19, x0
  407154:	mov	x0, sp
  407158:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40715c:	mov	x0, x19
  407160:	bl	4014a0 <_Unwind_Resume@plt>
  407164:	stp	x29, x30, [sp, #-48]!
  407168:	stp	x22, x21, [sp, #16]
  40716c:	stp	x20, x19, [sp, #32]
  407170:	mov	x29, sp
  407174:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407178:	mov	w20, w1
  40717c:	mov	w22, w0
  407180:	add	x21, x21, #0x286
  407184:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407188:	add	x1, x1, #0x8d2
  40718c:	mov	x0, x21
  407190:	mov	w2, w22
  407194:	mov	x19, x8
  407198:	bl	401340 <sprintf@plt>
  40719c:	cmp	w20, w22
  4071a0:	b.eq	4071c0 <printf@plt+0x5cc0>  // b.none
  4071a4:	mov	x0, x21
  4071a8:	bl	401290 <strlen@plt>
  4071ac:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4071b0:	add	x0, x21, x0
  4071b4:	add	x1, x1, #0x8b1
  4071b8:	mov	w2, w20
  4071bc:	bl	401340 <sprintf@plt>
  4071c0:	mov	x0, x19
  4071c4:	ldp	x20, x19, [sp, #32]
  4071c8:	ldp	x22, x21, [sp, #16]
  4071cc:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4071d0:	add	x1, x1, #0x286
  4071d4:	ldp	x29, x30, [sp], #48
  4071d8:	b	411278 <_ZdlPvm@@Base+0x90>
  4071dc:	sub	sp, sp, #0x50
  4071e0:	stp	x29, x30, [sp, #32]
  4071e4:	stp	x22, x21, [sp, #48]
  4071e8:	stp	x20, x19, [sp, #64]
  4071ec:	add	x29, sp, #0x20
  4071f0:	ldr	w2, [x0, #40]
  4071f4:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4071f8:	add	x20, x20, #0x2bb
  4071fc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407200:	mov	x19, x0
  407204:	add	x1, x1, #0x8e4
  407208:	mov	x0, x20
  40720c:	bl	401340 <sprintf@plt>
  407210:	add	x0, sp, #0x10
  407214:	mov	x1, x20
  407218:	bl	411278 <_ZdlPvm@@Base+0x90>
  40721c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407220:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407224:	add	x2, x2, #0x1d8
  407228:	add	x0, x0, #0xb44
  40722c:	add	x1, sp, #0x10
  407230:	mov	x3, x2
  407234:	mov	x4, x2
  407238:	mov	x5, x2
  40723c:	bl	405e4c <printf@plt+0x494c>
  407240:	add	x0, sp, #0x10
  407244:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407248:	ldp	w22, w20, [x19, #40]
  40724c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407250:	add	x21, x21, #0x23a
  407254:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407258:	add	x1, x1, #0x8bf
  40725c:	mov	x0, x21
  407260:	mov	w2, w22
  407264:	bl	401340 <sprintf@plt>
  407268:	cmp	w20, w22
  40726c:	b.eq	40728c <printf@plt+0x5d8c>  // b.none
  407270:	mov	x0, x21
  407274:	bl	401290 <strlen@plt>
  407278:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40727c:	add	x0, x21, x0
  407280:	add	x1, x1, #0x8b1
  407284:	mov	w2, w20
  407288:	bl	401340 <sprintf@plt>
  40728c:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407290:	add	x1, x1, #0x23a
  407294:	add	x0, sp, #0x10
  407298:	bl	411278 <_ZdlPvm@@Base+0x90>
  40729c:	ldp	w22, w20, [x19, #40]
  4072a0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4072a4:	add	x21, x21, #0x286
  4072a8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4072ac:	add	x1, x1, #0x8d2
  4072b0:	mov	x0, x21
  4072b4:	mov	w2, w22
  4072b8:	bl	401340 <sprintf@plt>
  4072bc:	cmp	w20, w22
  4072c0:	b.eq	4072e0 <printf@plt+0x5de0>  // b.none
  4072c4:	mov	x0, x21
  4072c8:	bl	401290 <strlen@plt>
  4072cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4072d0:	add	x0, x21, x0
  4072d4:	add	x1, x1, #0x8b1
  4072d8:	mov	w2, w20
  4072dc:	bl	401340 <sprintf@plt>
  4072e0:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4072e4:	add	x1, x1, #0x286
  4072e8:	mov	x0, sp
  4072ec:	bl	411278 <_ZdlPvm@@Base+0x90>
  4072f0:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4072f4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4072f8:	add	x3, x3, #0x1d8
  4072fc:	add	x0, x0, #0xbfe
  407300:	add	x1, sp, #0x10
  407304:	mov	x2, sp
  407308:	mov	x4, x3
  40730c:	mov	x5, x3
  407310:	bl	405e4c <printf@plt+0x494c>
  407314:	mov	x0, sp
  407318:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40731c:	add	x0, sp, #0x10
  407320:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407324:	mov	x0, x19
  407328:	bl	405858 <printf@plt+0x4358>
  40732c:	ldp	x20, x19, [sp, #64]
  407330:	ldp	x22, x21, [sp, #48]
  407334:	ldp	x29, x30, [sp, #32]
  407338:	add	sp, sp, #0x50
  40733c:	ret
  407340:	mov	x19, x0
  407344:	mov	x0, sp
  407348:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40734c:	b	407358 <printf@plt+0x5e58>
  407350:	b	407354 <printf@plt+0x5e54>
  407354:	mov	x19, x0
  407358:	add	x0, sp, #0x10
  40735c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407360:	mov	x0, x19
  407364:	bl	4014a0 <_Unwind_Resume@plt>
  407368:	sub	sp, sp, #0x30
  40736c:	stp	x29, x30, [sp, #16]
  407370:	str	x19, [sp, #32]
  407374:	add	x29, sp, #0x10
  407378:	ldr	w2, [x0, #44]
  40737c:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407380:	add	x19, x19, #0x2c9
  407384:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407388:	add	x1, x1, #0x8ea
  40738c:	mov	x0, x19
  407390:	bl	401340 <sprintf@plt>
  407394:	mov	x0, sp
  407398:	mov	x1, x19
  40739c:	bl	411278 <_ZdlPvm@@Base+0x90>
  4073a0:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4073a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4073a8:	add	x2, x2, #0x1d8
  4073ac:	add	x0, x0, #0xb83
  4073b0:	mov	x1, sp
  4073b4:	mov	x3, x2
  4073b8:	mov	x4, x2
  4073bc:	mov	x5, x2
  4073c0:	bl	405e4c <printf@plt+0x494c>
  4073c4:	mov	x0, sp
  4073c8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4073cc:	ldr	x19, [sp, #32]
  4073d0:	ldp	x29, x30, [sp, #16]
  4073d4:	add	sp, sp, #0x30
  4073d8:	ret
  4073dc:	mov	x19, x0
  4073e0:	mov	x0, sp
  4073e4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4073e8:	mov	x0, x19
  4073ec:	bl	4014a0 <_Unwind_Resume@plt>
  4073f0:	mov	w8, #0xffffffff            	// #-1
  4073f4:	str	w8, [x0, #16]
  4073f8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  4073fc:	mov	x9, #0xffffffffffffffff    	// #-1
  407400:	add	x8, x8, #0xa0
  407404:	stp	xzr, x9, [x0, #24]
  407408:	stp	x9, x1, [x0, #40]
  40740c:	stp	x8, xzr, [x0]
  407410:	stp	x2, x3, [x0, #56]
  407414:	ret
  407418:	brk	#0x1
  40741c:	sub	sp, sp, #0x40
  407420:	stp	x29, x30, [sp, #32]
  407424:	stp	x20, x19, [sp, #48]
  407428:	add	x29, sp, #0x20
  40742c:	ldp	w2, w8, [x0, #32]
  407430:	mov	x19, x0
  407434:	cmp	w2, w8
  407438:	b.eq	407608 <printf@plt+0x6108>  // b.none
  40743c:	ldr	x8, [x19, #56]
  407440:	ldr	w8, [x8, #40]
  407444:	cbz	w8, 4074a4 <printf@plt+0x5fa4>
  407448:	cmp	w8, #0x2
  40744c:	b.eq	407570 <printf@plt+0x6070>  // b.none
  407450:	cmp	w8, #0x1
  407454:	b.ne	4075f8 <printf@plt+0x60f8>  // b.any
  407458:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40745c:	add	x20, x20, #0x2ad
  407460:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407464:	add	x1, x1, #0x8de
  407468:	mov	x0, x20
  40746c:	bl	401340 <sprintf@plt>
  407470:	add	x0, sp, #0x10
  407474:	mov	x1, x20
  407478:	bl	411278 <_ZdlPvm@@Base+0x90>
  40747c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407480:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407484:	add	x2, x2, #0x1d8
  407488:	add	x0, x0, #0xad8
  40748c:	add	x1, sp, #0x10
  407490:	mov	x3, x2
  407494:	mov	x4, x2
  407498:	mov	x5, x2
  40749c:	bl	405e4c <printf@plt+0x494c>
  4074a0:	b	4075ec <printf@plt+0x60ec>
  4074a4:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4074a8:	add	x20, x20, #0x2ad
  4074ac:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4074b0:	add	x1, x1, #0x8de
  4074b4:	mov	x0, x20
  4074b8:	bl	401340 <sprintf@plt>
  4074bc:	add	x0, sp, #0x10
  4074c0:	mov	x1, x20
  4074c4:	bl	411278 <_ZdlPvm@@Base+0x90>
  4074c8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4074cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4074d0:	add	x2, x2, #0x1d8
  4074d4:	add	x0, x0, #0xad8
  4074d8:	add	x1, sp, #0x10
  4074dc:	mov	x3, x2
  4074e0:	mov	x4, x2
  4074e4:	mov	x5, x2
  4074e8:	bl	405e4c <printf@plt+0x494c>
  4074ec:	add	x0, sp, #0x10
  4074f0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4074f4:	ldr	w2, [x19, #32]
  4074f8:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4074fc:	add	x20, x20, #0x2ad
  407500:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407504:	add	x1, x1, #0x8de
  407508:	mov	x0, x20
  40750c:	bl	401340 <sprintf@plt>
  407510:	add	x0, sp, #0x10
  407514:	mov	x1, x20
  407518:	bl	411278 <_ZdlPvm@@Base+0x90>
  40751c:	ldr	w2, [x19, #32]
  407520:	ldr	w3, [x19, #40]
  407524:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407528:	add	x20, x20, #0x220
  40752c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407530:	add	x1, x1, #0x8b5
  407534:	mov	x0, x20
  407538:	bl	401340 <sprintf@plt>
  40753c:	mov	x0, sp
  407540:	mov	x1, x20
  407544:	bl	411278 <_ZdlPvm@@Base+0x90>
  407548:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40754c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407550:	add	x3, x3, #0x1d8
  407554:	add	x0, x0, #0xc15
  407558:	add	x1, sp, #0x10
  40755c:	mov	x2, sp
  407560:	mov	x4, x3
  407564:	mov	x5, x3
  407568:	bl	405e4c <printf@plt+0x494c>
  40756c:	b	4075e4 <printf@plt+0x60e4>
  407570:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407574:	add	x20, x20, #0x2ad
  407578:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40757c:	add	x1, x1, #0x8de
  407580:	mov	x0, x20
  407584:	bl	401340 <sprintf@plt>
  407588:	add	x0, sp, #0x10
  40758c:	mov	x1, x20
  407590:	bl	411278 <_ZdlPvm@@Base+0x90>
  407594:	ldr	w2, [x19, #32]
  407598:	ldr	w3, [x19, #40]
  40759c:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4075a0:	add	x20, x20, #0x220
  4075a4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4075a8:	add	x1, x1, #0x8b5
  4075ac:	mov	x0, x20
  4075b0:	bl	401340 <sprintf@plt>
  4075b4:	mov	x0, sp
  4075b8:	mov	x1, x20
  4075bc:	bl	411278 <_ZdlPvm@@Base+0x90>
  4075c0:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4075c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4075c8:	add	x3, x3, #0x1d8
  4075cc:	add	x0, x0, #0xc37
  4075d0:	add	x1, sp, #0x10
  4075d4:	mov	x2, sp
  4075d8:	mov	x4, x3
  4075dc:	mov	x5, x3
  4075e0:	bl	405e4c <printf@plt+0x494c>
  4075e4:	mov	x0, sp
  4075e8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4075ec:	add	x0, sp, #0x10
  4075f0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4075f4:	b	407608 <printf@plt+0x6108>
  4075f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  4075fc:	add	x1, x1, #0xb26
  407600:	mov	w0, #0x296                 	// #662
  407604:	bl	40f604 <printf@plt+0xe104>
  407608:	ldr	x8, [x19, #56]
  40760c:	ldrb	w8, [x8, #45]
  407610:	cbz	w8, 407630 <printf@plt+0x6130>
  407614:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  407618:	ldr	x3, [x8, #432]
  40761c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407620:	add	x0, x0, #0xc5f
  407624:	mov	w1, #0x9                   	// #9
  407628:	mov	w2, #0x1                   	// #1
  40762c:	bl	401490 <fwrite@plt>
  407630:	ldp	x20, x19, [sp, #48]
  407634:	ldp	x29, x30, [sp, #32]
  407638:	add	sp, sp, #0x40
  40763c:	ret
  407640:	b	407648 <printf@plt+0x6148>
  407644:	b	407660 <printf@plt+0x6160>
  407648:	mov	x19, x0
  40764c:	mov	x0, sp
  407650:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407654:	b	407664 <printf@plt+0x6164>
  407658:	b	407660 <printf@plt+0x6160>
  40765c:	b	407660 <printf@plt+0x6160>
  407660:	mov	x19, x0
  407664:	add	x0, sp, #0x10
  407668:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40766c:	mov	x0, x19
  407670:	bl	4014a0 <_Unwind_Resume@plt>
  407674:	stp	x29, x30, [sp, #-32]!
  407678:	stp	x20, x19, [sp, #16]
  40767c:	mov	x29, sp
  407680:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407684:	mov	w3, w1
  407688:	add	x20, x20, #0x220
  40768c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407690:	mov	w2, w0
  407694:	add	x1, x1, #0x8b5
  407698:	mov	x0, x20
  40769c:	mov	x19, x8
  4076a0:	bl	401340 <sprintf@plt>
  4076a4:	mov	x0, x19
  4076a8:	mov	x1, x20
  4076ac:	ldp	x20, x19, [sp, #16]
  4076b0:	ldp	x29, x30, [sp], #32
  4076b4:	b	411278 <_ZdlPvm@@Base+0x90>
  4076b8:	stp	x29, x30, [sp, #-16]!
  4076bc:	mov	x29, sp
  4076c0:	mov	w5, w4
  4076c4:	mov	x4, x3
  4076c8:	mov	x3, x2
  4076cc:	mov	w2, w1
  4076d0:	mov	w1, wzr
  4076d4:	bl	4076e4 <printf@plt+0x61e4>
  4076d8:	mov	w0, #0x1                   	// #1
  4076dc:	ldp	x29, x30, [sp], #16
  4076e0:	ret
  4076e4:	sub	sp, sp, #0xa0
  4076e8:	stp	x29, x30, [sp, #64]
  4076ec:	stp	x28, x27, [sp, #80]
  4076f0:	stp	x26, x25, [sp, #96]
  4076f4:	stp	x24, x23, [sp, #112]
  4076f8:	stp	x22, x21, [sp, #128]
  4076fc:	stp	x20, x19, [sp, #144]
  407700:	add	x29, sp, #0x40
  407704:	mov	x23, x3
  407708:	ldpsw	x3, x8, [x0, #40]
  40770c:	mov	x21, x4
  407710:	mov	w22, w2
  407714:	mov	x19, x0
  407718:	cmp	w3, w8
  40771c:	mov	w26, w1
  407720:	b.gt	407744 <printf@plt+0x6244>
  407724:	ldr	x9, [x19, #48]
  407728:	mov	x10, x3
  40772c:	ldr	x9, [x9, #128]
  407730:	ldrb	w11, [x9, x10]
  407734:	cbnz	w11, 40774c <printf@plt+0x624c>
  407738:	cmp	x10, x8
  40773c:	add	x10, x10, #0x1
  407740:	b.lt	407730 <printf@plt+0x6230>  // b.tstop
  407744:	cbnz	w5, 407d04 <printf@plt+0x6804>
  407748:	b	407750 <printf@plt+0x6250>
  40774c:	cbz	w5, 407d04 <printf@plt+0x6804>
  407750:	ldr	w2, [x19, #32]
  407754:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407758:	add	x24, x24, #0x206
  40775c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407760:	add	x1, x1, #0x8ab
  407764:	mov	x0, x24
  407768:	bl	401340 <sprintf@plt>
  40776c:	sub	x0, x29, #0x10
  407770:	mov	x1, x24
  407774:	bl	411278 <_ZdlPvm@@Base+0x90>
  407778:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40777c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407780:	add	x2, x2, #0x1d8
  407784:	add	x0, x0, #0xc69
  407788:	sub	x1, x29, #0x10
  40778c:	mov	x3, x2
  407790:	mov	x4, x2
  407794:	mov	x5, x2
  407798:	bl	405e4c <printf@plt+0x494c>
  40779c:	sub	x0, x29, #0x10
  4077a0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4077a4:	adrp	x27, 428000 <_Znam@GLIBCXX_3.4>
  4077a8:	ldr	x3, [x27, #432]
  4077ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4077b0:	add	x0, x0, #0xc71
  4077b4:	mov	w1, #0x17                  	// #23
  4077b8:	mov	w2, #0x1                   	// #1
  4077bc:	bl	401490 <fwrite@plt>
  4077c0:	ldr	x3, [x27, #432]
  4077c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4077c8:	add	x0, x0, #0xc89
  4077cc:	mov	w1, #0x4                   	// #4
  4077d0:	mov	w2, #0x1                   	// #1
  4077d4:	bl	401490 <fwrite@plt>
  4077d8:	ldp	w25, w24, [x19, #40]
  4077dc:	cmp	w25, w24
  4077e0:	b.gt	4079b0 <printf@plt+0x64b0>
  4077e4:	sxtw	x20, w25
  4077e8:	add	x9, x23, x20, lsl #4
  4077ec:	sxtw	x8, w24
  4077f0:	add	x9, x9, #0x8
  4077f4:	mov	x10, x20
  4077f8:	b	40780c <printf@plt+0x630c>
  4077fc:	cmp	x10, x8
  407800:	add	x10, x10, #0x1
  407804:	add	x9, x9, #0x10
  407808:	b.ge	4078cc <printf@plt+0x63cc>  // b.tcont
  40780c:	ldr	w11, [x9]
  407810:	cbnz	w11, 4077fc <printf@plt+0x62fc>
  407814:	ldr	x11, [x19, #48]
  407818:	ldr	x11, [x11, #128]
  40781c:	ldrb	w11, [x11, x10]
  407820:	cbnz	w11, 4077fc <printf@plt+0x62fc>
  407824:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407828:	add	x21, x21, #0x23a
  40782c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407830:	add	x1, x1, #0x8bf
  407834:	mov	x0, x21
  407838:	mov	w2, w25
  40783c:	bl	401340 <sprintf@plt>
  407840:	cmp	w24, w25
  407844:	b.eq	407864 <printf@plt+0x6364>  // b.none
  407848:	mov	x0, x21
  40784c:	bl	401290 <strlen@plt>
  407850:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407854:	add	x0, x21, x0
  407858:	add	x1, x1, #0x8b1
  40785c:	mov	w2, w24
  407860:	bl	401340 <sprintf@plt>
  407864:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407868:	add	x1, x1, #0x23a
  40786c:	sub	x0, x29, #0x10
  407870:	bl	411278 <_ZdlPvm@@Base+0x90>
  407874:	ldp	w9, w8, [x19, #40]
  407878:	sub	w8, w8, w9
  40787c:	add	w0, w8, #0x1
  407880:	add	x8, sp, #0x20
  407884:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  407888:	add	w0, w22, #0x1
  40788c:	add	x8, sp, #0x10
  407890:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  407894:	adrp	x4, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407898:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40789c:	add	x4, x4, #0x1d8
  4078a0:	add	x0, x0, #0xcb1
  4078a4:	sub	x1, x29, #0x10
  4078a8:	add	x2, sp, #0x20
  4078ac:	add	x3, sp, #0x10
  4078b0:	mov	x5, x4
  4078b4:	bl	405e4c <printf@plt+0x494c>
  4078b8:	add	x0, sp, #0x10
  4078bc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4078c0:	add	x0, sp, #0x20
  4078c4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4078c8:	b	407a24 <printf@plt+0x6524>
  4078cc:	cmp	w25, w24
  4078d0:	b.gt	4079b0 <printf@plt+0x64b0>
  4078d4:	str	w26, [sp, #12]
  4078d8:	adrp	x26, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4078dc:	adrp	x28, 413000 <_ZdlPvm@@Base+0x1e18>
  4078e0:	add	x22, x23, x20, lsl #4
  4078e4:	sub	x23, x21, #0x4
  4078e8:	add	x26, x26, #0x1d8
  4078ec:	add	x28, x28, #0xc93
  4078f0:	cmp	x20, w25, sxtw
  4078f4:	b.le	40793c <printf@plt+0x643c>
  4078f8:	cbz	x21, 407930 <printf@plt+0x6430>
  4078fc:	ldr	w0, [x23, x20, lsl #2]
  407900:	sub	x8, x29, #0x10
  407904:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  407908:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40790c:	sub	x1, x29, #0x10
  407910:	add	x0, x0, #0xc8e
  407914:	mov	x2, x26
  407918:	mov	x3, x26
  40791c:	mov	x4, x26
  407920:	mov	x5, x26
  407924:	bl	405e4c <printf@plt+0x494c>
  407928:	sub	x0, x29, #0x10
  40792c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407930:	ldr	x1, [x27, #432]
  407934:	mov	w0, #0x2b                  	// #43
  407938:	bl	4012b0 <putc@plt>
  40793c:	ldr	x8, [x19, #48]
  407940:	ldr	x8, [x8, #128]
  407944:	ldrb	w8, [x8, x20]
  407948:	cbz	w8, 407964 <printf@plt+0x6464>
  40794c:	ldr	x3, [x27, #432]
  407950:	mov	w1, #0xc                   	// #12
  407954:	mov	w2, #0x1                   	// #1
  407958:	mov	x0, x28
  40795c:	bl	401490 <fwrite@plt>
  407960:	b	407984 <printf@plt+0x6484>
  407964:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407968:	add	x0, x0, #0xca0
  40796c:	mov	x1, x22
  407970:	mov	x2, x26
  407974:	mov	x3, x26
  407978:	mov	x4, x26
  40797c:	mov	x5, x26
  407980:	bl	405e4c <printf@plt+0x494c>
  407984:	ldrsw	x24, [x19, #44]
  407988:	cmp	x20, x24
  40798c:	b.ge	4079a8 <printf@plt+0x64a8>  // b.tcont
  407990:	ldr	w25, [x19, #40]
  407994:	add	x20, x20, #0x1
  407998:	add	x22, x22, #0x10
  40799c:	cmp	x20, w25, sxtw
  4079a0:	b.gt	4078f8 <printf@plt+0x63f8>
  4079a4:	b	40793c <printf@plt+0x643c>
  4079a8:	ldr	w25, [x19, #40]
  4079ac:	ldr	w26, [sp, #12]
  4079b0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4079b4:	add	x21, x21, #0x23a
  4079b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4079bc:	add	x1, x1, #0x8bf
  4079c0:	mov	x0, x21
  4079c4:	mov	w2, w25
  4079c8:	bl	401340 <sprintf@plt>
  4079cc:	cmp	w24, w25
  4079d0:	b.eq	4079f0 <printf@plt+0x64f0>  // b.none
  4079d4:	mov	x0, x21
  4079d8:	bl	401290 <strlen@plt>
  4079dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4079e0:	add	x0, x21, x0
  4079e4:	add	x1, x1, #0x8b1
  4079e8:	mov	w2, w24
  4079ec:	bl	401340 <sprintf@plt>
  4079f0:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4079f4:	add	x1, x1, #0x23a
  4079f8:	sub	x0, x29, #0x10
  4079fc:	bl	411278 <_ZdlPvm@@Base+0x90>
  407a00:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407a04:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407a08:	add	x2, x2, #0x1d8
  407a0c:	add	x0, x0, #0xca7
  407a10:	sub	x1, x29, #0x10
  407a14:	mov	x3, x2
  407a18:	mov	x4, x2
  407a1c:	mov	x5, x2
  407a20:	bl	405e4c <printf@plt+0x494c>
  407a24:	sub	x0, x29, #0x10
  407a28:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407a2c:	cbz	w26, 407a48 <printf@plt+0x6548>
  407a30:	ldr	x3, [x27, #432]
  407a34:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407a38:	add	x0, x0, #0xccc
  407a3c:	mov	w1, #0x3                   	// #3
  407a40:	mov	w2, #0x1                   	// #1
  407a44:	bl	401490 <fwrite@plt>
  407a48:	ldr	x1, [x27, #432]
  407a4c:	mov	w0, #0xa                   	// #10
  407a50:	bl	401390 <fputc@plt>
  407a54:	ldr	x3, [x27, #432]
  407a58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  407a5c:	add	x0, x0, #0x1fe
  407a60:	mov	w1, #0xa                   	// #10
  407a64:	mov	w2, #0x1                   	// #1
  407a68:	bl	401490 <fwrite@plt>
  407a6c:	ldr	x0, [x19, #56]
  407a70:	bl	407dbc <printf@plt+0x68bc>
  407a74:	ldr	x0, [x19, #24]
  407a78:	ldr	w1, [x19, #16]
  407a7c:	bl	405aec <printf@plt+0x45ec>
  407a80:	ldr	x0, [x19, #64]
  407a84:	ldr	x1, [x27, #432]
  407a88:	bl	401240 <fputs@plt>
  407a8c:	ldr	x3, [x27, #432]
  407a90:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407a94:	add	x0, x0, #0xcd0
  407a98:	mov	w1, #0xe                   	// #14
  407a9c:	mov	w2, #0x1                   	// #1
  407aa0:	bl	401490 <fwrite@plt>
  407aa4:	ldr	x8, [x19, #56]
  407aa8:	ldrb	w8, [x8, #44]
  407aac:	cbnz	w8, 407c30 <printf@plt+0x6730>
  407ab0:	cbz	w26, 407bb0 <printf@plt+0x66b0>
  407ab4:	ldp	w22, w20, [x19, #40]
  407ab8:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407abc:	add	x21, x21, #0x23a
  407ac0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407ac4:	add	x1, x1, #0x8bf
  407ac8:	mov	x0, x21
  407acc:	mov	w2, w22
  407ad0:	bl	401340 <sprintf@plt>
  407ad4:	cmp	w20, w22
  407ad8:	b.eq	407af8 <printf@plt+0x65f8>  // b.none
  407adc:	mov	x0, x21
  407ae0:	bl	401290 <strlen@plt>
  407ae4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407ae8:	add	x0, x21, x0
  407aec:	add	x1, x1, #0x8b1
  407af0:	mov	w2, w20
  407af4:	bl	401340 <sprintf@plt>
  407af8:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407afc:	add	x1, x1, #0x23a
  407b00:	sub	x0, x29, #0x10
  407b04:	bl	411278 <_ZdlPvm@@Base+0x90>
  407b08:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407b0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407b10:	add	x2, x2, #0x1d8
  407b14:	add	x0, x0, #0xcdf
  407b18:	sub	x1, x29, #0x10
  407b1c:	mov	x3, x2
  407b20:	mov	x4, x2
  407b24:	mov	x5, x2
  407b28:	bl	405e4c <printf@plt+0x494c>
  407b2c:	sub	x0, x29, #0x10
  407b30:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407b34:	ldp	w22, w20, [x19, #40]
  407b38:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407b3c:	add	x21, x21, #0x286
  407b40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407b44:	add	x1, x1, #0x8d2
  407b48:	mov	x0, x21
  407b4c:	mov	w2, w22
  407b50:	bl	401340 <sprintf@plt>
  407b54:	cmp	w20, w22
  407b58:	b.eq	407b78 <printf@plt+0x6678>  // b.none
  407b5c:	mov	x0, x21
  407b60:	bl	401290 <strlen@plt>
  407b64:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407b68:	add	x0, x21, x0
  407b6c:	add	x1, x1, #0x8b1
  407b70:	mov	w2, w20
  407b74:	bl	401340 <sprintf@plt>
  407b78:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407b7c:	add	x1, x1, #0x286
  407b80:	sub	x0, x29, #0x10
  407b84:	bl	411278 <_ZdlPvm@@Base+0x90>
  407b88:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407b8c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407b90:	add	x2, x2, #0x1d8
  407b94:	add	x0, x0, #0xcfb
  407b98:	sub	x1, x29, #0x10
  407b9c:	mov	x3, x2
  407ba0:	mov	x4, x2
  407ba4:	mov	x5, x2
  407ba8:	bl	405e4c <printf@plt+0x494c>
  407bac:	b	407c28 <printf@plt+0x6728>
  407bb0:	ldp	w22, w20, [x19, #40]
  407bb4:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407bb8:	add	x21, x21, #0x23a
  407bbc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407bc0:	add	x1, x1, #0x8bf
  407bc4:	mov	x0, x21
  407bc8:	mov	w2, w22
  407bcc:	bl	401340 <sprintf@plt>
  407bd0:	cmp	w20, w22
  407bd4:	b.eq	407bf4 <printf@plt+0x66f4>  // b.none
  407bd8:	mov	x0, x21
  407bdc:	bl	401290 <strlen@plt>
  407be0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407be4:	add	x0, x21, x0
  407be8:	add	x1, x1, #0x8b1
  407bec:	mov	w2, w20
  407bf0:	bl	401340 <sprintf@plt>
  407bf4:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407bf8:	add	x1, x1, #0x23a
  407bfc:	sub	x0, x29, #0x10
  407c00:	bl	411278 <_ZdlPvm@@Base+0x90>
  407c04:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407c08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407c0c:	add	x2, x2, #0x1d8
  407c10:	add	x0, x0, #0xcfb
  407c14:	sub	x1, x29, #0x10
  407c18:	mov	x3, x2
  407c1c:	mov	x4, x2
  407c20:	mov	x5, x2
  407c24:	bl	405e4c <printf@plt+0x494c>
  407c28:	sub	x0, x29, #0x10
  407c2c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407c30:	ldr	w2, [x19, #32]
  407c34:	ldr	w3, [x19, #40]
  407c38:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407c3c:	add	x20, x20, #0x220
  407c40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407c44:	add	x1, x1, #0x8b5
  407c48:	mov	x0, x20
  407c4c:	bl	401340 <sprintf@plt>
  407c50:	sub	x0, x29, #0x10
  407c54:	mov	x1, x20
  407c58:	bl	411278 <_ZdlPvm@@Base+0x90>
  407c5c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407c60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407c64:	add	x2, x2, #0x1d8
  407c68:	add	x0, x0, #0xd12
  407c6c:	sub	x1, x29, #0x10
  407c70:	mov	x3, x2
  407c74:	mov	x4, x2
  407c78:	mov	x5, x2
  407c7c:	bl	405e4c <printf@plt+0x494c>
  407c80:	sub	x0, x29, #0x10
  407c84:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407c88:	ldr	w2, [x19, #32]
  407c8c:	ldr	w3, [x19, #40]
  407c90:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407c94:	add	x19, x19, #0x1ec
  407c98:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407c9c:	add	x1, x1, #0x8a1
  407ca0:	mov	x0, x19
  407ca4:	bl	401340 <sprintf@plt>
  407ca8:	sub	x0, x29, #0x10
  407cac:	mov	x1, x19
  407cb0:	bl	411278 <_ZdlPvm@@Base+0x90>
  407cb4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407cb8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407cbc:	add	x2, x2, #0x1d8
  407cc0:	add	x0, x0, #0xd21
  407cc4:	sub	x1, x29, #0x10
  407cc8:	mov	x3, x2
  407ccc:	mov	x4, x2
  407cd0:	mov	x5, x2
  407cd4:	bl	405e4c <printf@plt+0x494c>
  407cd8:	sub	x0, x29, #0x10
  407cdc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407ce0:	ldr	x3, [x27, #432]
  407ce4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407ce8:	add	x0, x0, #0xd30
  407cec:	mov	w1, #0x19                  	// #25
  407cf0:	mov	w2, #0x1                   	// #1
  407cf4:	mov	w19, #0x1                   	// #1
  407cf8:	bl	401490 <fwrite@plt>
  407cfc:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407d00:	str	w19, [x8, #488]
  407d04:	ldp	x20, x19, [sp, #144]
  407d08:	ldp	x22, x21, [sp, #128]
  407d0c:	ldp	x24, x23, [sp, #112]
  407d10:	ldp	x26, x25, [sp, #96]
  407d14:	ldp	x28, x27, [sp, #80]
  407d18:	ldp	x29, x30, [sp, #64]
  407d1c:	add	sp, sp, #0xa0
  407d20:	ret
  407d24:	mov	x19, x0
  407d28:	add	x0, sp, #0x10
  407d2c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407d30:	b	407d3c <printf@plt+0x683c>
  407d34:	b	407d64 <printf@plt+0x6864>
  407d38:	mov	x19, x0
  407d3c:	add	x0, sp, #0x20
  407d40:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407d44:	b	407d68 <printf@plt+0x6868>
  407d48:	b	407d64 <printf@plt+0x6864>
  407d4c:	b	407d64 <printf@plt+0x6864>
  407d50:	b	407d64 <printf@plt+0x6864>
  407d54:	b	407d64 <printf@plt+0x6864>
  407d58:	b	407d64 <printf@plt+0x6864>
  407d5c:	b	407d64 <printf@plt+0x6864>
  407d60:	b	407d64 <printf@plt+0x6864>
  407d64:	mov	x19, x0
  407d68:	sub	x0, x29, #0x10
  407d6c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407d70:	mov	x0, x19
  407d74:	bl	4014a0 <_Unwind_Resume@plt>
  407d78:	stp	x29, x30, [sp, #-32]!
  407d7c:	stp	x20, x19, [sp, #16]
  407d80:	mov	x29, sp
  407d84:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407d88:	mov	w3, w1
  407d8c:	add	x20, x20, #0x206
  407d90:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407d94:	mov	w2, w0
  407d98:	add	x1, x1, #0x8ab
  407d9c:	mov	x0, x20
  407da0:	mov	x19, x8
  407da4:	bl	401340 <sprintf@plt>
  407da8:	mov	x0, x19
  407dac:	mov	x1, x20
  407db0:	ldp	x20, x19, [sp, #16]
  407db4:	ldp	x29, x30, [sp], #32
  407db8:	b	411278 <_ZdlPvm@@Base+0x90>
  407dbc:	sub	sp, sp, #0x30
  407dc0:	stp	x29, x30, [sp, #16]
  407dc4:	stp	x20, x19, [sp, #32]
  407dc8:	add	x29, sp, #0x10
  407dcc:	ldr	w8, [x0, #16]
  407dd0:	mov	x19, x0
  407dd4:	cbz	w8, 407dfc <printf@plt+0x68fc>
  407dd8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407ddc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407de0:	add	x2, x2, #0x1d8
  407de4:	add	x1, x19, #0x8
  407de8:	add	x0, x0, #0xe94
  407dec:	mov	x3, x2
  407df0:	mov	x4, x2
  407df4:	mov	x5, x2
  407df8:	bl	405e4c <printf@plt+0x494c>
  407dfc:	ldrh	w8, [x19, #2]
  407e00:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  407e04:	cbz	w8, 407e78 <printf@plt+0x6978>
  407e08:	ldr	x3, [x20, #432]
  407e0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407e10:	add	x0, x0, #0xe9c
  407e14:	mov	w1, #0x4                   	// #4
  407e18:	mov	w2, #0x1                   	// #1
  407e1c:	bl	401490 <fwrite@plt>
  407e20:	ldrsh	w8, [x19]
  407e24:	cmp	w8, #0x0
  407e28:	b.le	407e3c <printf@plt+0x693c>
  407e2c:	mov	w0, #0x2b                  	// #43
  407e30:	ldr	x1, [x20, #432]
  407e34:	bl	4012b0 <putc@plt>
  407e38:	b	407e40 <printf@plt+0x6940>
  407e3c:	tbnz	w8, #31, 407f2c <printf@plt+0x6a2c>
  407e40:	ldrsh	w0, [x19, #2]
  407e44:	mov	x8, sp
  407e48:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  407e4c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407e50:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  407e54:	add	x2, x2, #0x1d8
  407e58:	add	x0, x0, #0x20d
  407e5c:	mov	x1, sp
  407e60:	mov	x3, x2
  407e64:	mov	x4, x2
  407e68:	mov	x5, x2
  407e6c:	bl	405e4c <printf@plt+0x494c>
  407e70:	mov	x0, sp
  407e74:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407e78:	ldrh	w8, [x19, #6]
  407e7c:	cbz	w8, 407ef0 <printf@plt+0x69f0>
  407e80:	ldr	x3, [x20, #432]
  407e84:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407e88:	add	x0, x0, #0xea1
  407e8c:	mov	w1, #0x4                   	// #4
  407e90:	mov	w2, #0x1                   	// #1
  407e94:	bl	401490 <fwrite@plt>
  407e98:	ldrsh	w8, [x19, #4]
  407e9c:	cmp	w8, #0x0
  407ea0:	b.le	407eb4 <printf@plt+0x69b4>
  407ea4:	mov	w0, #0x2b                  	// #43
  407ea8:	ldr	x1, [x20, #432]
  407eac:	bl	4012b0 <putc@plt>
  407eb0:	b	407eb8 <printf@plt+0x69b8>
  407eb4:	tbnz	w8, #31, 407f34 <printf@plt+0x6a34>
  407eb8:	ldrsh	w0, [x19, #6]
  407ebc:	mov	x8, sp
  407ec0:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  407ec4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407ec8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  407ecc:	add	x2, x2, #0x1d8
  407ed0:	add	x0, x0, #0x20d
  407ed4:	mov	x1, sp
  407ed8:	mov	x3, x2
  407edc:	mov	x4, x2
  407ee0:	mov	x5, x2
  407ee4:	bl	405e4c <printf@plt+0x494c>
  407ee8:	mov	x0, sp
  407eec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407ef0:	ldr	w8, [x19, #32]
  407ef4:	cbz	w8, 407f1c <printf@plt+0x6a1c>
  407ef8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407efc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407f00:	add	x2, x2, #0x1d8
  407f04:	add	x1, x19, #0x18
  407f08:	add	x0, x0, #0xd7c
  407f0c:	mov	x3, x2
  407f10:	mov	x4, x2
  407f14:	mov	x5, x2
  407f18:	bl	405e4c <printf@plt+0x494c>
  407f1c:	ldp	x20, x19, [sp, #32]
  407f20:	ldp	x29, x30, [sp, #16]
  407f24:	add	sp, sp, #0x30
  407f28:	ret
  407f2c:	mov	w0, #0x2d                  	// #45
  407f30:	b	407e30 <printf@plt+0x6930>
  407f34:	mov	w0, #0x2d                  	// #45
  407f38:	b	407ea8 <printf@plt+0x69a8>
  407f3c:	b	407f40 <printf@plt+0x6a40>
  407f40:	mov	x19, x0
  407f44:	mov	x0, sp
  407f48:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407f4c:	mov	x0, x19
  407f50:	bl	4014a0 <_Unwind_Resume@plt>
  407f54:	sub	sp, sp, #0x40
  407f58:	stp	x29, x30, [sp, #32]
  407f5c:	stp	x20, x19, [sp, #48]
  407f60:	add	x29, sp, #0x20
  407f64:	ldr	w2, [x0, #32]
  407f68:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407f6c:	add	x20, x20, #0x2ad
  407f70:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407f74:	mov	x19, x0
  407f78:	add	x1, x1, #0x8de
  407f7c:	mov	x0, x20
  407f80:	bl	401340 <sprintf@plt>
  407f84:	add	x0, sp, #0x10
  407f88:	mov	x1, x20
  407f8c:	bl	411278 <_ZdlPvm@@Base+0x90>
  407f90:	ldr	w2, [x19, #32]
  407f94:	ldr	w3, [x19, #40]
  407f98:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407f9c:	add	x19, x19, #0x220
  407fa0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  407fa4:	add	x1, x1, #0x8b5
  407fa8:	mov	x0, x19
  407fac:	bl	401340 <sprintf@plt>
  407fb0:	mov	x0, sp
  407fb4:	mov	x1, x19
  407fb8:	bl	411278 <_ZdlPvm@@Base+0x90>
  407fbc:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  407fc0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  407fc4:	add	x3, x3, #0x1d8
  407fc8:	add	x0, x0, #0xd4a
  407fcc:	add	x1, sp, #0x10
  407fd0:	mov	x2, sp
  407fd4:	mov	x4, x3
  407fd8:	mov	x5, x3
  407fdc:	bl	405e4c <printf@plt+0x494c>
  407fe0:	mov	x0, sp
  407fe4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407fe8:	add	x0, sp, #0x10
  407fec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  407ff0:	ldp	x20, x19, [sp, #48]
  407ff4:	ldp	x29, x30, [sp, #32]
  407ff8:	add	sp, sp, #0x40
  407ffc:	ret
  408000:	mov	x19, x0
  408004:	mov	x0, sp
  408008:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40800c:	b	408014 <printf@plt+0x6b14>
  408010:	mov	x19, x0
  408014:	add	x0, sp, #0x10
  408018:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40801c:	mov	x0, x19
  408020:	bl	4014a0 <_Unwind_Resume@plt>
  408024:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  408028:	mov	w8, #0xffffffff            	// #-1
  40802c:	mov	x9, #0xffffffffffffffff    	// #-1
  408030:	add	x10, x10, #0x118
  408034:	stp	x2, x3, [x0, #56]
  408038:	str	w8, [x0, #16]
  40803c:	stp	xzr, x9, [x0, #24]
  408040:	stp	x9, x1, [x0, #40]
  408044:	stp	x10, xzr, [x0]
  408048:	ret
  40804c:	sub	sp, sp, #0x30
  408050:	stp	x29, x30, [sp, #16]
  408054:	stp	x20, x19, [sp, #32]
  408058:	add	x29, sp, #0x10
  40805c:	ldr	w2, [x0, #40]
  408060:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408064:	add	x20, x20, #0x2bb
  408068:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40806c:	mov	x19, x0
  408070:	add	x1, x1, #0x8e4
  408074:	mov	x0, x20
  408078:	bl	401340 <sprintf@plt>
  40807c:	mov	x0, sp
  408080:	mov	x1, x20
  408084:	bl	411278 <_ZdlPvm@@Base+0x90>
  408088:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40808c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408090:	add	x2, x2, #0x1d8
  408094:	add	x0, x0, #0xd6e
  408098:	mov	x1, sp
  40809c:	mov	x3, x2
  4080a0:	mov	x4, x2
  4080a4:	mov	x5, x2
  4080a8:	bl	405e4c <printf@plt+0x494c>
  4080ac:	mov	x0, sp
  4080b0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4080b4:	ldr	w2, [x19, #32]
  4080b8:	ldr	w3, [x19, #40]
  4080bc:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4080c0:	add	x19, x19, #0x206
  4080c4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4080c8:	add	x1, x1, #0x8ab
  4080cc:	mov	x0, x19
  4080d0:	bl	401340 <sprintf@plt>
  4080d4:	mov	x0, sp
  4080d8:	mov	x1, x19
  4080dc:	bl	411278 <_ZdlPvm@@Base+0x90>
  4080e0:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4080e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4080e8:	add	x2, x2, #0x1d8
  4080ec:	add	x0, x0, #0xd7c
  4080f0:	mov	x1, sp
  4080f4:	mov	x3, x2
  4080f8:	mov	x4, x2
  4080fc:	mov	x5, x2
  408100:	bl	405e4c <printf@plt+0x494c>
  408104:	mov	x0, sp
  408108:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40810c:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  408110:	ldr	x3, [x8, #432]
  408114:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408118:	add	x0, x0, #0xd81
  40811c:	mov	w1, #0x4                   	// #4
  408120:	mov	w2, #0x1                   	// #1
  408124:	bl	401490 <fwrite@plt>
  408128:	ldp	x20, x19, [sp, #32]
  40812c:	ldp	x29, x30, [sp, #16]
  408130:	add	sp, sp, #0x30
  408134:	ret
  408138:	b	40813c <printf@plt+0x6c3c>
  40813c:	mov	x19, x0
  408140:	mov	x0, sp
  408144:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408148:	mov	x0, x19
  40814c:	bl	4014a0 <_Unwind_Resume@plt>
  408150:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  408154:	mov	w8, #0xffffffff            	// #-1
  408158:	mov	x9, #0xffffffffffffffff    	// #-1
  40815c:	add	x10, x10, #0x190
  408160:	stp	x2, x3, [x0, #56]
  408164:	str	w8, [x0, #16]
  408168:	stp	xzr, x9, [x0, #24]
  40816c:	stp	x9, x1, [x0, #40]
  408170:	stp	x10, xzr, [x0]
  408174:	ret
  408178:	sub	sp, sp, #0x60
  40817c:	stp	x29, x30, [sp, #48]
  408180:	stp	x22, x21, [sp, #64]
  408184:	stp	x20, x19, [sp, #80]
  408188:	add	x29, sp, #0x30
  40818c:	ldr	w2, [x0, #40]
  408190:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408194:	add	x20, x20, #0x2bb
  408198:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40819c:	mov	x19, x0
  4081a0:	add	x1, x1, #0x8e4
  4081a4:	mov	x0, x20
  4081a8:	bl	401340 <sprintf@plt>
  4081ac:	sub	x0, x29, #0x10
  4081b0:	mov	x1, x20
  4081b4:	bl	411278 <_ZdlPvm@@Base+0x90>
  4081b8:	ldp	w22, w20, [x19, #40]
  4081bc:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4081c0:	add	x21, x21, #0x23a
  4081c4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4081c8:	add	x1, x1, #0x8bf
  4081cc:	mov	x0, x21
  4081d0:	mov	w2, w22
  4081d4:	bl	401340 <sprintf@plt>
  4081d8:	cmp	w20, w22
  4081dc:	b.eq	4081fc <printf@plt+0x6cfc>  // b.none
  4081e0:	mov	x0, x21
  4081e4:	bl	401290 <strlen@plt>
  4081e8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4081ec:	add	x0, x21, x0
  4081f0:	add	x1, x1, #0x8b1
  4081f4:	mov	w2, w20
  4081f8:	bl	401340 <sprintf@plt>
  4081fc:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408200:	add	x1, x1, #0x23a
  408204:	add	x0, sp, #0x10
  408208:	bl	411278 <_ZdlPvm@@Base+0x90>
  40820c:	ldr	w2, [x19, #32]
  408210:	ldr	w3, [x19, #40]
  408214:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408218:	add	x20, x20, #0x1ec
  40821c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408220:	add	x1, x1, #0x8a1
  408224:	mov	x0, x20
  408228:	bl	401340 <sprintf@plt>
  40822c:	mov	x0, sp
  408230:	mov	x1, x20
  408234:	bl	411278 <_ZdlPvm@@Base+0x90>
  408238:	adrp	x4, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40823c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408240:	add	x4, x4, #0x1d8
  408244:	add	x0, x0, #0xd86
  408248:	sub	x1, x29, #0x10
  40824c:	add	x2, sp, #0x10
  408250:	mov	x3, sp
  408254:	mov	x5, x4
  408258:	bl	405e4c <printf@plt+0x494c>
  40825c:	mov	x0, sp
  408260:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408264:	add	x0, sp, #0x10
  408268:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40826c:	sub	x0, x29, #0x10
  408270:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408274:	ldr	w2, [x19, #32]
  408278:	ldr	w3, [x19, #40]
  40827c:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408280:	add	x19, x19, #0x206
  408284:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408288:	add	x1, x1, #0x8ab
  40828c:	mov	x0, x19
  408290:	bl	401340 <sprintf@plt>
  408294:	sub	x0, x29, #0x10
  408298:	mov	x1, x19
  40829c:	bl	411278 <_ZdlPvm@@Base+0x90>
  4082a0:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4082a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4082a8:	add	x2, x2, #0x1d8
  4082ac:	add	x0, x0, #0xd7c
  4082b0:	sub	x1, x29, #0x10
  4082b4:	mov	x3, x2
  4082b8:	mov	x4, x2
  4082bc:	mov	x5, x2
  4082c0:	bl	405e4c <printf@plt+0x494c>
  4082c4:	sub	x0, x29, #0x10
  4082c8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4082cc:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  4082d0:	ldr	x3, [x8, #432]
  4082d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4082d8:	add	x0, x0, #0xd81
  4082dc:	mov	w1, #0x4                   	// #4
  4082e0:	mov	w2, #0x1                   	// #1
  4082e4:	bl	401490 <fwrite@plt>
  4082e8:	ldp	x20, x19, [sp, #80]
  4082ec:	ldp	x22, x21, [sp, #64]
  4082f0:	ldp	x29, x30, [sp, #48]
  4082f4:	add	sp, sp, #0x60
  4082f8:	ret
  4082fc:	b	408320 <printf@plt+0x6e20>
  408300:	mov	x19, x0
  408304:	mov	x0, sp
  408308:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40830c:	b	408314 <printf@plt+0x6e14>
  408310:	mov	x19, x0
  408314:	add	x0, sp, #0x10
  408318:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40831c:	b	408324 <printf@plt+0x6e24>
  408320:	mov	x19, x0
  408324:	sub	x0, x29, #0x10
  408328:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40832c:	mov	x0, x19
  408330:	bl	4014a0 <_Unwind_Resume@plt>
  408334:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  408338:	mov	w8, #0xffffffff            	// #-1
  40833c:	mov	x9, #0xffffffffffffffff    	// #-1
  408340:	add	x10, x10, #0x208
  408344:	stp	x2, x3, [x0, #56]
  408348:	str	w8, [x0, #16]
  40834c:	stp	xzr, x9, [x0, #24]
  408350:	stp	x9, x1, [x0, #40]
  408354:	stp	x10, xzr, [x0]
  408358:	ret
  40835c:	sub	sp, sp, #0x60
  408360:	stp	x29, x30, [sp, #48]
  408364:	stp	x22, x21, [sp, #64]
  408368:	stp	x20, x19, [sp, #80]
  40836c:	add	x29, sp, #0x30
  408370:	ldr	w2, [x0, #40]
  408374:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408378:	add	x20, x20, #0x2bb
  40837c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408380:	mov	x19, x0
  408384:	add	x1, x1, #0x8e4
  408388:	mov	x0, x20
  40838c:	bl	401340 <sprintf@plt>
  408390:	sub	x0, x29, #0x10
  408394:	mov	x1, x20
  408398:	bl	411278 <_ZdlPvm@@Base+0x90>
  40839c:	ldp	w22, w20, [x19, #40]
  4083a0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4083a4:	add	x21, x21, #0x23a
  4083a8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4083ac:	add	x1, x1, #0x8bf
  4083b0:	mov	x0, x21
  4083b4:	mov	w2, w22
  4083b8:	bl	401340 <sprintf@plt>
  4083bc:	cmp	w20, w22
  4083c0:	b.eq	4083e0 <printf@plt+0x6ee0>  // b.none
  4083c4:	mov	x0, x21
  4083c8:	bl	401290 <strlen@plt>
  4083cc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4083d0:	add	x0, x21, x0
  4083d4:	add	x1, x1, #0x8b1
  4083d8:	mov	w2, w20
  4083dc:	bl	401340 <sprintf@plt>
  4083e0:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4083e4:	add	x1, x1, #0x23a
  4083e8:	add	x0, sp, #0x10
  4083ec:	bl	411278 <_ZdlPvm@@Base+0x90>
  4083f0:	ldr	w2, [x19, #32]
  4083f4:	ldr	w3, [x19, #40]
  4083f8:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4083fc:	add	x20, x20, #0x1ec
  408400:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408404:	add	x1, x1, #0x8a1
  408408:	mov	x0, x20
  40840c:	bl	401340 <sprintf@plt>
  408410:	mov	x0, sp
  408414:	mov	x1, x20
  408418:	bl	411278 <_ZdlPvm@@Base+0x90>
  40841c:	adrp	x4, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408420:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408424:	add	x4, x4, #0x1d8
  408428:	add	x0, x0, #0xda4
  40842c:	sub	x1, x29, #0x10
  408430:	add	x2, sp, #0x10
  408434:	mov	x3, sp
  408438:	mov	x5, x4
  40843c:	bl	405e4c <printf@plt+0x494c>
  408440:	mov	x0, sp
  408444:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408448:	add	x0, sp, #0x10
  40844c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408450:	sub	x0, x29, #0x10
  408454:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408458:	ldr	w2, [x19, #32]
  40845c:	ldr	w3, [x19, #40]
  408460:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408464:	add	x19, x19, #0x206
  408468:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40846c:	add	x1, x1, #0x8ab
  408470:	mov	x0, x19
  408474:	bl	401340 <sprintf@plt>
  408478:	sub	x0, x29, #0x10
  40847c:	mov	x1, x19
  408480:	bl	411278 <_ZdlPvm@@Base+0x90>
  408484:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408488:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40848c:	add	x2, x2, #0x1d8
  408490:	add	x0, x0, #0xd7c
  408494:	sub	x1, x29, #0x10
  408498:	mov	x3, x2
  40849c:	mov	x4, x2
  4084a0:	mov	x5, x2
  4084a4:	bl	405e4c <printf@plt+0x494c>
  4084a8:	sub	x0, x29, #0x10
  4084ac:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4084b0:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  4084b4:	ldr	x3, [x8, #432]
  4084b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4084bc:	add	x0, x0, #0xd81
  4084c0:	mov	w1, #0x4                   	// #4
  4084c4:	mov	w2, #0x1                   	// #1
  4084c8:	bl	401490 <fwrite@plt>
  4084cc:	ldp	x20, x19, [sp, #80]
  4084d0:	ldp	x22, x21, [sp, #64]
  4084d4:	ldp	x29, x30, [sp, #48]
  4084d8:	add	sp, sp, #0x60
  4084dc:	ret
  4084e0:	b	408504 <printf@plt+0x7004>
  4084e4:	mov	x19, x0
  4084e8:	mov	x0, sp
  4084ec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4084f0:	b	4084f8 <printf@plt+0x6ff8>
  4084f4:	mov	x19, x0
  4084f8:	add	x0, sp, #0x10
  4084fc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408500:	b	408508 <printf@plt+0x7008>
  408504:	mov	x19, x0
  408508:	sub	x0, x29, #0x10
  40850c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408510:	mov	x0, x19
  408514:	bl	4014a0 <_Unwind_Resume@plt>
  408518:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40851c:	mov	w8, #0xffffffff            	// #-1
  408520:	mov	x9, #0xffffffffffffffff    	// #-1
  408524:	add	x10, x10, #0x280
  408528:	stp	x2, x3, [x0, #56]
  40852c:	str	w8, [x0, #16]
  408530:	stp	xzr, x9, [x0, #24]
  408534:	stp	x9, x1, [x0, #40]
  408538:	stp	x10, xzr, [x0]
  40853c:	ret
  408540:	stp	x29, x30, [sp, #-16]!
  408544:	mov	x29, sp
  408548:	mov	w5, w4
  40854c:	mov	x4, x3
  408550:	mov	x3, x2
  408554:	mov	w2, w1
  408558:	mov	w1, #0x1                   	// #1
  40855c:	bl	4076e4 <printf@plt+0x61e4>
  408560:	mov	w0, #0x1                   	// #1
  408564:	ldp	x29, x30, [sp], #16
  408568:	ret
  40856c:	sub	sp, sp, #0x60
  408570:	stp	x29, x30, [sp, #48]
  408574:	stp	x22, x21, [sp, #64]
  408578:	stp	x20, x19, [sp, #80]
  40857c:	add	x29, sp, #0x30
  408580:	ldr	w2, [x0, #40]
  408584:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408588:	add	x20, x20, #0x2bb
  40858c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408590:	mov	x19, x0
  408594:	add	x1, x1, #0x8e4
  408598:	mov	x0, x20
  40859c:	bl	401340 <sprintf@plt>
  4085a0:	sub	x0, x29, #0x10
  4085a4:	mov	x1, x20
  4085a8:	bl	411278 <_ZdlPvm@@Base+0x90>
  4085ac:	ldp	w22, w20, [x19, #40]
  4085b0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4085b4:	add	x21, x21, #0x23a
  4085b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4085bc:	add	x1, x1, #0x8bf
  4085c0:	mov	x0, x21
  4085c4:	mov	w2, w22
  4085c8:	bl	401340 <sprintf@plt>
  4085cc:	cmp	w20, w22
  4085d0:	b.eq	4085f0 <printf@plt+0x70f0>  // b.none
  4085d4:	mov	x0, x21
  4085d8:	bl	401290 <strlen@plt>
  4085dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4085e0:	add	x0, x21, x0
  4085e4:	add	x1, x1, #0x8b1
  4085e8:	mov	w2, w20
  4085ec:	bl	401340 <sprintf@plt>
  4085f0:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4085f4:	add	x1, x1, #0x23a
  4085f8:	add	x0, sp, #0x10
  4085fc:	bl	411278 <_ZdlPvm@@Base+0x90>
  408600:	ldp	w22, w20, [x19, #40]
  408604:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408608:	add	x21, x21, #0x286
  40860c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408610:	add	x1, x1, #0x8d2
  408614:	mov	x0, x21
  408618:	mov	w2, w22
  40861c:	bl	401340 <sprintf@plt>
  408620:	cmp	w20, w22
  408624:	b.eq	408644 <printf@plt+0x7144>  // b.none
  408628:	mov	x0, x21
  40862c:	bl	401290 <strlen@plt>
  408630:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408634:	add	x0, x21, x0
  408638:	add	x1, x1, #0x8b1
  40863c:	mov	w2, w20
  408640:	bl	401340 <sprintf@plt>
  408644:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408648:	add	x1, x1, #0x286
  40864c:	mov	x0, sp
  408650:	bl	411278 <_ZdlPvm@@Base+0x90>
  408654:	adrp	x4, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408658:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40865c:	add	x4, x4, #0x1d8
  408660:	add	x0, x0, #0xda4
  408664:	sub	x1, x29, #0x10
  408668:	add	x2, sp, #0x10
  40866c:	mov	x3, sp
  408670:	mov	x5, x4
  408674:	bl	405e4c <printf@plt+0x494c>
  408678:	mov	x0, sp
  40867c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408680:	add	x0, sp, #0x10
  408684:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408688:	sub	x0, x29, #0x10
  40868c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408690:	ldr	w2, [x19, #32]
  408694:	ldr	w3, [x19, #40]
  408698:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40869c:	add	x19, x19, #0x206
  4086a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4086a4:	add	x1, x1, #0x8ab
  4086a8:	mov	x0, x19
  4086ac:	bl	401340 <sprintf@plt>
  4086b0:	sub	x0, x29, #0x10
  4086b4:	mov	x1, x19
  4086b8:	bl	411278 <_ZdlPvm@@Base+0x90>
  4086bc:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4086c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4086c4:	add	x2, x2, #0x1d8
  4086c8:	add	x0, x0, #0xd7c
  4086cc:	sub	x1, x29, #0x10
  4086d0:	mov	x3, x2
  4086d4:	mov	x4, x2
  4086d8:	mov	x5, x2
  4086dc:	bl	405e4c <printf@plt+0x494c>
  4086e0:	sub	x0, x29, #0x10
  4086e4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4086e8:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  4086ec:	ldr	x3, [x8, #432]
  4086f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4086f4:	add	x0, x0, #0xd81
  4086f8:	mov	w1, #0x4                   	// #4
  4086fc:	mov	w2, #0x1                   	// #1
  408700:	bl	401490 <fwrite@plt>
  408704:	ldp	x20, x19, [sp, #80]
  408708:	ldp	x22, x21, [sp, #64]
  40870c:	ldp	x29, x30, [sp, #48]
  408710:	add	sp, sp, #0x60
  408714:	ret
  408718:	b	40873c <printf@plt+0x723c>
  40871c:	mov	x19, x0
  408720:	mov	x0, sp
  408724:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408728:	b	408730 <printf@plt+0x7230>
  40872c:	mov	x19, x0
  408730:	add	x0, sp, #0x10
  408734:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408738:	b	408740 <printf@plt+0x7240>
  40873c:	mov	x19, x0
  408740:	sub	x0, x29, #0x10
  408744:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408748:	mov	x0, x19
  40874c:	bl	4014a0 <_Unwind_Resume@plt>
  408750:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  408754:	mov	w8, #0xffffffff            	// #-1
  408758:	mov	x9, #0xffffffffffffffff    	// #-1
  40875c:	add	x10, x10, #0x2f8
  408760:	stp	x1, x2, [x0, #48]
  408764:	str	w8, [x0, #16]
  408768:	stp	xzr, x9, [x0, #24]
  40876c:	str	x9, [x0, #40]
  408770:	stp	x10, xzr, [x0]
  408774:	strh	wzr, [x0, #64]
  408778:	ret
  40877c:	cmp	w1, #0x0
  408780:	mov	w8, #0x1                   	// #1
  408784:	cinc	w8, w8, eq  // eq = none
  408788:	strb	w8, [x0, #64]
  40878c:	ret
  408790:	cmp	w1, #0x0
  408794:	mov	w8, #0x1                   	// #1
  408798:	cinc	w8, w8, eq  // eq = none
  40879c:	strb	w8, [x0, #65]
  4087a0:	ret
  4087a4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  4087a8:	mov	w8, #0xffffffff            	// #-1
  4087ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4087b0:	add	x10, x10, #0x380
  4087b4:	stp	x1, x2, [x0, #48]
  4087b8:	strh	wzr, [x0, #64]
  4087bc:	str	w8, [x0, #16]
  4087c0:	stp	xzr, x9, [x0, #24]
  4087c4:	str	x9, [x0, #40]
  4087c8:	stp	x10, xzr, [x0]
  4087cc:	ret
  4087d0:	mov	w0, #0x1                   	// #1
  4087d4:	ret
  4087d8:	sub	sp, sp, #0x50
  4087dc:	stp	x29, x30, [sp, #16]
  4087e0:	stp	x24, x23, [sp, #32]
  4087e4:	stp	x22, x21, [sp, #48]
  4087e8:	stp	x20, x19, [sp, #64]
  4087ec:	add	x29, sp, #0x10
  4087f0:	ldr	w2, [x0, #40]
  4087f4:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4087f8:	mov	w19, w1
  4087fc:	add	x21, x21, #0x2d7
  408800:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408804:	mov	x20, x0
  408808:	add	x1, x1, #0x8f0
  40880c:	mov	x0, x21
  408810:	bl	401340 <sprintf@plt>
  408814:	mov	x0, sp
  408818:	mov	x1, x21
  40881c:	bl	411278 <_ZdlPvm@@Base+0x90>
  408820:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408824:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  408828:	add	x2, x2, #0x1d8
  40882c:	add	x0, x0, #0xd83
  408830:	mov	x1, sp
  408834:	mov	x3, x2
  408838:	mov	x4, x2
  40883c:	mov	x5, x2
  408840:	bl	405e4c <printf@plt+0x494c>
  408844:	mov	x0, sp
  408848:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40884c:	ldrb	w8, [x20, #65]
  408850:	adrp	x23, 412000 <_ZdlPvm@@Base+0xe18>
  408854:	adrp	x24, 413000 <_ZdlPvm@@Base+0x1e18>
  408858:	adrp	x22, 428000 <_Znam@GLIBCXX_3.4>
  40885c:	add	x23, x23, #0xa9b
  408860:	add	x24, x24, #0xdc7
  408864:	cbz	w8, 408894 <printf@plt+0x7394>
  408868:	cmp	w8, #0x1
  40886c:	csel	x8, x23, x24, eq  // eq = none
  408870:	ldr	x1, [x22, #432]
  408874:	ldrsb	w0, [x8]
  408878:	bl	401390 <fputc@plt>
  40887c:	ldr	x3, [x22, #432]
  408880:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408884:	add	x0, x0, #0xf10
  408888:	mov	w1, #0x2                   	// #2
  40888c:	mov	w2, #0x1                   	// #1
  408890:	bl	401490 <fwrite@plt>
  408894:	ldr	x1, [x22, #432]
  408898:	mov	w0, #0x27                  	// #39
  40889c:	bl	401390 <fputc@plt>
  4088a0:	cbnz	w19, 4088bc <printf@plt+0x73bc>
  4088a4:	ldr	x3, [x22, #432]
  4088a8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4088ac:	add	x0, x0, #0xdc9
  4088b0:	mov	w1, #0x9                   	// #9
  4088b4:	mov	w2, #0x1                   	// #1
  4088b8:	bl	401490 <fwrite@plt>
  4088bc:	ldr	w8, [x20, #44]
  4088c0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4088c4:	add	x21, x21, #0x2d7
  4088c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4088cc:	add	w2, w8, #0x1
  4088d0:	add	x1, x1, #0x8f0
  4088d4:	mov	x0, x21
  4088d8:	bl	401340 <sprintf@plt>
  4088dc:	mov	x0, sp
  4088e0:	mov	x1, x21
  4088e4:	bl	411278 <_ZdlPvm@@Base+0x90>
  4088e8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4088ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4088f0:	add	x2, x2, #0x1d8
  4088f4:	add	x0, x0, #0xde3
  4088f8:	mov	x1, sp
  4088fc:	mov	x3, x2
  408900:	mov	x4, x2
  408904:	mov	x5, x2
  408908:	bl	405e4c <printf@plt+0x494c>
  40890c:	mov	x0, sp
  408910:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408914:	ldrb	w8, [x20, #64]
  408918:	cbz	w8, 40894c <printf@plt+0x744c>
  40891c:	ldrb	w8, [x20, #65]
  408920:	ldr	x1, [x22, #432]
  408924:	cmp	w8, #0x1
  408928:	csel	x8, x24, x23, eq  // eq = none
  40892c:	ldrsb	w0, [x8]
  408930:	bl	401390 <fputc@plt>
  408934:	ldr	x3, [x22, #432]
  408938:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40893c:	add	x0, x0, #0xf10
  408940:	mov	w1, #0x2                   	// #2
  408944:	mov	w2, #0x1                   	// #1
  408948:	bl	401490 <fwrite@plt>
  40894c:	ldr	x3, [x22, #432]
  408950:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408954:	add	x0, x0, #0xe37
  408958:	mov	w1, #0x5                   	// #5
  40895c:	mov	w2, #0x1                   	// #1
  408960:	bl	401490 <fwrite@plt>
  408964:	cbnz	w19, 408980 <printf@plt+0x7480>
  408968:	ldr	x3, [x22, #432]
  40896c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408970:	add	x0, x0, #0xdd3
  408974:	mov	w1, #0x8                   	// #8
  408978:	mov	w2, #0x1                   	// #1
  40897c:	bl	401490 <fwrite@plt>
  408980:	ldp	x20, x19, [sp, #64]
  408984:	ldp	x22, x21, [sp, #48]
  408988:	ldp	x24, x23, [sp, #32]
  40898c:	ldp	x29, x30, [sp, #16]
  408990:	add	sp, sp, #0x50
  408994:	ret
  408998:	b	40899c <printf@plt+0x749c>
  40899c:	mov	x19, x0
  4089a0:	mov	x0, sp
  4089a4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4089a8:	mov	x0, x19
  4089ac:	bl	4014a0 <_Unwind_Resume@plt>
  4089b0:	stp	x29, x30, [sp, #-32]!
  4089b4:	stp	x20, x19, [sp, #16]
  4089b8:	mov	x29, sp
  4089bc:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4089c0:	add	x20, x20, #0x2d7
  4089c4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4089c8:	mov	w2, w0
  4089cc:	add	x1, x1, #0x8f0
  4089d0:	mov	x0, x20
  4089d4:	mov	x19, x8
  4089d8:	bl	401340 <sprintf@plt>
  4089dc:	mov	x0, x19
  4089e0:	mov	x1, x20
  4089e4:	ldp	x20, x19, [sp, #16]
  4089e8:	ldp	x29, x30, [sp], #32
  4089ec:	b	411278 <_ZdlPvm@@Base+0x90>
  4089f0:	ret
  4089f4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  4089f8:	mov	w8, #0xffffffff            	// #-1
  4089fc:	mov	x9, #0xffffffffffffffff    	// #-1
  408a00:	add	x10, x10, #0x408
  408a04:	stp	x1, x2, [x0, #48]
  408a08:	strh	wzr, [x0, #64]
  408a0c:	str	w8, [x0, #16]
  408a10:	stp	xzr, x9, [x0, #24]
  408a14:	str	x9, [x0, #40]
  408a18:	stp	x10, xzr, [x0]
  408a1c:	ret
  408a20:	mov	w0, #0x2                   	// #2
  408a24:	ret
  408a28:	sub	sp, sp, #0x50
  408a2c:	stp	x29, x30, [sp, #16]
  408a30:	stp	x24, x23, [sp, #32]
  408a34:	stp	x22, x21, [sp, #48]
  408a38:	stp	x20, x19, [sp, #64]
  408a3c:	add	x29, sp, #0x10
  408a40:	mov	w19, w1
  408a44:	mov	x20, x0
  408a48:	adrp	x22, 428000 <_Znam@GLIBCXX_3.4>
  408a4c:	cbnz	w1, 408a68 <printf@plt+0x7568>
  408a50:	ldr	x3, [x22, #432]
  408a54:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408a58:	add	x0, x0, #0xdc9
  408a5c:	mov	w1, #0x9                   	// #9
  408a60:	mov	w2, #0x1                   	// #1
  408a64:	bl	401490 <fwrite@plt>
  408a68:	ldr	w2, [x20, #40]
  408a6c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408a70:	add	x21, x21, #0x2d7
  408a74:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408a78:	add	x1, x1, #0x8f0
  408a7c:	mov	x0, x21
  408a80:	bl	401340 <sprintf@plt>
  408a84:	mov	x0, sp
  408a88:	mov	x1, x21
  408a8c:	bl	411278 <_ZdlPvm@@Base+0x90>
  408a90:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408a94:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  408a98:	add	x2, x2, #0x1d8
  408a9c:	add	x0, x0, #0xd83
  408aa0:	mov	x1, sp
  408aa4:	mov	x3, x2
  408aa8:	mov	x4, x2
  408aac:	mov	x5, x2
  408ab0:	bl	405e4c <printf@plt+0x494c>
  408ab4:	mov	x0, sp
  408ab8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408abc:	ldrb	w8, [x20, #65]
  408ac0:	adrp	x23, 412000 <_ZdlPvm@@Base+0xe18>
  408ac4:	adrp	x24, 413000 <_ZdlPvm@@Base+0x1e18>
  408ac8:	add	x23, x23, #0xa9b
  408acc:	add	x24, x24, #0xdc7
  408ad0:	cbz	w8, 408b00 <printf@plt+0x7600>
  408ad4:	cmp	w8, #0x1
  408ad8:	csel	x8, x23, x24, eq  // eq = none
  408adc:	ldr	x1, [x22, #432]
  408ae0:	ldrsb	w0, [x8]
  408ae4:	bl	401390 <fputc@plt>
  408ae8:	ldr	x3, [x22, #432]
  408aec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408af0:	add	x0, x0, #0xf10
  408af4:	mov	w1, #0x2                   	// #2
  408af8:	mov	w2, #0x1                   	// #1
  408afc:	bl	401490 <fwrite@plt>
  408b00:	ldr	x1, [x22, #432]
  408b04:	mov	w0, #0x27                  	// #39
  408b08:	bl	401390 <fputc@plt>
  408b0c:	ldr	w8, [x20, #44]
  408b10:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408b14:	add	x21, x21, #0x2d7
  408b18:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408b1c:	add	w2, w8, #0x1
  408b20:	add	x1, x1, #0x8f0
  408b24:	mov	x0, x21
  408b28:	bl	401340 <sprintf@plt>
  408b2c:	mov	x0, sp
  408b30:	mov	x1, x21
  408b34:	bl	411278 <_ZdlPvm@@Base+0x90>
  408b38:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408b3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408b40:	add	x2, x2, #0x1d8
  408b44:	add	x0, x0, #0xddc
  408b48:	mov	x1, sp
  408b4c:	mov	x3, x2
  408b50:	mov	x4, x2
  408b54:	mov	x5, x2
  408b58:	bl	405e4c <printf@plt+0x494c>
  408b5c:	mov	x0, sp
  408b60:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408b64:	ldrb	w8, [x20, #64]
  408b68:	cbz	w8, 408b84 <printf@plt+0x7684>
  408b6c:	ldr	x3, [x22, #432]
  408b70:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408b74:	add	x0, x0, #0xdfd
  408b78:	mov	w1, #0x3                   	// #3
  408b7c:	mov	w2, #0x1                   	// #1
  408b80:	bl	401490 <fwrite@plt>
  408b84:	ldr	x3, [x22, #432]
  408b88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  408b8c:	add	x0, x0, #0xd66
  408b90:	mov	w1, #0x3                   	// #3
  408b94:	mov	w2, #0x1                   	// #1
  408b98:	bl	401490 <fwrite@plt>
  408b9c:	ldr	w2, [x20, #40]
  408ba0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408ba4:	add	x21, x21, #0x2d7
  408ba8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408bac:	add	x1, x1, #0x8f0
  408bb0:	mov	x0, x21
  408bb4:	bl	401340 <sprintf@plt>
  408bb8:	mov	x0, sp
  408bbc:	mov	x1, x21
  408bc0:	bl	411278 <_ZdlPvm@@Base+0x90>
  408bc4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408bc8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408bcc:	add	x2, x2, #0x1d8
  408bd0:	add	x0, x0, #0xe01
  408bd4:	mov	x1, sp
  408bd8:	mov	x3, x2
  408bdc:	mov	x4, x2
  408be0:	mov	x5, x2
  408be4:	bl	405e4c <printf@plt+0x494c>
  408be8:	mov	x0, sp
  408bec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408bf0:	ldrb	w8, [x20, #64]
  408bf4:	cbz	w8, 408c28 <printf@plt+0x7728>
  408bf8:	ldrb	w8, [x20, #65]
  408bfc:	ldr	x1, [x22, #432]
  408c00:	cmp	w8, #0x1
  408c04:	csel	x8, x24, x23, eq  // eq = none
  408c08:	ldrsb	w0, [x8]
  408c0c:	bl	401390 <fputc@plt>
  408c10:	ldr	x3, [x22, #432]
  408c14:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408c18:	add	x0, x0, #0xf10
  408c1c:	mov	w1, #0x2                   	// #2
  408c20:	mov	w2, #0x1                   	// #1
  408c24:	bl	401490 <fwrite@plt>
  408c28:	ldr	x3, [x22, #432]
  408c2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  408c30:	add	x0, x0, #0xd66
  408c34:	mov	w1, #0x3                   	// #3
  408c38:	mov	w2, #0x1                   	// #1
  408c3c:	bl	401490 <fwrite@plt>
  408c40:	ldr	x3, [x22, #432]
  408c44:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408c48:	add	x0, x0, #0xe89
  408c4c:	mov	w1, #0xa                   	// #10
  408c50:	mov	w2, #0x1                   	// #1
  408c54:	bl	401490 <fwrite@plt>
  408c58:	cbnz	w19, 408c74 <printf@plt+0x7774>
  408c5c:	ldr	x3, [x22, #432]
  408c60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408c64:	add	x0, x0, #0xdd3
  408c68:	mov	w1, #0x8                   	// #8
  408c6c:	mov	w2, #0x1                   	// #1
  408c70:	bl	401490 <fwrite@plt>
  408c74:	ldp	x20, x19, [sp, #64]
  408c78:	ldp	x22, x21, [sp, #48]
  408c7c:	ldp	x24, x23, [sp, #32]
  408c80:	ldp	x29, x30, [sp, #16]
  408c84:	add	sp, sp, #0x50
  408c88:	ret
  408c8c:	b	408c94 <printf@plt+0x7794>
  408c90:	b	408c94 <printf@plt+0x7794>
  408c94:	mov	x19, x0
  408c98:	mov	x0, sp
  408c9c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408ca0:	mov	x0, x19
  408ca4:	bl	4014a0 <_Unwind_Resume@plt>
  408ca8:	ret
  408cac:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  408cb0:	mov	w8, #0xffffffff            	// #-1
  408cb4:	mov	x9, #0xffffffffffffffff    	// #-1
  408cb8:	add	x10, x10, #0x490
  408cbc:	stp	x1, x2, [x0, #48]
  408cc0:	str	w8, [x0, #16]
  408cc4:	stp	xzr, x9, [x0, #24]
  408cc8:	str	x9, [x0, #40]
  408ccc:	stp	x10, xzr, [x0]
  408cd0:	ret
  408cd4:	mov	w0, #0x1                   	// #1
  408cd8:	ret
  408cdc:	sub	sp, sp, #0x50
  408ce0:	stp	x29, x30, [sp, #16]
  408ce4:	stp	x24, x23, [sp, #32]
  408ce8:	stp	x22, x21, [sp, #48]
  408cec:	stp	x20, x19, [sp, #64]
  408cf0:	add	x29, sp, #0x10
  408cf4:	ldr	x8, [x0, #56]
  408cf8:	mov	w20, w1
  408cfc:	mov	x19, x0
  408d00:	adrp	x24, 428000 <_Znam@GLIBCXX_3.4>
  408d04:	ldrb	w8, [x8, #45]
  408d08:	cbz	w8, 408d24 <printf@plt+0x7824>
  408d0c:	ldr	x3, [x24, #432]
  408d10:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408d14:	add	x0, x0, #0xe15
  408d18:	mov	w1, #0x8                   	// #8
  408d1c:	mov	w2, #0x1                   	// #1
  408d20:	bl	401490 <fwrite@plt>
  408d24:	cbnz	w20, 408d40 <printf@plt+0x7840>
  408d28:	ldr	x3, [x24, #432]
  408d2c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408d30:	add	x0, x0, #0xdc9
  408d34:	mov	w1, #0x9                   	// #9
  408d38:	mov	w2, #0x1                   	// #1
  408d3c:	bl	401490 <fwrite@plt>
  408d40:	ldr	w2, [x19, #40]
  408d44:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408d48:	add	x21, x21, #0x2bb
  408d4c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408d50:	add	x1, x1, #0x8e4
  408d54:	mov	x0, x21
  408d58:	bl	401340 <sprintf@plt>
  408d5c:	mov	x0, sp
  408d60:	mov	x1, x21
  408d64:	bl	411278 <_ZdlPvm@@Base+0x90>
  408d68:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408d6c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408d70:	add	x2, x2, #0x1d8
  408d74:	add	x0, x0, #0xb44
  408d78:	mov	x1, sp
  408d7c:	mov	x3, x2
  408d80:	mov	x4, x2
  408d84:	mov	x5, x2
  408d88:	bl	405e4c <printf@plt+0x494c>
  408d8c:	mov	x0, sp
  408d90:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408d94:	ldp	w23, w21, [x19, #40]
  408d98:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408d9c:	add	x22, x22, #0x23a
  408da0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408da4:	add	x1, x1, #0x8bf
  408da8:	mov	x0, x22
  408dac:	mov	w2, w23
  408db0:	bl	401340 <sprintf@plt>
  408db4:	cmp	w21, w23
  408db8:	b.eq	408dd8 <printf@plt+0x78d8>  // b.none
  408dbc:	mov	x0, x22
  408dc0:	bl	401290 <strlen@plt>
  408dc4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408dc8:	add	x0, x22, x0
  408dcc:	add	x1, x1, #0x8b1
  408dd0:	mov	w2, w21
  408dd4:	bl	401340 <sprintf@plt>
  408dd8:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408ddc:	add	x1, x1, #0x23a
  408de0:	mov	x0, sp
  408de4:	bl	411278 <_ZdlPvm@@Base+0x90>
  408de8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408dec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408df0:	add	x2, x2, #0x1d8
  408df4:	add	x0, x0, #0xe1e
  408df8:	mov	x1, sp
  408dfc:	mov	x3, x2
  408e00:	mov	x4, x2
  408e04:	mov	x5, x2
  408e08:	bl	405e4c <printf@plt+0x494c>
  408e0c:	mov	x0, sp
  408e10:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408e14:	cbnz	w20, 408e30 <printf@plt+0x7930>
  408e18:	ldr	x3, [x24, #432]
  408e1c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408e20:	add	x0, x0, #0xdd3
  408e24:	mov	w1, #0x8                   	// #8
  408e28:	mov	w2, #0x1                   	// #1
  408e2c:	bl	401490 <fwrite@plt>
  408e30:	ldr	x8, [x19, #56]
  408e34:	ldrb	w8, [x8, #45]
  408e38:	cbz	w8, 408e54 <printf@plt+0x7954>
  408e3c:	ldr	x3, [x24, #432]
  408e40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408e44:	add	x0, x0, #0xe3d
  408e48:	mov	w1, #0x7                   	// #7
  408e4c:	mov	w2, #0x1                   	// #1
  408e50:	bl	401490 <fwrite@plt>
  408e54:	ldp	x20, x19, [sp, #64]
  408e58:	ldp	x22, x21, [sp, #48]
  408e5c:	ldp	x24, x23, [sp, #32]
  408e60:	ldp	x29, x30, [sp, #16]
  408e64:	add	sp, sp, #0x50
  408e68:	ret
  408e6c:	b	408e70 <printf@plt+0x7970>
  408e70:	mov	x19, x0
  408e74:	mov	x0, sp
  408e78:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408e7c:	mov	x0, x19
  408e80:	bl	4014a0 <_Unwind_Resume@plt>
  408e84:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  408e88:	mov	w8, #0xffffffff            	// #-1
  408e8c:	mov	x9, #0xffffffffffffffff    	// #-1
  408e90:	add	x10, x10, #0x518
  408e94:	stp	x1, x2, [x0, #48]
  408e98:	str	w8, [x0, #16]
  408e9c:	stp	xzr, x9, [x0, #24]
  408ea0:	str	x9, [x0, #40]
  408ea4:	stp	x10, xzr, [x0]
  408ea8:	ret
  408eac:	mov	w0, #0x2                   	// #2
  408eb0:	ret
  408eb4:	sub	sp, sp, #0x60
  408eb8:	stp	x29, x30, [sp, #32]
  408ebc:	stp	x24, x23, [sp, #48]
  408ec0:	stp	x22, x21, [sp, #64]
  408ec4:	stp	x20, x19, [sp, #80]
  408ec8:	add	x29, sp, #0x20
  408ecc:	ldr	x8, [x0, #56]
  408ed0:	mov	w20, w1
  408ed4:	mov	x19, x0
  408ed8:	adrp	x24, 428000 <_Znam@GLIBCXX_3.4>
  408edc:	ldrb	w8, [x8, #45]
  408ee0:	cbz	w8, 408efc <printf@plt+0x79fc>
  408ee4:	ldr	x3, [x24, #432]
  408ee8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408eec:	add	x0, x0, #0xe15
  408ef0:	mov	w1, #0x8                   	// #8
  408ef4:	mov	w2, #0x1                   	// #1
  408ef8:	bl	401490 <fwrite@plt>
  408efc:	cbnz	w20, 408f18 <printf@plt+0x7a18>
  408f00:	ldr	x3, [x24, #432]
  408f04:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408f08:	add	x0, x0, #0xdc9
  408f0c:	mov	w1, #0x9                   	// #9
  408f10:	mov	w2, #0x1                   	// #1
  408f14:	bl	401490 <fwrite@plt>
  408f18:	ldp	w23, w21, [x19, #40]
  408f1c:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408f20:	add	x22, x22, #0x23a
  408f24:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408f28:	add	x1, x1, #0x8bf
  408f2c:	mov	x0, x22
  408f30:	mov	w2, w23
  408f34:	bl	401340 <sprintf@plt>
  408f38:	cmp	w21, w23
  408f3c:	b.eq	408f5c <printf@plt+0x7a5c>  // b.none
  408f40:	mov	x0, x22
  408f44:	bl	401290 <strlen@plt>
  408f48:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408f4c:	add	x0, x22, x0
  408f50:	add	x1, x1, #0x8b1
  408f54:	mov	w2, w21
  408f58:	bl	401340 <sprintf@plt>
  408f5c:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408f60:	add	x1, x1, #0x23a
  408f64:	add	x0, sp, #0x10
  408f68:	bl	411278 <_ZdlPvm@@Base+0x90>
  408f6c:	ldr	w2, [x19, #40]
  408f70:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408f74:	add	x21, x21, #0x2bb
  408f78:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  408f7c:	add	x1, x1, #0x8e4
  408f80:	mov	x0, x21
  408f84:	bl	401340 <sprintf@plt>
  408f88:	mov	x0, sp
  408f8c:	mov	x1, x21
  408f90:	bl	411278 <_ZdlPvm@@Base+0x90>
  408f94:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  408f98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408f9c:	add	x3, x3, #0x1d8
  408fa0:	add	x0, x0, #0xe45
  408fa4:	add	x1, sp, #0x10
  408fa8:	mov	x2, sp
  408fac:	mov	x4, x3
  408fb0:	mov	x5, x3
  408fb4:	bl	405e4c <printf@plt+0x494c>
  408fb8:	mov	x0, sp
  408fbc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408fc0:	add	x0, sp, #0x10
  408fc4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  408fc8:	cbnz	w20, 408fe4 <printf@plt+0x7ae4>
  408fcc:	ldr	x3, [x24, #432]
  408fd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408fd4:	add	x0, x0, #0xdd3
  408fd8:	mov	w1, #0x8                   	// #8
  408fdc:	mov	w2, #0x1                   	// #1
  408fe0:	bl	401490 <fwrite@plt>
  408fe4:	ldr	x8, [x19, #56]
  408fe8:	ldrb	w8, [x8, #45]
  408fec:	cbz	w8, 409008 <printf@plt+0x7b08>
  408ff0:	ldr	x3, [x24, #432]
  408ff4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  408ff8:	add	x0, x0, #0xe3d
  408ffc:	mov	w1, #0x7                   	// #7
  409000:	mov	w2, #0x1                   	// #1
  409004:	bl	401490 <fwrite@plt>
  409008:	ldp	x20, x19, [sp, #80]
  40900c:	ldp	x22, x21, [sp, #64]
  409010:	ldp	x24, x23, [sp, #48]
  409014:	ldp	x29, x30, [sp, #32]
  409018:	add	sp, sp, #0x60
  40901c:	ret
  409020:	mov	x19, x0
  409024:	mov	x0, sp
  409028:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40902c:	b	409034 <printf@plt+0x7b34>
  409030:	mov	x19, x0
  409034:	add	x0, sp, #0x10
  409038:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40903c:	mov	x0, x19
  409040:	bl	4014a0 <_Unwind_Resume@plt>
  409044:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  409048:	add	x8, x8, #0x5a0
  40904c:	str	w1, [x0, #16]
  409050:	stp	x8, xzr, [x0]
  409054:	strb	wzr, [x0, #20]
  409058:	ret
  40905c:	brk	#0x1
  409060:	stp	x29, x30, [sp, #-48]!
  409064:	str	x21, [sp, #16]
  409068:	stp	x20, x19, [sp, #32]
  40906c:	mov	x29, sp
  409070:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  409074:	add	x8, x8, #0x5d8
  409078:	mov	x21, x0
  40907c:	str	w2, [x0, #16]
  409080:	strb	wzr, [x0, #20]
  409084:	stp	x8, xzr, [x0], #24
  409088:	mov	w19, w4
  40908c:	mov	x20, x3
  409090:	bl	411330 <_ZdlPvm@@Base+0x148>
  409094:	str	x20, [x21, #40]
  409098:	str	w19, [x21, #48]
  40909c:	ldp	x20, x19, [sp, #32]
  4090a0:	ldr	x21, [sp, #16]
  4090a4:	ldp	x29, x30, [sp], #48
  4090a8:	ret
  4090ac:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  4090b0:	add	x8, x8, #0x5d8
  4090b4:	str	x8, [x0], #24
  4090b8:	b	411394 <_ZdlPvm@@Base+0x1ac>
  4090bc:	stp	x29, x30, [sp, #-32]!
  4090c0:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  4090c4:	add	x8, x8, #0x5d8
  4090c8:	str	x19, [sp, #16]
  4090cc:	mov	x19, x0
  4090d0:	str	x8, [x0], #24
  4090d4:	mov	x29, sp
  4090d8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4090dc:	mov	x0, x19
  4090e0:	ldr	x19, [sp, #16]
  4090e4:	ldp	x29, x30, [sp], #32
  4090e8:	b	4111dc <_ZdlPv@@Base>
  4090ec:	stp	x29, x30, [sp, #-48]!
  4090f0:	str	x21, [sp, #16]
  4090f4:	stp	x20, x19, [sp, #32]
  4090f8:	mov	x29, sp
  4090fc:	mov	w20, #0x1                   	// #1
  409100:	strb	w20, [x0, #20]
  409104:	adrp	x21, 428000 <_Znam@GLIBCXX_3.4>
  409108:	ldr	x3, [x21, #432]
  40910c:	mov	x19, x0
  409110:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  409114:	add	x0, x0, #0x1fe
  409118:	mov	w1, #0xa                   	// #10
  40911c:	mov	w2, #0x1                   	// #1
  409120:	bl	401490 <fwrite@plt>
  409124:	ldr	x0, [x19, #40]
  409128:	ldr	w1, [x19, #48]
  40912c:	bl	405aec <printf@plt+0x45ec>
  409130:	ldrsw	x2, [x19, #32]
  409134:	cbz	w2, 409148 <printf@plt+0x7c48>
  409138:	ldr	x0, [x19, #24]
  40913c:	ldr	x3, [x21, #432]
  409140:	mov	w1, #0x1                   	// #1
  409144:	bl	401490 <fwrite@plt>
  409148:	ldr	x3, [x21, #432]
  40914c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  409150:	add	x0, x0, #0x1ef
  409154:	mov	w1, #0x6                   	// #6
  409158:	mov	w2, #0x1                   	// #1
  40915c:	bl	401490 <fwrite@plt>
  409160:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409164:	str	w20, [x8, #488]
  409168:	ldp	x20, x19, [sp, #32]
  40916c:	ldr	x21, [sp, #16]
  409170:	ldp	x29, x30, [sp], #48
  409174:	ret
  409178:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40917c:	add	x8, x8, #0x610
  409180:	str	w1, [x0, #16]
  409184:	strb	wzr, [x0, #20]
  409188:	stp	x8, xzr, [x0]
  40918c:	ret
  409190:	mov	x8, x1
  409194:	ldr	w1, [x0, #16]
  409198:	mov	w9, #0x1                   	// #1
  40919c:	strb	w9, [x0, #20]
  4091a0:	mov	x0, x8
  4091a4:	b	4091a8 <printf@plt+0x7ca8>
  4091a8:	sub	sp, sp, #0x70
  4091ac:	stp	x29, x30, [sp, #16]
  4091b0:	stp	x28, x27, [sp, #32]
  4091b4:	stp	x26, x25, [sp, #48]
  4091b8:	stp	x24, x23, [sp, #64]
  4091bc:	stp	x22, x21, [sp, #80]
  4091c0:	stp	x20, x19, [sp, #96]
  4091c4:	add	x29, sp, #0x10
  4091c8:	adrp	x27, 428000 <_Znam@GLIBCXX_3.4>
  4091cc:	ldr	x3, [x27, #432]
  4091d0:	mov	x20, x0
  4091d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  4091d8:	mov	w19, w1
  4091dc:	add	x0, x0, #0xccb
  4091e0:	mov	w1, #0x33                  	// #51
  4091e4:	mov	w2, #0x1                   	// #1
  4091e8:	bl	401490 <fwrite@plt>
  4091ec:	ldr	w8, [x20]
  4091f0:	cmp	w8, w19
  4091f4:	b.le	409414 <printf@plt+0x7f14>
  4091f8:	sxtw	x23, w19
  4091fc:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409200:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  409204:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409208:	mov	w25, wzr
  40920c:	add	x21, x21, #0x2d7
  409210:	add	x22, x22, #0x8f0
  409214:	add	x24, x24, #0x1d8
  409218:	sub	x26, x23, #0x1
  40921c:	b	409250 <printf@plt+0x7d50>
  409220:	ldr	x3, [x27, #432]
  409224:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409228:	mov	w1, #0x3                   	// #3
  40922c:	mov	w2, #0x1                   	// #1
  409230:	add	x0, x0, #0xf0f
  409234:	bl	401490 <fwrite@plt>
  409238:	ldr	x3, [x27, #432]
  40923c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  409240:	mov	w1, #0x3                   	// #3
  409244:	mov	w2, #0x1                   	// #1
  409248:	add	x0, x0, #0xd66
  40924c:	bl	401490 <fwrite@plt>
  409250:	ldr	w8, [x20, #4]
  409254:	cmp	w25, w8
  409258:	sxtw	x9, w8
  40925c:	b.ge	40928c <printf@plt+0x7d8c>  // b.tcont
  409260:	ldr	x10, [x20, #56]
  409264:	sxtw	x25, w25
  409268:	ldr	x10, [x10, x23, lsl #3]
  40926c:	ldr	x11, [x10, x25, lsl #3]
  409270:	cbz	x11, 40928c <printf@plt+0x7d8c>
  409274:	ldr	w11, [x11, #32]
  409278:	cmp	w11, w19
  40927c:	b.eq	40928c <printf@plt+0x7d8c>  // b.none
  409280:	add	x25, x25, #0x1
  409284:	cmp	x25, x9
  409288:	b.lt	40926c <printf@plt+0x7d6c>  // b.tstop
  40928c:	cmp	w25, w8
  409290:	b.ge	40942c <printf@plt+0x7f2c>  // b.tcont
  409294:	ldr	x11, [x20, #56]
  409298:	mov	w2, w25
  40929c:	sxtw	x28, w2
  4092a0:	mov	x10, xzr
  4092a4:	ldr	x11, [x11, x23, lsl #3]
  4092a8:	sub	x9, x9, x28
  4092ac:	add	x11, x11, w2, sxtw #3
  4092b0:	b	4092c0 <printf@plt+0x7dc0>
  4092b4:	add	x10, x10, #0x1
  4092b8:	cmp	x9, x10
  4092bc:	b.eq	4092e4 <printf@plt+0x7de4>  // b.none
  4092c0:	ldr	x12, [x11, x10, lsl #3]
  4092c4:	cbz	x12, 4092b4 <printf@plt+0x7db4>
  4092c8:	ldr	w12, [x12, #32]
  4092cc:	cmp	w12, w19
  4092d0:	b.eq	4092b4 <printf@plt+0x7db4>  // b.none
  4092d4:	add	w25, w2, w10
  4092d8:	cmp	w25, w2
  4092dc:	b.gt	4092f0 <printf@plt+0x7df0>
  4092e0:	b	40942c <printf@plt+0x7f2c>
  4092e4:	mov	w25, w8
  4092e8:	cmp	w25, w2
  4092ec:	b.le	40942c <printf@plt+0x7f2c>
  4092f0:	mov	x0, x21
  4092f4:	mov	x1, x22
  4092f8:	bl	401340 <sprintf@plt>
  4092fc:	mov	x0, sp
  409300:	mov	x1, x21
  409304:	bl	411278 <_ZdlPvm@@Base+0x90>
  409308:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40930c:	mov	x1, sp
  409310:	add	x0, x0, #0xd83
  409314:	mov	x2, x24
  409318:	mov	x3, x24
  40931c:	mov	x4, x24
  409320:	mov	x5, x24
  409324:	bl	405e4c <printf@plt+0x494c>
  409328:	mov	x0, sp
  40932c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409330:	cmp	w19, #0x1
  409334:	b.lt	40934c <printf@plt+0x7e4c>  // b.tstop
  409338:	ldr	x8, [x20, #64]
  40933c:	ldr	x8, [x8, x26, lsl #3]
  409340:	ldrb	w8, [x8, x28]
  409344:	cmp	w8, #0x2
  409348:	b.eq	40936c <printf@plt+0x7e6c>  // b.none
  40934c:	ldr	w8, [x20]
  409350:	cmp	w8, w19
  409354:	b.le	409384 <printf@plt+0x7e84>
  409358:	ldr	x8, [x20, #64]
  40935c:	ldr	x8, [x8, x23, lsl #3]
  409360:	ldrb	w8, [x8, x28]
  409364:	cmp	w8, #0x2
  409368:	b.ne	409384 <printf@plt+0x7e84>  // b.any
  40936c:	ldr	x3, [x27, #432]
  409370:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409374:	mov	w1, #0x3                   	// #3
  409378:	mov	w2, #0x1                   	// #1
  40937c:	add	x0, x0, #0xdfd
  409380:	bl	401490 <fwrite@plt>
  409384:	ldr	x1, [x27, #432]
  409388:	mov	w0, #0x27                  	// #39
  40938c:	bl	401390 <fputc@plt>
  409390:	mov	x0, x21
  409394:	mov	x1, x22
  409398:	mov	w2, w25
  40939c:	bl	401340 <sprintf@plt>
  4093a0:	mov	x0, sp
  4093a4:	mov	x1, x21
  4093a8:	bl	411278 <_ZdlPvm@@Base+0x90>
  4093ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4093b0:	mov	x1, sp
  4093b4:	add	x0, x0, #0xe07
  4093b8:	mov	x2, x24
  4093bc:	mov	x3, x24
  4093c0:	mov	x4, x24
  4093c4:	mov	x5, x24
  4093c8:	bl	405e4c <printf@plt+0x494c>
  4093cc:	mov	x0, sp
  4093d0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4093d4:	cmp	w19, #0x1
  4093d8:	b.lt	4093f0 <printf@plt+0x7ef0>  // b.tstop
  4093dc:	ldr	x8, [x20, #64]
  4093e0:	ldr	x8, [x8, x26, lsl #3]
  4093e4:	ldrb	w8, [x8, w25, sxtw]
  4093e8:	cmp	w8, #0x2
  4093ec:	b.eq	409220 <printf@plt+0x7d20>  // b.none
  4093f0:	ldr	w8, [x20]
  4093f4:	cmp	w8, w19
  4093f8:	b.le	409238 <printf@plt+0x7d38>
  4093fc:	ldr	x8, [x20, #64]
  409400:	ldr	x8, [x8, x23, lsl #3]
  409404:	ldrb	w8, [x8, w25, sxtw]
  409408:	cmp	w8, #0x2
  40940c:	b.eq	409220 <printf@plt+0x7d20>  // b.none
  409410:	b	409238 <printf@plt+0x7d38>
  409414:	ldr	x3, [x27, #432]
  409418:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40941c:	add	x0, x0, #0xd59
  409420:	mov	w1, #0x10                  	// #16
  409424:	mov	w2, #0x1                   	// #1
  409428:	bl	401490 <fwrite@plt>
  40942c:	ldr	x3, [x27, #432]
  409430:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  409434:	add	x0, x0, #0x167
  409438:	mov	w1, #0x4                   	// #4
  40943c:	mov	w2, #0x1                   	// #1
  409440:	bl	401490 <fwrite@plt>
  409444:	ldr	x3, [x27, #432]
  409448:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40944c:	add	x0, x0, #0xd93
  409450:	mov	w1, #0x11                  	// #17
  409454:	mov	w2, #0x1                   	// #1
  409458:	bl	401490 <fwrite@plt>
  40945c:	ldp	x20, x19, [sp, #96]
  409460:	ldp	x22, x21, [sp, #80]
  409464:	ldp	x24, x23, [sp, #64]
  409468:	ldp	x26, x25, [sp, #48]
  40946c:	ldp	x28, x27, [sp, #32]
  409470:	ldp	x29, x30, [sp, #16]
  409474:	add	sp, sp, #0x70
  409478:	ret
  40947c:	b	409480 <printf@plt+0x7f80>
  409480:	mov	x19, x0
  409484:	mov	x0, sp
  409488:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40948c:	mov	x0, x19
  409490:	bl	4014a0 <_Unwind_Resume@plt>
  409494:	mov	w0, #0x1                   	// #1
  409498:	ret
  40949c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  4094a0:	add	x8, x8, #0x648
  4094a4:	str	w1, [x0, #16]
  4094a8:	strb	wzr, [x0, #20]
  4094ac:	stp	x8, xzr, [x0]
  4094b0:	ret
  4094b4:	mov	x8, x1
  4094b8:	ldr	w1, [x0, #16]
  4094bc:	mov	w9, #0x1                   	// #1
  4094c0:	strb	w9, [x0, #20]
  4094c4:	mov	x0, x8
  4094c8:	b	4094cc <printf@plt+0x7fcc>
  4094cc:	sub	sp, sp, #0x80
  4094d0:	stp	x29, x30, [sp, #32]
  4094d4:	stp	x28, x27, [sp, #48]
  4094d8:	stp	x26, x25, [sp, #64]
  4094dc:	stp	x24, x23, [sp, #80]
  4094e0:	stp	x22, x21, [sp, #96]
  4094e4:	stp	x20, x19, [sp, #112]
  4094e8:	add	x29, sp, #0x20
  4094ec:	adrp	x26, 428000 <_Znam@GLIBCXX_3.4>
  4094f0:	ldr	x3, [x26, #432]
  4094f4:	mov	x20, x0
  4094f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  4094fc:	mov	w19, w1
  409500:	add	x0, x0, #0xcff
  409504:	mov	w1, #0x36                  	// #54
  409508:	mov	w2, #0x1                   	// #1
  40950c:	bl	401490 <fwrite@plt>
  409510:	ldr	w8, [x20]
  409514:	cmp	w8, w19
  409518:	b.le	409834 <printf@plt+0x8334>
  40951c:	sxtw	x22, w19
  409520:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409524:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409528:	mov	w28, wzr
  40952c:	add	x21, x21, #0x2d7
  409530:	add	x24, x24, #0x1d8
  409534:	sub	x8, x22, #0x1
  409538:	str	x8, [sp, #8]
  40953c:	b	409558 <printf@plt+0x8058>
  409540:	ldr	x3, [x26, #432]
  409544:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  409548:	mov	w1, #0x3                   	// #3
  40954c:	mov	w2, #0x1                   	// #1
  409550:	add	x0, x0, #0xd66
  409554:	bl	401490 <fwrite@plt>
  409558:	ldr	w8, [x20, #4]
  40955c:	cmp	w28, w8
  409560:	sxtw	x10, w8
  409564:	b.ge	409594 <printf@plt+0x8094>  // b.tcont
  409568:	ldr	x9, [x20, #56]
  40956c:	sxtw	x28, w28
  409570:	ldr	x9, [x9, x22, lsl #3]
  409574:	ldr	x11, [x9, x28, lsl #3]
  409578:	cbz	x11, 409594 <printf@plt+0x8094>
  40957c:	ldr	w11, [x11, #32]
  409580:	cmp	w11, w19
  409584:	b.eq	409594 <printf@plt+0x8094>  // b.none
  409588:	add	x28, x28, #0x1
  40958c:	cmp	x28, x10
  409590:	b.lt	409574 <printf@plt+0x8074>  // b.tstop
  409594:	cmp	w28, w8
  409598:	b.ge	40984c <printf@plt+0x834c>  // b.tcont
  40959c:	ldr	x9, [x20, #56]
  4095a0:	mov	w23, w28
  4095a4:	mov	x11, xzr
  4095a8:	ldr	x12, [x9, x22, lsl #3]
  4095ac:	sxtw	x9, w23
  4095b0:	sub	x10, x10, x9
  4095b4:	add	x12, x12, w23, sxtw #3
  4095b8:	b	4095c8 <printf@plt+0x80c8>
  4095bc:	add	x11, x11, #0x1
  4095c0:	cmp	x10, x11
  4095c4:	b.eq	4095ec <printf@plt+0x80ec>  // b.none
  4095c8:	ldr	x13, [x12, x11, lsl #3]
  4095cc:	cbz	x13, 4095bc <printf@plt+0x80bc>
  4095d0:	ldr	w13, [x13, #32]
  4095d4:	cmp	w13, w19
  4095d8:	b.eq	4095bc <printf@plt+0x80bc>  // b.none
  4095dc:	add	w28, w23, w11
  4095e0:	cmp	w28, w23
  4095e4:	b.gt	4095f8 <printf@plt+0x80f8>
  4095e8:	b	40984c <printf@plt+0x834c>
  4095ec:	mov	w28, w8
  4095f0:	cmp	w28, w23
  4095f4:	b.le	40984c <printf@plt+0x834c>
  4095f8:	cmp	w19, #0x1
  4095fc:	b.lt	409618 <printf@plt+0x8118>  // b.tstop
  409600:	ldr	x8, [x20, #64]
  409604:	ldr	x10, [sp, #8]
  409608:	ldr	x8, [x8, x10, lsl #3]
  40960c:	ldrb	w8, [x8, x9]
  409610:	cmp	w8, #0x2
  409614:	b.eq	409638 <printf@plt+0x8138>  // b.none
  409618:	ldr	w8, [x20]
  40961c:	cmp	w8, w19
  409620:	b.le	40964c <printf@plt+0x814c>
  409624:	ldr	x8, [x20, #64]
  409628:	ldr	x8, [x8, x22, lsl #3]
  40962c:	ldrb	w8, [x8, x9]
  409630:	cmp	w8, #0x2
  409634:	b.ne	40964c <printf@plt+0x814c>  // b.any
  409638:	adrp	x25, 413000 <_ZdlPvm@@Base+0x1e18>
  40963c:	add	x25, x25, #0xdfd
  409640:	cmp	w19, #0x1
  409644:	b.ge	409658 <printf@plt+0x8158>  // b.tcont
  409648:	b	409670 <printf@plt+0x8170>
  40964c:	mov	x25, xzr
  409650:	cmp	w19, #0x1
  409654:	b.lt	409670 <printf@plt+0x8170>  // b.tstop
  409658:	ldr	x8, [x20, #64]
  40965c:	ldr	x9, [sp, #8]
  409660:	ldr	x8, [x8, x9, lsl #3]
  409664:	ldrb	w8, [x8, w28, sxtw]
  409668:	cmp	w8, #0x2
  40966c:	b.eq	409690 <printf@plt+0x8190>  // b.none
  409670:	ldr	w8, [x20]
  409674:	cmp	w8, w19
  409678:	b.le	40969c <printf@plt+0x819c>
  40967c:	ldr	x8, [x20, #64]
  409680:	ldr	x8, [x8, x22, lsl #3]
  409684:	ldrb	w8, [x8, w28, sxtw]
  409688:	cmp	w8, #0x2
  40968c:	b.ne	40969c <printf@plt+0x819c>  // b.any
  409690:	adrp	x27, 413000 <_ZdlPvm@@Base+0x1e18>
  409694:	add	x27, x27, #0xf0f
  409698:	b	4096a0 <printf@plt+0x81a0>
  40969c:	mov	x27, xzr
  4096a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4096a4:	mov	x0, x21
  4096a8:	add	x1, x1, #0x8f0
  4096ac:	mov	w2, w23
  4096b0:	bl	401340 <sprintf@plt>
  4096b4:	add	x0, sp, #0x10
  4096b8:	mov	x1, x21
  4096bc:	bl	411278 <_ZdlPvm@@Base+0x90>
  4096c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  4096c4:	add	x1, sp, #0x10
  4096c8:	add	x0, x0, #0xd6a
  4096cc:	mov	x2, x24
  4096d0:	mov	x3, x24
  4096d4:	mov	x4, x24
  4096d8:	mov	x5, x24
  4096dc:	bl	405e4c <printf@plt+0x494c>
  4096e0:	add	x0, sp, #0x10
  4096e4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4096e8:	cbz	x25, 4096f8 <printf@plt+0x81f8>
  4096ec:	ldr	x1, [x26, #432]
  4096f0:	mov	x0, x25
  4096f4:	bl	401240 <fputs@plt>
  4096f8:	ldr	x1, [x26, #432]
  4096fc:	mov	w0, #0x27                  	// #39
  409700:	bl	401390 <fputc@plt>
  409704:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409708:	mov	x0, x21
  40970c:	add	x1, x1, #0x8f0
  409710:	mov	w2, w28
  409714:	bl	401340 <sprintf@plt>
  409718:	add	x0, sp, #0x10
  40971c:	mov	x1, x21
  409720:	bl	411278 <_ZdlPvm@@Base+0x90>
  409724:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409728:	add	x1, sp, #0x10
  40972c:	add	x0, x0, #0xe07
  409730:	mov	x2, x24
  409734:	mov	x3, x24
  409738:	mov	x4, x24
  40973c:	mov	x5, x24
  409740:	bl	405e4c <printf@plt+0x494c>
  409744:	add	x0, sp, #0x10
  409748:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40974c:	cbz	x27, 40975c <printf@plt+0x825c>
  409750:	ldr	x1, [x26, #432]
  409754:	mov	x0, x27
  409758:	bl	401240 <fputs@plt>
  40975c:	ldr	x3, [x26, #432]
  409760:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  409764:	mov	w1, #0x3                   	// #3
  409768:	mov	w2, #0x1                   	// #1
  40976c:	add	x0, x0, #0xd66
  409770:	bl	401490 <fwrite@plt>
  409774:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409778:	mov	x0, x21
  40977c:	add	x1, x1, #0x8f0
  409780:	mov	w2, w23
  409784:	bl	401340 <sprintf@plt>
  409788:	add	x0, sp, #0x10
  40978c:	mov	x1, x21
  409790:	bl	411278 <_ZdlPvm@@Base+0x90>
  409794:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  409798:	add	x1, sp, #0x10
  40979c:	add	x0, x0, #0xd7d
  4097a0:	mov	x2, x24
  4097a4:	mov	x3, x24
  4097a8:	mov	x4, x24
  4097ac:	mov	x5, x24
  4097b0:	bl	405e4c <printf@plt+0x494c>
  4097b4:	add	x0, sp, #0x10
  4097b8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4097bc:	cbz	x25, 4097cc <printf@plt+0x82cc>
  4097c0:	ldr	x1, [x26, #432]
  4097c4:	mov	x0, x25
  4097c8:	bl	401240 <fputs@plt>
  4097cc:	ldr	x1, [x26, #432]
  4097d0:	mov	w0, #0x27                  	// #39
  4097d4:	bl	401390 <fputc@plt>
  4097d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  4097dc:	mov	x0, x21
  4097e0:	add	x1, x1, #0x8f0
  4097e4:	mov	w2, w28
  4097e8:	bl	401340 <sprintf@plt>
  4097ec:	add	x0, sp, #0x10
  4097f0:	mov	x1, x21
  4097f4:	bl	411278 <_ZdlPvm@@Base+0x90>
  4097f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4097fc:	add	x1, sp, #0x10
  409800:	add	x0, x0, #0xe07
  409804:	mov	x2, x24
  409808:	mov	x3, x24
  40980c:	mov	x4, x24
  409810:	mov	x5, x24
  409814:	bl	405e4c <printf@plt+0x494c>
  409818:	add	x0, sp, #0x10
  40981c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409820:	cbz	x27, 409540 <printf@plt+0x8040>
  409824:	ldr	x1, [x26, #432]
  409828:	mov	x0, x27
  40982c:	bl	401240 <fputs@plt>
  409830:	b	409540 <printf@plt+0x8040>
  409834:	ldr	x3, [x26, #432]
  409838:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40983c:	add	x0, x0, #0xd36
  409840:	mov	w1, #0x33                  	// #51
  409844:	mov	w2, #0x1                   	// #1
  409848:	bl	401490 <fwrite@plt>
  40984c:	ldr	x3, [x26, #432]
  409850:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  409854:	add	x0, x0, #0xd8f
  409858:	mov	w1, #0x15                  	// #21
  40985c:	mov	w2, #0x1                   	// #1
  409860:	bl	401490 <fwrite@plt>
  409864:	ldp	x20, x19, [sp, #112]
  409868:	ldp	x22, x21, [sp, #96]
  40986c:	ldp	x24, x23, [sp, #80]
  409870:	ldp	x26, x25, [sp, #64]
  409874:	ldp	x28, x27, [sp, #48]
  409878:	ldp	x29, x30, [sp, #32]
  40987c:	add	sp, sp, #0x80
  409880:	ret
  409884:	b	409890 <printf@plt+0x8390>
  409888:	b	409890 <printf@plt+0x8390>
  40988c:	b	409890 <printf@plt+0x8390>
  409890:	mov	x19, x0
  409894:	add	x0, sp, #0x10
  409898:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40989c:	mov	x0, x19
  4098a0:	bl	4014a0 <_Unwind_Resume@plt>
  4098a4:	mov	w0, #0x1                   	// #1
  4098a8:	ret
  4098ac:	stp	x29, x30, [sp, #-32]!
  4098b0:	stp	x20, x19, [sp, #16]
  4098b4:	mov	x29, sp
  4098b8:	add	x19, x0, #0x18
  4098bc:	mov	x20, x0
  4098c0:	str	x5, [x0]
  4098c4:	stp	w1, w2, [x0, #8]
  4098c8:	str	w3, [x0, #16]
  4098cc:	strb	w4, [x0, #20]
  4098d0:	mov	x0, x19
  4098d4:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  4098d8:	add	x0, x20, #0x28
  4098dc:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  4098e0:	ldp	x20, x19, [sp, #16]
  4098e4:	ldp	x29, x30, [sp], #32
  4098e8:	ret
  4098ec:	mov	x20, x0
  4098f0:	mov	x0, x19
  4098f4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4098f8:	mov	x0, x20
  4098fc:	bl	4014a0 <_Unwind_Resume@plt>
  409900:	stp	x29, x30, [sp, #-32]!
  409904:	str	x19, [sp, #16]
  409908:	mov	x19, x0
  40990c:	add	x0, x0, #0x28
  409910:	mov	x29, sp
  409914:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409918:	add	x0, x19, #0x18
  40991c:	ldr	x19, [sp, #16]
  409920:	ldp	x29, x30, [sp], #32
  409924:	b	411394 <_ZdlPvm@@Base+0x1ac>
  409928:	sub	sp, sp, #0xb0
  40992c:	stp	x29, x30, [sp, #80]
  409930:	stp	x28, x27, [sp, #96]
  409934:	stp	x26, x25, [sp, #112]
  409938:	stp	x24, x23, [sp, #128]
  40993c:	stp	x22, x21, [sp, #144]
  409940:	stp	x20, x19, [sp, #160]
  409944:	add	x29, sp, #0x50
  409948:	mov	x19, x0
  40994c:	ldr	w0, [x0, #8]
  409950:	add	x8, sp, #0x28
  409954:	mov	x20, x1
  409958:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40995c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409960:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409964:	add	x2, x2, #0x1d8
  409968:	add	x0, x0, #0xeca
  40996c:	add	x1, sp, #0x28
  409970:	mov	x3, x2
  409974:	mov	x4, x2
  409978:	mov	x5, x2
  40997c:	bl	405e4c <printf@plt+0x494c>
  409980:	add	x0, sp, #0x28
  409984:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409988:	ldr	w8, [x20]
  40998c:	ldr	w0, [x19, #12]
  409990:	sub	w8, w8, #0x1
  409994:	cmp	w0, w8
  409998:	b.eq	4099d0 <printf@plt+0x84d0>  // b.none
  40999c:	add	x8, sp, #0x28
  4099a0:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  4099a4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  4099a8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  4099ac:	add	x2, x2, #0x1d8
  4099b0:	add	x0, x0, #0xedc
  4099b4:	add	x1, sp, #0x28
  4099b8:	mov	x3, x2
  4099bc:	mov	x4, x2
  4099c0:	mov	x5, x2
  4099c4:	bl	405e4c <printf@plt+0x494c>
  4099c8:	add	x0, sp, #0x28
  4099cc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  4099d0:	adrp	x24, 428000 <_Znam@GLIBCXX_3.4>
  4099d4:	ldr	x3, [x24, #432]
  4099d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  4099dc:	add	x0, x0, #0x9b9
  4099e0:	mov	w1, #0x3                   	// #3
  4099e4:	mov	w2, #0x1                   	// #1
  4099e8:	bl	401490 <fwrite@plt>
  4099ec:	ldr	w0, [x19, #8]
  4099f0:	add	x8, sp, #0x28
  4099f4:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  4099f8:	ldr	w2, [x19, #8]
  4099fc:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409a00:	add	x20, x20, #0x2e5
  409a04:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409a08:	add	x1, x1, #0x8f6
  409a0c:	mov	x0, x20
  409a10:	bl	401340 <sprintf@plt>
  409a14:	sub	x0, x29, #0x10
  409a18:	mov	x1, x20
  409a1c:	bl	411278 <_ZdlPvm@@Base+0x90>
  409a20:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409a24:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409a28:	add	x3, x3, #0x1d8
  409a2c:	add	x0, x0, #0xeec
  409a30:	add	x1, sp, #0x28
  409a34:	sub	x2, x29, #0x10
  409a38:	mov	x4, x3
  409a3c:	mov	x5, x3
  409a40:	bl	405e4c <printf@plt+0x494c>
  409a44:	sub	x0, x29, #0x10
  409a48:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409a4c:	add	x0, sp, #0x28
  409a50:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409a54:	ldrb	w8, [x19, #20]
  409a58:	cbz	w8, 409a78 <printf@plt+0x8578>
  409a5c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  409a60:	add	x8, x8, #0xdfd
  409a64:	str	x8, [sp, #40]
  409a68:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  409a6c:	str	xzr, [sp, #56]
  409a70:	add	x8, x8, #0xf0f
  409a74:	b	409a88 <printf@plt+0x8588>
  409a78:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1e18>
  409a7c:	mov	x8, xzr
  409a80:	add	x9, x9, #0xb91
  409a84:	str	x9, [sp, #40]
  409a88:	ldr	x3, [x24, #432]
  409a8c:	add	x9, sp, #0x28
  409a90:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409a94:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409a98:	adrp	x27, 413000 <_ZdlPvm@@Base+0x1e18>
  409a9c:	adrp	x28, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409aa0:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3e18>
  409aa4:	add	x20, x19, #0x28
  409aa8:	add	x21, x19, #0x18
  409aac:	add	x23, x23, #0x2d7
  409ab0:	add	x25, x25, #0x2e5
  409ab4:	add	x27, x27, #0xf26
  409ab8:	add	x28, x28, #0x1d8
  409abc:	add	x22, x22, #0x166
  409ac0:	add	x26, x9, #0x8
  409ac4:	str	x8, [sp, #48]
  409ac8:	b	409aec <printf@plt+0x85ec>
  409acc:	ldr	x3, [x24, #432]
  409ad0:	mov	w1, #0x5                   	// #5
  409ad4:	mov	w2, #0x1                   	// #1
  409ad8:	mov	x0, x22
  409adc:	bl	401490 <fwrite@plt>
  409ae0:	ldr	x8, [x26], #8
  409ae4:	ldr	x3, [x24, #432]
  409ae8:	cbz	x8, 409c1c <printf@plt+0x871c>
  409aec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409af0:	mov	w1, #0xe                   	// #14
  409af4:	mov	w2, #0x1                   	// #1
  409af8:	add	x0, x0, #0xf13
  409afc:	bl	401490 <fwrite@plt>
  409b00:	ldr	w8, [x19, #48]
  409b04:	cbz	w8, 409b28 <printf@plt+0x8628>
  409b08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409b0c:	add	x0, x0, #0xf22
  409b10:	mov	x1, x20
  409b14:	mov	x2, x28
  409b18:	mov	x3, x28
  409b1c:	mov	x4, x28
  409b20:	mov	x5, x28
  409b24:	bl	405e4c <printf@plt+0x494c>
  409b28:	ldr	x1, [x24, #432]
  409b2c:	mov	w0, #0x27                  	// #39
  409b30:	bl	401390 <fputc@plt>
  409b34:	ldr	w2, [x19, #16]
  409b38:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409b3c:	mov	x0, x23
  409b40:	add	x1, x1, #0x8f0
  409b44:	bl	401340 <sprintf@plt>
  409b48:	sub	x0, x29, #0x10
  409b4c:	mov	x1, x23
  409b50:	bl	411278 <_ZdlPvm@@Base+0x90>
  409b54:	ldr	w2, [x19, #8]
  409b58:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409b5c:	mov	x0, x25
  409b60:	add	x1, x1, #0x8f6
  409b64:	bl	401340 <sprintf@plt>
  409b68:	add	x0, sp, #0x18
  409b6c:	mov	x1, x25
  409b70:	bl	411278 <_ZdlPvm@@Base+0x90>
  409b74:	ldur	x1, [x26, #-8]
  409b78:	add	x0, sp, #0x8
  409b7c:	bl	411278 <_ZdlPvm@@Base+0x90>
  409b80:	sub	x1, x29, #0x10
  409b84:	add	x2, sp, #0x18
  409b88:	add	x3, sp, #0x8
  409b8c:	mov	x0, x27
  409b90:	mov	x4, x28
  409b94:	mov	x5, x28
  409b98:	bl	405e4c <printf@plt+0x494c>
  409b9c:	add	x0, sp, #0x8
  409ba0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409ba4:	add	x0, sp, #0x18
  409ba8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409bac:	sub	x0, x29, #0x10
  409bb0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409bb4:	ldr	w8, [x19, #48]
  409bb8:	cbz	w8, 409bdc <printf@plt+0x86dc>
  409bbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409bc0:	add	x0, x0, #0xf52
  409bc4:	mov	x1, x20
  409bc8:	mov	x2, x28
  409bcc:	mov	x3, x28
  409bd0:	mov	x4, x28
  409bd4:	mov	x5, x28
  409bd8:	bl	405e4c <printf@plt+0x494c>
  409bdc:	ldr	w8, [x19, #32]
  409be0:	cbz	w8, 409acc <printf@plt+0x85cc>
  409be4:	ldr	w0, [x19, #8]
  409be8:	sub	x8, x29, #0x10
  409bec:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  409bf0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409bf4:	sub	x2, x29, #0x10
  409bf8:	add	x0, x0, #0xf58
  409bfc:	mov	x1, x21
  409c00:	mov	x3, x28
  409c04:	mov	x4, x28
  409c08:	mov	x5, x28
  409c0c:	bl	405e4c <printf@plt+0x494c>
  409c10:	sub	x0, x29, #0x10
  409c14:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409c18:	b	409acc <printf@plt+0x85cc>
  409c1c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  409c20:	add	x0, x0, #0x1e6
  409c24:	mov	w1, #0x4                   	// #4
  409c28:	mov	w2, #0x1                   	// #1
  409c2c:	bl	401490 <fwrite@plt>
  409c30:	ldp	x20, x19, [sp, #160]
  409c34:	ldp	x22, x21, [sp, #144]
  409c38:	ldp	x24, x23, [sp, #128]
  409c3c:	ldp	x26, x25, [sp, #112]
  409c40:	ldp	x28, x27, [sp, #96]
  409c44:	ldp	x29, x30, [sp, #80]
  409c48:	add	sp, sp, #0xb0
  409c4c:	ret
  409c50:	b	409c68 <printf@plt+0x8768>
  409c54:	mov	x19, x0
  409c58:	sub	x0, x29, #0x10
  409c5c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409c60:	b	409c6c <printf@plt+0x876c>
  409c64:	b	409c68 <printf@plt+0x8768>
  409c68:	mov	x19, x0
  409c6c:	add	x0, sp, #0x28
  409c70:	b	409ca0 <printf@plt+0x87a0>
  409c74:	b	409c98 <printf@plt+0x8798>
  409c78:	mov	x19, x0
  409c7c:	add	x0, sp, #0x8
  409c80:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409c84:	b	409c8c <printf@plt+0x878c>
  409c88:	mov	x19, x0
  409c8c:	add	x0, sp, #0x18
  409c90:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409c94:	b	409c9c <printf@plt+0x879c>
  409c98:	mov	x19, x0
  409c9c:	sub	x0, x29, #0x10
  409ca0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409ca4:	mov	x0, x19
  409ca8:	bl	4014a0 <_Unwind_Resume@plt>
  409cac:	ldr	w0, [x0]
  409cb0:	ret
  409cb4:	stp	x29, x30, [sp, #-32]!
  409cb8:	stp	x20, x19, [sp, #16]
  409cbc:	mov	x29, sp
  409cc0:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409cc4:	add	x20, x20, #0x2e5
  409cc8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409ccc:	mov	w2, w0
  409cd0:	add	x1, x1, #0x8f6
  409cd4:	mov	x0, x20
  409cd8:	mov	x19, x8
  409cdc:	bl	401340 <sprintf@plt>
  409ce0:	mov	x0, x19
  409ce4:	mov	x1, x20
  409ce8:	ldp	x20, x19, [sp, #16]
  409cec:	ldp	x29, x30, [sp], #32
  409cf0:	b	411278 <_ZdlPvm@@Base+0x90>
  409cf4:	sub	sp, sp, #0xb0
  409cf8:	stp	x29, x30, [sp, #80]
  409cfc:	stp	x28, x27, [sp, #96]
  409d00:	stp	x26, x25, [sp, #112]
  409d04:	stp	x24, x23, [sp, #128]
  409d08:	stp	x22, x21, [sp, #144]
  409d0c:	stp	x20, x19, [sp, #160]
  409d10:	add	x29, sp, #0x50
  409d14:	mov	x19, x0
  409d18:	ldr	w0, [x0, #8]
  409d1c:	add	x8, sp, #0x28
  409d20:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  409d24:	ldr	w2, [x19, #8]
  409d28:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409d2c:	add	x20, x20, #0x2e5
  409d30:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409d34:	add	x1, x1, #0x8f6
  409d38:	mov	x0, x20
  409d3c:	bl	401340 <sprintf@plt>
  409d40:	sub	x0, x29, #0x10
  409d44:	mov	x1, x20
  409d48:	bl	411278 <_ZdlPvm@@Base+0x90>
  409d4c:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409d50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409d54:	add	x3, x3, #0x1d8
  409d58:	add	x0, x0, #0xf71
  409d5c:	add	x1, sp, #0x28
  409d60:	sub	x2, x29, #0x10
  409d64:	mov	x4, x3
  409d68:	mov	x5, x3
  409d6c:	bl	405e4c <printf@plt+0x494c>
  409d70:	sub	x0, x29, #0x10
  409d74:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409d78:	add	x0, sp, #0x28
  409d7c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409d80:	ldrb	w8, [x19, #20]
  409d84:	cbz	w8, 409da4 <printf@plt+0x88a4>
  409d88:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  409d8c:	add	x8, x8, #0xdfd
  409d90:	str	x8, [sp, #40]
  409d94:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  409d98:	str	xzr, [sp, #56]
  409d9c:	add	x8, x8, #0xf0f
  409da0:	b	409db4 <printf@plt+0x88b4>
  409da4:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1e18>
  409da8:	mov	x8, xzr
  409dac:	add	x9, x9, #0xb91
  409db0:	str	x9, [sp, #40]
  409db4:	add	x9, sp, #0x28
  409db8:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409dbc:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409dc0:	adrp	x27, 413000 <_ZdlPvm@@Base+0x1e18>
  409dc4:	adrp	x28, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  409dc8:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3e18>
  409dcc:	add	x20, x19, #0x28
  409dd0:	add	x21, x19, #0x18
  409dd4:	adrp	x24, 428000 <_Znam@GLIBCXX_3.4>
  409dd8:	add	x23, x23, #0x2d7
  409ddc:	add	x25, x25, #0x2e5
  409de0:	add	x27, x27, #0xfd5
  409de4:	add	x28, x28, #0x1d8
  409de8:	add	x22, x22, #0x166
  409dec:	add	x26, x9, #0x8
  409df0:	str	x8, [sp, #48]
  409df4:	b	409e14 <printf@plt+0x8914>
  409df8:	ldr	x3, [x24, #432]
  409dfc:	mov	w1, #0x5                   	// #5
  409e00:	mov	w2, #0x1                   	// #1
  409e04:	mov	x0, x22
  409e08:	bl	401490 <fwrite@plt>
  409e0c:	ldr	x8, [x26], #8
  409e10:	cbz	x8, 409f48 <printf@plt+0x8a48>
  409e14:	ldr	x3, [x24, #432]
  409e18:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409e1c:	mov	w1, #0x22                  	// #34
  409e20:	mov	w2, #0x1                   	// #1
  409e24:	add	x0, x0, #0xfb2
  409e28:	bl	401490 <fwrite@plt>
  409e2c:	ldr	w8, [x19, #48]
  409e30:	cbz	w8, 409e54 <printf@plt+0x8954>
  409e34:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409e38:	add	x0, x0, #0xf22
  409e3c:	mov	x1, x20
  409e40:	mov	x2, x28
  409e44:	mov	x3, x28
  409e48:	mov	x4, x28
  409e4c:	mov	x5, x28
  409e50:	bl	405e4c <printf@plt+0x494c>
  409e54:	ldr	x1, [x24, #432]
  409e58:	mov	w0, #0x27                  	// #39
  409e5c:	bl	401390 <fputc@plt>
  409e60:	ldr	w2, [x19, #16]
  409e64:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409e68:	mov	x0, x23
  409e6c:	add	x1, x1, #0x8f0
  409e70:	bl	401340 <sprintf@plt>
  409e74:	sub	x0, x29, #0x10
  409e78:	mov	x1, x23
  409e7c:	bl	411278 <_ZdlPvm@@Base+0x90>
  409e80:	ldr	w2, [x19, #8]
  409e84:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  409e88:	mov	x0, x25
  409e8c:	add	x1, x1, #0x8f6
  409e90:	bl	401340 <sprintf@plt>
  409e94:	add	x0, sp, #0x18
  409e98:	mov	x1, x25
  409e9c:	bl	411278 <_ZdlPvm@@Base+0x90>
  409ea0:	ldur	x1, [x26, #-8]
  409ea4:	add	x0, sp, #0x8
  409ea8:	bl	411278 <_ZdlPvm@@Base+0x90>
  409eac:	sub	x1, x29, #0x10
  409eb0:	add	x2, sp, #0x18
  409eb4:	add	x3, sp, #0x8
  409eb8:	mov	x0, x27
  409ebc:	mov	x4, x28
  409ec0:	mov	x5, x28
  409ec4:	bl	405e4c <printf@plt+0x494c>
  409ec8:	add	x0, sp, #0x8
  409ecc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409ed0:	add	x0, sp, #0x18
  409ed4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409ed8:	sub	x0, x29, #0x10
  409edc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409ee0:	ldr	w8, [x19, #48]
  409ee4:	cbz	w8, 409f08 <printf@plt+0x8a08>
  409ee8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  409eec:	add	x0, x0, #0xf52
  409ef0:	mov	x1, x20
  409ef4:	mov	x2, x28
  409ef8:	mov	x3, x28
  409efc:	mov	x4, x28
  409f00:	mov	x5, x28
  409f04:	bl	405e4c <printf@plt+0x494c>
  409f08:	ldr	w8, [x19, #32]
  409f0c:	cbz	w8, 409df8 <printf@plt+0x88f8>
  409f10:	ldr	w0, [x19, #8]
  409f14:	sub	x8, x29, #0x10
  409f18:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  409f1c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  409f20:	sub	x2, x29, #0x10
  409f24:	add	x0, x0, #0xb
  409f28:	mov	x1, x21
  409f2c:	mov	x3, x28
  409f30:	mov	x4, x28
  409f34:	mov	x5, x28
  409f38:	bl	405e4c <printf@plt+0x494c>
  409f3c:	sub	x0, x29, #0x10
  409f40:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409f44:	b	409df8 <printf@plt+0x88f8>
  409f48:	ldp	x20, x19, [sp, #160]
  409f4c:	ldp	x22, x21, [sp, #144]
  409f50:	ldp	x24, x23, [sp, #128]
  409f54:	ldp	x26, x25, [sp, #112]
  409f58:	ldp	x28, x27, [sp, #96]
  409f5c:	ldp	x29, x30, [sp, #80]
  409f60:	add	sp, sp, #0xb0
  409f64:	ret
  409f68:	mov	x19, x0
  409f6c:	sub	x0, x29, #0x10
  409f70:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409f74:	b	409f7c <printf@plt+0x8a7c>
  409f78:	mov	x19, x0
  409f7c:	add	x0, sp, #0x28
  409f80:	b	409fb0 <printf@plt+0x8ab0>
  409f84:	b	409fa8 <printf@plt+0x8aa8>
  409f88:	mov	x19, x0
  409f8c:	add	x0, sp, #0x8
  409f90:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409f94:	b	409f9c <printf@plt+0x8a9c>
  409f98:	mov	x19, x0
  409f9c:	add	x0, sp, #0x18
  409fa0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409fa4:	b	409fac <printf@plt+0x8aac>
  409fa8:	mov	x19, x0
  409fac:	sub	x0, x29, #0x10
  409fb0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  409fb4:	mov	x0, x19
  409fb8:	bl	4014a0 <_Unwind_Resume@plt>
  409fbc:	stp	x29, x30, [sp, #-64]!
  409fc0:	str	x23, [sp, #16]
  409fc4:	stp	x22, x21, [sp, #32]
  409fc8:	stp	x20, x19, [sp, #48]
  409fcc:	mov	x29, sp
  409fd0:	mov	w21, w1
  409fd4:	sxtw	x22, w21
  409fd8:	mov	w9, #0x8                   	// #8
  409fdc:	add	x8, x0, #0x28
  409fe0:	movi	v0.2d, #0x0
  409fe4:	cmp	xzr, x22, lsr #60
  409fe8:	bfi	x9, x22, #4, #60
  409fec:	mov	x19, x0
  409ff0:	stp	wzr, w1, [x0]
  409ff4:	str	w3, [x0, #8]
  409ff8:	strb	w4, [x0, #14]
  409ffc:	stp	xzr, xzr, [x0, #64]
  40a000:	stp	xzr, xzr, [x0, #104]
  40a004:	str	w2, [x0, #120]
  40a008:	stp	q0, q0, [x0, #16]
  40a00c:	stp	x8, xzr, [x0, #48]
  40a010:	csinv	x0, x9, xzr, eq  // eq = none
  40a014:	bl	401230 <_Znam@plt>
  40a018:	mov	x23, x0
  40a01c:	str	x22, [x23], #8
  40a020:	cbz	w21, 40a064 <printf@plt+0x8b64>
  40a024:	mov	x20, x0
  40a028:	mov	x21, xzr
  40a02c:	lsl	x22, x22, #4
  40a030:	add	x8, x20, x21
  40a034:	add	x0, x8, #0x8
  40a038:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  40a03c:	add	x21, x21, #0x10
  40a040:	cmp	x22, x21
  40a044:	b.ne	40a030 <printf@plt+0x8b30>  // b.any
  40a048:	ldr	w22, [x19, #4]
  40a04c:	str	x23, [x19, #80]
  40a050:	subs	w8, w22, #0x1
  40a054:	b.le	40a074 <printf@plt+0x8b74>
  40a058:	sbfiz	x0, x8, #2, #32
  40a05c:	bl	401230 <_Znam@plt>
  40a060:	b	40a078 <printf@plt+0x8b78>
  40a064:	mov	w22, wzr
  40a068:	mov	x0, xzr
  40a06c:	str	x23, [x19, #80]
  40a070:	b	40a078 <printf@plt+0x8b78>
  40a074:	mov	x0, xzr
  40a078:	sxtw	x21, w22
  40a07c:	str	x0, [x19, #88]
  40a080:	mov	x0, x21
  40a084:	bl	401230 <_Znam@plt>
  40a088:	mov	x20, x0
  40a08c:	str	x0, [x19, #96]
  40a090:	mov	x0, x21
  40a094:	bl	401230 <_Znam@plt>
  40a098:	cmp	w22, #0x1
  40a09c:	str	x0, [x19, #128]
  40a0a0:	b.lt	40a10c <printf@plt+0x8c0c>  // b.tstop
  40a0a4:	strb	wzr, [x20]
  40a0a8:	ldr	x8, [x19, #128]
  40a0ac:	strb	wzr, [x8]
  40a0b0:	ldr	w9, [x19, #4]
  40a0b4:	cmp	w9, #0x2
  40a0b8:	b.lt	40a0e0 <printf@plt+0x8be0>  // b.tstop
  40a0bc:	mov	w8, #0x1                   	// #1
  40a0c0:	ldr	x9, [x19, #96]
  40a0c4:	strb	wzr, [x9, x8]
  40a0c8:	ldr	x9, [x19, #128]
  40a0cc:	strb	wzr, [x9, x8]
  40a0d0:	ldrsw	x9, [x19, #4]
  40a0d4:	add	x8, x8, #0x1
  40a0d8:	cmp	x8, x9
  40a0dc:	b.lt	40a0c0 <printf@plt+0x8bc0>  // b.tstop
  40a0e0:	cmp	w9, #0x2
  40a0e4:	b.lt	40a10c <printf@plt+0x8c0c>  // b.tstop
  40a0e8:	ldr	x9, [x19, #88]
  40a0ec:	mov	x8, xzr
  40a0f0:	mov	w10, #0x3                   	// #3
  40a0f4:	str	w10, [x9, x8, lsl #2]
  40a0f8:	ldrsw	x11, [x19, #4]
  40a0fc:	add	x8, x8, #0x1
  40a100:	sub	x11, x11, #0x1
  40a104:	cmp	x8, x11
  40a108:	b.lt	40a0f4 <printf@plt+0x8bf4>  // b.tstop
  40a10c:	strh	wzr, [x19, #12]
  40a110:	ldp	x20, x19, [sp, #48]
  40a114:	ldp	x22, x21, [sp, #32]
  40a118:	ldr	x23, [sp, #16]
  40a11c:	ldp	x29, x30, [sp], #64
  40a120:	ret
  40a124:	mov	x19, x0
  40a128:	cbz	x21, 40a140 <printf@plt+0x8c40>
  40a12c:	sub	x22, x20, #0x8
  40a130:	add	x0, x22, x21
  40a134:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40a138:	subs	x21, x21, #0x10
  40a13c:	b.ne	40a130 <printf@plt+0x8c30>  // b.any
  40a140:	mov	x0, x20
  40a144:	bl	4013e0 <_ZdaPv@plt>
  40a148:	mov	x0, x19
  40a14c:	bl	4014a0 <_Unwind_Resume@plt>
  40a150:	stp	x29, x30, [sp, #-48]!
  40a154:	stp	x22, x21, [sp, #16]
  40a158:	stp	x20, x19, [sp, #32]
  40a15c:	ldr	w8, [x0]
  40a160:	mov	x19, x0
  40a164:	ldr	x0, [x0, #56]
  40a168:	mov	x29, sp
  40a16c:	cmp	w8, #0x1
  40a170:	b.lt	40a1b0 <printf@plt+0x8cb0>  // b.tstop
  40a174:	mov	x20, xzr
  40a178:	b	40a190 <printf@plt+0x8c90>
  40a17c:	ldrsw	x8, [x19]
  40a180:	ldr	x0, [x19, #56]
  40a184:	add	x20, x20, #0x1
  40a188:	cmp	x20, x8
  40a18c:	b.ge	40a1b0 <printf@plt+0x8cb0>  // b.tcont
  40a190:	ldr	x0, [x0, x20, lsl #3]
  40a194:	cbz	x0, 40a19c <printf@plt+0x8c9c>
  40a198:	bl	4013e0 <_ZdaPv@plt>
  40a19c:	ldr	x8, [x19, #64]
  40a1a0:	ldr	x0, [x8, x20, lsl #3]
  40a1a4:	cbz	x0, 40a17c <printf@plt+0x8c7c>
  40a1a8:	bl	4013e0 <_ZdaPv@plt>
  40a1ac:	b	40a17c <printf@plt+0x8c7c>
  40a1b0:	cbz	x0, 40a1b8 <printf@plt+0x8cb8>
  40a1b4:	bl	4013e0 <_ZdaPv@plt>
  40a1b8:	ldr	x0, [x19, #64]
  40a1bc:	cbz	x0, 40a1dc <printf@plt+0x8cdc>
  40a1c0:	bl	4013e0 <_ZdaPv@plt>
  40a1c4:	b	40a1dc <printf@plt+0x8cdc>
  40a1c8:	ldr	x8, [x0, #8]
  40a1cc:	str	x8, [x19, #40]
  40a1d0:	ldr	x8, [x0]
  40a1d4:	ldr	x8, [x8, #8]
  40a1d8:	blr	x8
  40a1dc:	ldr	x0, [x19, #40]
  40a1e0:	cbnz	x0, 40a1c8 <printf@plt+0x8cc8>
  40a1e4:	ldr	x8, [x19, #80]
  40a1e8:	cbz	x8, 40a218 <printf@plt+0x8d18>
  40a1ec:	mov	x20, x8
  40a1f0:	ldr	x9, [x20, #-8]!
  40a1f4:	cbz	x9, 40a210 <printf@plt+0x8d10>
  40a1f8:	lsl	x21, x9, #4
  40a1fc:	sub	x22, x8, #0x10
  40a200:	add	x0, x22, x21
  40a204:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40a208:	subs	x21, x21, #0x10
  40a20c:	b.ne	40a200 <printf@plt+0x8d00>  // b.any
  40a210:	mov	x0, x20
  40a214:	bl	4013e0 <_ZdaPv@plt>
  40a218:	ldr	x0, [x19, #88]
  40a21c:	cbz	x0, 40a224 <printf@plt+0x8d24>
  40a220:	bl	4013e0 <_ZdaPv@plt>
  40a224:	ldr	x0, [x19, #96]
  40a228:	cbz	x0, 40a230 <printf@plt+0x8d30>
  40a22c:	bl	4013e0 <_ZdaPv@plt>
  40a230:	ldr	x0, [x19, #128]
  40a234:	cbz	x0, 40a254 <printf@plt+0x8d54>
  40a238:	bl	4013e0 <_ZdaPv@plt>
  40a23c:	b	40a254 <printf@plt+0x8d54>
  40a240:	ldr	x8, [x0, #8]
  40a244:	str	x8, [x19, #24]
  40a248:	ldr	x8, [x0]
  40a24c:	ldr	x8, [x8, #16]
  40a250:	blr	x8
  40a254:	ldr	x0, [x19, #24]
  40a258:	cbnz	x0, 40a240 <printf@plt+0x8d40>
  40a25c:	b	40a284 <printf@plt+0x8d84>
  40a260:	mov	x21, x20
  40a264:	ldr	x8, [x21], #24
  40a268:	add	x0, x20, #0x28
  40a26c:	str	x8, [x19, #16]
  40a270:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40a274:	mov	x0, x21
  40a278:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40a27c:	mov	x0, x20
  40a280:	bl	4111dc <_ZdlPv@@Base>
  40a284:	ldr	x20, [x19, #16]
  40a288:	cbnz	x20, 40a260 <printf@plt+0x8d60>
  40a28c:	ldr	x0, [x19, #72]
  40a290:	cbz	x0, 40a2a8 <printf@plt+0x8da8>
  40a294:	bl	4013e0 <_ZdaPv@plt>
  40a298:	b	40a2a8 <printf@plt+0x8da8>
  40a29c:	ldr	x8, [x0]
  40a2a0:	str	x8, [x19, #32]
  40a2a4:	bl	4111dc <_ZdlPv@@Base>
  40a2a8:	ldr	x0, [x19, #32]
  40a2ac:	cbnz	x0, 40a29c <printf@plt+0x8d9c>
  40a2b0:	ldp	x20, x19, [sp, #32]
  40a2b4:	ldp	x22, x21, [sp, #16]
  40a2b8:	ldp	x29, x30, [sp], #48
  40a2bc:	ret
  40a2c0:	strb	w1, [x0, #12]
  40a2c4:	strb	w2, [x0, #13]
  40a2c8:	ret
  40a2cc:	stp	x29, x30, [sp, #-48]!
  40a2d0:	str	x21, [sp, #16]
  40a2d4:	stp	x20, x19, [sp, #32]
  40a2d8:	mov	x29, sp
  40a2dc:	mov	x19, x2
  40a2e0:	mov	w20, w1
  40a2e4:	mov	x21, x0
  40a2e8:	tbnz	w1, #31, 40a2f8 <printf@plt+0x8df8>
  40a2ec:	ldr	w8, [x21, #4]
  40a2f0:	cmp	w8, w20
  40a2f4:	b.gt	40a308 <printf@plt+0x8e08>
  40a2f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a2fc:	add	x1, x1, #0xb26
  40a300:	mov	w0, #0x510                 	// #1296
  40a304:	bl	40f604 <printf@plt+0xe104>
  40a308:	ldr	x8, [x21, #80]
  40a30c:	mov	x1, x19
  40a310:	ldr	x21, [sp, #16]
  40a314:	add	x0, x8, w20, sxtw #4
  40a318:	ldp	x20, x19, [sp, #32]
  40a31c:	ldp	x29, x30, [sp], #48
  40a320:	b	4113a4 <_ZdlPvm@@Base+0x1bc>
  40a324:	stp	x29, x30, [sp, #-48]!
  40a328:	str	x21, [sp, #16]
  40a32c:	stp	x20, x19, [sp, #32]
  40a330:	mov	x29, sp
  40a334:	mov	w19, w2
  40a338:	mov	w20, w1
  40a33c:	mov	x21, x0
  40a340:	tbnz	w1, #31, 40a354 <printf@plt+0x8e54>
  40a344:	ldr	w8, [x21, #4]
  40a348:	sub	w8, w8, #0x1
  40a34c:	cmp	w8, w20
  40a350:	b.gt	40a364 <printf@plt+0x8e64>
  40a354:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a358:	add	x1, x1, #0xb26
  40a35c:	mov	w0, #0x516                 	// #1302
  40a360:	bl	40f604 <printf@plt+0xe104>
  40a364:	ldr	x8, [x21, #88]
  40a368:	ldr	x21, [sp, #16]
  40a36c:	str	w19, [x8, w20, sxtw #2]
  40a370:	ldp	x20, x19, [sp, #32]
  40a374:	ldp	x29, x30, [sp], #48
  40a378:	ret
  40a37c:	stp	x29, x30, [sp, #-32]!
  40a380:	stp	x20, x19, [sp, #16]
  40a384:	mov	x29, sp
  40a388:	mov	w19, w1
  40a38c:	mov	x20, x0
  40a390:	tbnz	w1, #31, 40a3a0 <printf@plt+0x8ea0>
  40a394:	ldr	w8, [x20, #4]
  40a398:	cmp	w8, w19
  40a39c:	b.gt	40a3b0 <printf@plt+0x8eb0>
  40a3a0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a3a4:	add	x1, x1, #0xb26
  40a3a8:	mov	w0, #0x51c                 	// #1308
  40a3ac:	bl	40f604 <printf@plt+0xe104>
  40a3b0:	ldr	x8, [x20, #96]
  40a3b4:	mov	w9, #0x1                   	// #1
  40a3b8:	strb	w9, [x8, w19, sxtw]
  40a3bc:	ldp	x20, x19, [sp, #16]
  40a3c0:	ldp	x29, x30, [sp], #32
  40a3c4:	ret
  40a3c8:	stp	x29, x30, [sp, #-32]!
  40a3cc:	stp	x20, x19, [sp, #16]
  40a3d0:	mov	x29, sp
  40a3d4:	mov	w19, w1
  40a3d8:	mov	x20, x0
  40a3dc:	tbnz	w1, #31, 40a3ec <printf@plt+0x8eec>
  40a3e0:	ldr	w8, [x20, #4]
  40a3e4:	cmp	w8, w19
  40a3e8:	b.gt	40a3fc <printf@plt+0x8efc>
  40a3ec:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a3f0:	add	x1, x1, #0xb26
  40a3f4:	mov	w0, #0x522                 	// #1314
  40a3f8:	bl	40f604 <printf@plt+0xe104>
  40a3fc:	ldr	x8, [x20, #128]
  40a400:	mov	w9, #0x1                   	// #1
  40a404:	strb	w9, [x8, w19, sxtw]
  40a408:	ldp	x20, x19, [sp, #16]
  40a40c:	ldp	x29, x30, [sp], #32
  40a410:	ret
  40a414:	add	x8, x0, #0x18
  40a418:	ldr	x10, [x8]
  40a41c:	mov	x9, x8
  40a420:	add	x8, x10, #0x8
  40a424:	cbnz	x10, 40a418 <printf@plt+0x8f18>
  40a428:	str	x1, [x9]
  40a42c:	ret
  40a430:	stp	x29, x30, [sp, #-64]!
  40a434:	stp	x24, x23, [sp, #16]
  40a438:	stp	x22, x21, [sp, #32]
  40a43c:	stp	x20, x19, [sp, #48]
  40a440:	mov	x29, sp
  40a444:	mov	x22, x0
  40a448:	mov	w0, #0x38                  	// #56
  40a44c:	mov	w20, w4
  40a450:	mov	x21, x3
  40a454:	mov	x23, x2
  40a458:	mov	w24, w1
  40a45c:	bl	411138 <_Znwm@@Base>
  40a460:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40a464:	add	x8, x8, #0x5d8
  40a468:	mov	x19, x0
  40a46c:	str	w24, [x0, #16]
  40a470:	strb	wzr, [x0, #20]
  40a474:	stp	x8, xzr, [x0], #24
  40a478:	mov	x1, x23
  40a47c:	bl	411330 <_ZdlPvm@@Base+0x148>
  40a480:	add	x8, x22, #0x18
  40a484:	str	x21, [x19, #40]
  40a488:	str	w20, [x19, #48]
  40a48c:	ldr	x10, [x8]
  40a490:	mov	x9, x8
  40a494:	add	x8, x10, #0x8
  40a498:	cbnz	x10, 40a48c <printf@plt+0x8f8c>
  40a49c:	str	x19, [x9]
  40a4a0:	ldp	x20, x19, [sp, #48]
  40a4a4:	ldp	x22, x21, [sp, #32]
  40a4a8:	ldp	x24, x23, [sp, #16]
  40a4ac:	ldp	x29, x30, [sp], #64
  40a4b0:	ret
  40a4b4:	mov	x20, x0
  40a4b8:	mov	x0, x19
  40a4bc:	bl	4111dc <_ZdlPv@@Base>
  40a4c0:	mov	x0, x20
  40a4c4:	bl	4014a0 <_Unwind_Resume@plt>
  40a4c8:	stp	x29, x30, [sp, #-32]!
  40a4cc:	stp	x20, x19, [sp, #16]
  40a4d0:	mov	x29, sp
  40a4d4:	mov	x20, x0
  40a4d8:	mov	w0, #0x18                  	// #24
  40a4dc:	mov	w19, w1
  40a4e0:	bl	411138 <_Znwm@@Base>
  40a4e4:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40a4e8:	add	x8, x8, #0x610
  40a4ec:	stp	x8, xzr, [x0]
  40a4f0:	add	x8, x20, #0x18
  40a4f4:	str	w19, [x0, #16]
  40a4f8:	strb	wzr, [x0, #20]
  40a4fc:	ldr	x10, [x8]
  40a500:	mov	x9, x8
  40a504:	add	x8, x10, #0x8
  40a508:	cbnz	x10, 40a4fc <printf@plt+0x8ffc>
  40a50c:	str	x0, [x9]
  40a510:	ldp	x20, x19, [sp, #16]
  40a514:	ldp	x29, x30, [sp], #32
  40a518:	ret
  40a51c:	stp	x29, x30, [sp, #-32]!
  40a520:	stp	x20, x19, [sp, #16]
  40a524:	mov	x29, sp
  40a528:	mov	x20, x0
  40a52c:	mov	w0, #0x18                  	// #24
  40a530:	mov	w19, w1
  40a534:	bl	411138 <_Znwm@@Base>
  40a538:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40a53c:	add	x8, x8, #0x648
  40a540:	stp	x8, xzr, [x0]
  40a544:	add	x8, x20, #0x18
  40a548:	str	w19, [x0, #16]
  40a54c:	strb	wzr, [x0, #20]
  40a550:	ldr	x10, [x8]
  40a554:	mov	x9, x8
  40a558:	add	x8, x10, #0x8
  40a55c:	cbnz	x10, 40a550 <printf@plt+0x9050>
  40a560:	str	x0, [x9]
  40a564:	ldp	x20, x19, [sp, #16]
  40a568:	ldp	x29, x30, [sp], #32
  40a56c:	ret
  40a570:	stp	x29, x30, [sp, #-64]!
  40a574:	stp	x24, x23, [sp, #16]
  40a578:	stp	x22, x21, [sp, #32]
  40a57c:	stp	x20, x19, [sp, #48]
  40a580:	mov	x29, sp
  40a584:	ldr	w8, [x0]
  40a588:	cmp	w8, w1
  40a58c:	b.gt	40a694 <printf@plt+0x9194>
  40a590:	ldr	w24, [x0, #116]
  40a594:	mov	x19, x0
  40a598:	mov	w20, w1
  40a59c:	cmp	w24, w1
  40a5a0:	b.gt	40a634 <printf@plt+0x9134>
  40a5a4:	cbz	w24, 40a650 <printf@plt+0x9150>
  40a5a8:	lsl	w8, w24, #1
  40a5ac:	cmp	w8, w20
  40a5b0:	sxtw	x21, w24
  40a5b4:	csinc	w24, w8, w20, gt
  40a5b8:	sxtw	x8, w24
  40a5bc:	ldr	x23, [x19, #56]
  40a5c0:	sbfiz	x9, x24, #3, #32
  40a5c4:	cmp	xzr, x8, lsr #61
  40a5c8:	csinv	x22, x9, xzr, eq  // eq = none
  40a5cc:	mov	x0, x22
  40a5d0:	str	w24, [x19, #116]
  40a5d4:	bl	401230 <_Znam@plt>
  40a5d8:	lsl	x21, x21, #3
  40a5dc:	mov	x1, x23
  40a5e0:	mov	x2, x21
  40a5e4:	str	x0, [x19, #56]
  40a5e8:	bl	401250 <memcpy@plt>
  40a5ec:	cbz	x23, 40a608 <printf@plt+0x9108>
  40a5f0:	mov	x0, x23
  40a5f4:	bl	4013e0 <_ZdaPv@plt>
  40a5f8:	ldrsw	x24, [x19, #116]
  40a5fc:	lsl	x8, x24, #3
  40a600:	cmp	xzr, x24, lsr #61
  40a604:	csinv	x22, x8, xzr, eq  // eq = none
  40a608:	ldr	x23, [x19, #64]
  40a60c:	mov	x0, x22
  40a610:	bl	401230 <_Znam@plt>
  40a614:	mov	x1, x23
  40a618:	mov	x2, x21
  40a61c:	str	x0, [x19, #64]
  40a620:	bl	401250 <memcpy@plt>
  40a624:	cbz	x23, 40a634 <printf@plt+0x9134>
  40a628:	mov	x0, x23
  40a62c:	bl	4013e0 <_ZdaPv@plt>
  40a630:	ldr	w24, [x19, #116]
  40a634:	cmp	w24, w20
  40a638:	b.gt	40a688 <printf@plt+0x9188>
  40a63c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a640:	add	x1, x1, #0xb26
  40a644:	mov	w0, #0x559                 	// #1369
  40a648:	bl	40f604 <printf@plt+0xe104>
  40a64c:	b	40a688 <printf@plt+0x9188>
  40a650:	cmp	w20, #0x10
  40a654:	mov	w8, #0x10                  	// #16
  40a658:	csinc	w8, w8, w20, lt  // lt = tstop
  40a65c:	sxtw	x9, w8
  40a660:	str	w8, [x19, #116]
  40a664:	sbfiz	x8, x8, #3, #32
  40a668:	cmp	xzr, x9, lsr #61
  40a66c:	csinv	x21, x8, xzr, eq  // eq = none
  40a670:	mov	x0, x21
  40a674:	bl	401230 <_Znam@plt>
  40a678:	str	x0, [x19, #56]
  40a67c:	mov	x0, x21
  40a680:	bl	401230 <_Znam@plt>
  40a684:	str	x0, [x19, #64]
  40a688:	ldr	w22, [x19]
  40a68c:	cmp	w22, w20
  40a690:	b.le	40a6a8 <printf@plt+0x91a8>
  40a694:	ldp	x20, x19, [sp, #48]
  40a698:	ldp	x22, x21, [sp, #32]
  40a69c:	ldp	x24, x23, [sp, #16]
  40a6a0:	ldp	x29, x30, [sp], #64
  40a6a4:	ret
  40a6a8:	ldr	w21, [x19, #4]
  40a6ac:	b	40a6c8 <printf@plt+0x91c8>
  40a6b0:	ldr	w22, [x19]
  40a6b4:	add	w8, w22, #0x1
  40a6b8:	cmp	w22, w20
  40a6bc:	mov	w22, w8
  40a6c0:	str	w8, [x19]
  40a6c4:	b.ge	40a694 <printf@plt+0x9194>  // b.tcont
  40a6c8:	sxtw	x8, w21
  40a6cc:	sbfiz	x9, x21, #3, #32
  40a6d0:	cmp	xzr, x8, lsr #61
  40a6d4:	csinv	x0, x9, xzr, eq  // eq = none
  40a6d8:	bl	401230 <_Znam@plt>
  40a6dc:	ldr	x8, [x19, #56]
  40a6e0:	sxtw	x23, w22
  40a6e4:	cmp	w21, #0x1
  40a6e8:	str	x0, [x8, w22, sxtw #3]
  40a6ec:	b.lt	40a714 <printf@plt+0x9214>  // b.tstop
  40a6f0:	mov	w9, w21
  40a6f4:	mov	x8, xzr
  40a6f8:	lsl	x9, x9, #3
  40a6fc:	ldr	x10, [x19, #56]
  40a700:	ldr	x10, [x10, x23, lsl #3]
  40a704:	str	xzr, [x10, x8]
  40a708:	add	x8, x8, #0x8
  40a70c:	cmp	x9, x8
  40a710:	b.ne	40a6fc <printf@plt+0x91fc>  // b.any
  40a714:	add	w8, w21, #0x1
  40a718:	sxtw	x0, w8
  40a71c:	bl	401230 <_Znam@plt>
  40a720:	ldr	x8, [x19, #64]
  40a724:	str	x0, [x8, x23, lsl #3]
  40a728:	tbnz	w21, #31, 40a6b4 <printf@plt+0x91b4>
  40a72c:	ldr	x8, [x19, #64]
  40a730:	ldr	x8, [x8, x23, lsl #3]
  40a734:	strb	wzr, [x8]
  40a738:	ldr	w21, [x19, #4]
  40a73c:	cmp	w21, #0x1
  40a740:	b.lt	40a6b0 <printf@plt+0x91b0>  // b.tstop
  40a744:	mov	w8, #0x1                   	// #1
  40a748:	ldrsw	x9, [x19]
  40a74c:	ldr	x10, [x19, #64]
  40a750:	ldr	x9, [x10, x9, lsl #3]
  40a754:	strb	wzr, [x9, x8]
  40a758:	ldrsw	x21, [x19, #4]
  40a75c:	cmp	x8, x21
  40a760:	add	x8, x8, #0x1
  40a764:	b.lt	40a748 <printf@plt+0x9248>  // b.tstop
  40a768:	b	40a6b0 <printf@plt+0x91b0>
  40a76c:	sub	sp, sp, #0x50
  40a770:	stp	x29, x30, [sp, #32]
  40a774:	str	x21, [sp, #48]
  40a778:	stp	x20, x19, [sp, #64]
  40a77c:	add	x29, sp, #0x20
  40a780:	mov	w19, w2
  40a784:	mov	w20, w1
  40a788:	orr	w8, w2, w1
  40a78c:	mov	x21, x0
  40a790:	tbnz	w8, #31, 40a7ac <printf@plt+0x92ac>
  40a794:	ldr	w8, [x21]
  40a798:	cmp	w8, w20
  40a79c:	b.le	40a7ac <printf@plt+0x92ac>
  40a7a0:	ldr	w8, [x21, #4]
  40a7a4:	cmp	w8, w19
  40a7a8:	b.gt	40a7bc <printf@plt+0x92bc>
  40a7ac:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a7b0:	add	x1, x1, #0xb26
  40a7b4:	mov	w0, #0x569                 	// #1385
  40a7b8:	bl	40f604 <printf@plt+0xe104>
  40a7bc:	cbz	w19, 40a830 <printf@plt+0x9330>
  40a7c0:	ldr	x8, [x21, #56]
  40a7c4:	ldr	x8, [x8, w20, sxtw #3]
  40a7c8:	ldr	x9, [x8, w19, sxtw #3]
  40a7cc:	cbz	x9, 40a85c <printf@plt+0x935c>
  40a7d0:	ldr	w8, [x9, #32]
  40a7d4:	cmp	w8, w20
  40a7d8:	b.gt	40a810 <printf@plt+0x9310>
  40a7dc:	ldr	w10, [x9, #36]
  40a7e0:	cmp	w10, w20
  40a7e4:	b.lt	40a810 <printf@plt+0x9310>  // b.tstop
  40a7e8:	ldr	w11, [x9, #40]
  40a7ec:	cmp	w11, w19
  40a7f0:	b.gt	40a810 <printf@plt+0x9310>
  40a7f4:	ldr	w9, [x9, #44]
  40a7f8:	cmp	w9, w11
  40a7fc:	b.le	40a810 <printf@plt+0x9310>
  40a800:	cmp	w10, w8
  40a804:	b.le	40a810 <printf@plt+0x9310>
  40a808:	cmp	w9, w19
  40a80c:	b.ge	40a8b8 <printf@plt+0x93b8>  // b.tcont
  40a810:	ldp	x20, x19, [sp, #64]
  40a814:	ldr	x21, [sp, #48]
  40a818:	ldp	x29, x30, [sp, #32]
  40a81c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a820:	add	x1, x1, #0xb26
  40a824:	mov	w0, #0x573                 	// #1395
  40a828:	add	sp, sp, #0x50
  40a82c:	b	40f604 <printf@plt+0xe104>
  40a830:	ldp	x20, x19, [sp, #64]
  40a834:	ldr	x21, [sp, #48]
  40a838:	ldp	x29, x30, [sp, #32]
  40a83c:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40a840:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40a844:	add	x1, x1, #0x8
  40a848:	add	x0, x0, #0x2e
  40a84c:	mov	x2, x1
  40a850:	mov	x3, x1
  40a854:	add	sp, sp, #0x50
  40a858:	b	40fdd4 <printf@plt+0xe8d4>
  40a85c:	sxtw	x9, w19
  40a860:	add	x10, x8, x9, lsl #3
  40a864:	ldur	x10, [x10, #-8]
  40a868:	cbz	x10, 40a8b8 <printf@plt+0x93b8>
  40a86c:	ldr	w11, [x10, #32]
  40a870:	cmp	w11, w20
  40a874:	b.ne	40a884 <printf@plt+0x9384>  // b.any
  40a878:	str	w19, [x10, #44]
  40a87c:	str	x10, [x8, x9, lsl #3]
  40a880:	b	40a8b8 <printf@plt+0x93b8>
  40a884:	add	w1, w20, #0x1
  40a888:	add	x0, sp, #0x10
  40a88c:	bl	40fbac <printf@plt+0xe6ac>
  40a890:	add	w1, w19, #0x1
  40a894:	mov	x0, sp
  40a898:	bl	40fbac <printf@plt+0xe6ac>
  40a89c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40a8a0:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40a8a4:	add	x0, x0, #0x5a
  40a8a8:	add	x3, x3, #0x8
  40a8ac:	add	x1, sp, #0x10
  40a8b0:	mov	x2, sp
  40a8b4:	bl	40fdd4 <printf@plt+0xe8d4>
  40a8b8:	ldp	x20, x19, [sp, #64]
  40a8bc:	ldr	x21, [sp, #48]
  40a8c0:	ldp	x29, x30, [sp, #32]
  40a8c4:	add	sp, sp, #0x50
  40a8c8:	ret
  40a8cc:	sub	sp, sp, #0x60
  40a8d0:	stp	x29, x30, [sp, #32]
  40a8d4:	stp	x24, x23, [sp, #48]
  40a8d8:	stp	x22, x21, [sp, #64]
  40a8dc:	stp	x20, x19, [sp, #80]
  40a8e0:	add	x29, sp, #0x20
  40a8e4:	mov	w21, w2
  40a8e8:	mov	w19, w1
  40a8ec:	orr	w8, w2, w1
  40a8f0:	mov	x20, x0
  40a8f4:	tbnz	w8, #31, 40a910 <printf@plt+0x9410>
  40a8f8:	ldr	w8, [x20]
  40a8fc:	cmp	w8, w19
  40a900:	b.le	40a910 <printf@plt+0x9410>
  40a904:	ldr	w8, [x20, #4]
  40a908:	cmp	w8, w21
  40a90c:	b.gt	40a920 <printf@plt+0x9420>
  40a910:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a914:	add	x1, x1, #0xb26
  40a918:	mov	w0, #0x588                 	// #1416
  40a91c:	bl	40f604 <printf@plt+0xe104>
  40a920:	cbz	w19, 40a998 <printf@plt+0x9498>
  40a924:	ldr	x10, [x20, #56]
  40a928:	ldr	x8, [x10, w19, sxtw #3]
  40a92c:	ldr	x9, [x8, w21, sxtw #3]
  40a930:	cbz	x9, 40a9c8 <printf@plt+0x94c8>
  40a934:	ldr	w8, [x9, #32]
  40a938:	cmp	w8, w19
  40a93c:	b.gt	40a974 <printf@plt+0x9474>
  40a940:	ldr	w10, [x9, #36]
  40a944:	cmp	w10, w19
  40a948:	b.lt	40a974 <printf@plt+0x9474>  // b.tstop
  40a94c:	ldr	w11, [x9, #40]
  40a950:	cmp	w11, w21
  40a954:	b.gt	40a974 <printf@plt+0x9474>
  40a958:	ldr	w9, [x9, #44]
  40a95c:	cmp	w9, w11
  40a960:	b.le	40a974 <printf@plt+0x9474>
  40a964:	cmp	w10, w8
  40a968:	b.le	40a974 <printf@plt+0x9474>
  40a96c:	cmp	w9, w21
  40a970:	b.ge	40aa34 <printf@plt+0x9534>  // b.tcont
  40a974:	ldp	x20, x19, [sp, #80]
  40a978:	ldp	x22, x21, [sp, #64]
  40a97c:	ldp	x24, x23, [sp, #48]
  40a980:	ldp	x29, x30, [sp, #32]
  40a984:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40a988:	add	x1, x1, #0xb26
  40a98c:	mov	w0, #0x592                 	// #1426
  40a990:	add	sp, sp, #0x60
  40a994:	b	40f604 <printf@plt+0xe104>
  40a998:	ldp	x20, x19, [sp, #80]
  40a99c:	ldp	x22, x21, [sp, #64]
  40a9a0:	ldp	x24, x23, [sp, #48]
  40a9a4:	ldp	x29, x30, [sp, #32]
  40a9a8:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40a9ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40a9b0:	add	x1, x1, #0x8
  40a9b4:	add	x0, x0, #0x8a
  40a9b8:	mov	x2, x1
  40a9bc:	mov	x3, x1
  40a9c0:	add	sp, sp, #0x60
  40a9c4:	b	40fdd4 <printf@plt+0xe8d4>
  40a9c8:	sxtw	x22, w19
  40a9cc:	add	x9, x10, x22, lsl #3
  40a9d0:	ldur	x9, [x9, #-8]
  40a9d4:	sxtw	x24, w21
  40a9d8:	ldr	x23, [x9, x24, lsl #3]
  40a9dc:	cbz	x23, 40aa34 <printf@plt+0x9534>
  40a9e0:	ldr	w9, [x23, #40]
  40a9e4:	cmp	w9, w21
  40a9e8:	b.ne	40aa00 <printf@plt+0x9500>  // b.any
  40a9ec:	ldr	w9, [x23, #44]
  40a9f0:	cmp	w9, w21
  40a9f4:	b.ge	40aa4c <printf@plt+0x954c>  // b.tcont
  40a9f8:	str	w19, [x23, #36]
  40a9fc:	b	40aa34 <printf@plt+0x9534>
  40aa00:	add	w1, w19, #0x1
  40aa04:	add	x0, sp, #0x10
  40aa08:	bl	40fbac <printf@plt+0xe6ac>
  40aa0c:	add	w1, w21, #0x1
  40aa10:	mov	x0, sp
  40aa14:	bl	40fbac <printf@plt+0xe6ac>
  40aa18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40aa1c:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40aa20:	add	x0, x0, #0xb1
  40aa24:	add	x3, x3, #0x8
  40aa28:	add	x1, sp, #0x10
  40aa2c:	mov	x2, sp
  40aa30:	bl	40fdd4 <printf@plt+0xe8d4>
  40aa34:	ldp	x20, x19, [sp, #80]
  40aa38:	ldp	x22, x21, [sp, #64]
  40aa3c:	ldp	x24, x23, [sp, #48]
  40aa40:	ldp	x29, x30, [sp, #32]
  40aa44:	add	sp, sp, #0x60
  40aa48:	ret
  40aa4c:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1e18>
  40aa50:	mov	x10, xzr
  40aa54:	add	x21, x21, #0xb26
  40aa58:	cbz	x10, 40aa74 <printf@plt+0x9574>
  40aa5c:	mov	w0, #0x5a0                 	// #1440
  40aa60:	mov	x1, x21
  40aa64:	bl	40f604 <printf@plt+0xe104>
  40aa68:	ldr	x8, [x20, #56]
  40aa6c:	ldr	w9, [x23, #44]
  40aa70:	ldr	x8, [x8, x22, lsl #3]
  40aa74:	cmp	x24, w9, sxtw
  40aa78:	str	x23, [x8, x24, lsl #3]
  40aa7c:	b.ge	40a9f8 <printf@plt+0x94f8>  // b.tcont
  40aa80:	ldr	x8, [x20, #56]
  40aa84:	ldr	x8, [x8, x22, lsl #3]
  40aa88:	add	x10, x8, x24, lsl #3
  40aa8c:	ldr	x10, [x10, #8]
  40aa90:	add	x24, x24, #0x1
  40aa94:	cbnz	x10, 40aa5c <printf@plt+0x955c>
  40aa98:	b	40aa74 <printf@plt+0x9574>
  40aa9c:	cbz	x0, 40ab04 <printf@plt+0x9604>
  40aaa0:	ldrb	w9, [x0]
  40aaa4:	cbz	w9, 40ab04 <printf@plt+0x9604>
  40aaa8:	mov	w10, wzr
  40aaac:	mov	x8, x0
  40aab0:	mov	w11, w9
  40aab4:	b	40aacc <printf@plt+0x95cc>
  40aab8:	ldrb	w12, [x2, #1]
  40aabc:	cmp	w12, w11, uxtb
  40aac0:	csel	w10, wzr, w10, eq  // eq = none
  40aac4:	ldrb	w11, [x8, #1]!
  40aac8:	cbz	w11, 40ab0c <printf@plt+0x960c>
  40aacc:	cbnz	w10, 40aab8 <printf@plt+0x95b8>
  40aad0:	ldrb	w10, [x2]
  40aad4:	cmp	w10, w11, uxtb
  40aad8:	b.ne	40aae4 <printf@plt+0x95e4>  // b.any
  40aadc:	mov	w10, #0x1                   	// #1
  40aae0:	b	40aac4 <printf@plt+0x95c4>
  40aae4:	and	w10, w11, #0xff
  40aae8:	cmp	w10, #0x5c
  40aaec:	b.ne	40aafc <printf@plt+0x95fc>  // b.any
  40aaf0:	ldrb	w10, [x8, #1]
  40aaf4:	cmp	w10, #0x26
  40aaf8:	b.eq	40abe4 <printf@plt+0x96e4>  // b.none
  40aafc:	mov	w10, wzr
  40ab00:	b	40aac4 <printf@plt+0x95c4>
  40ab04:	mov	w0, #0xffffffff            	// #-1
  40ab08:	ret
  40ab0c:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40ab10:	mov	w12, wzr
  40ab14:	mov	w8, #0xffffffff            	// #-1
  40ab18:	add	x10, x10, #0x804
  40ab1c:	mov	w13, w9
  40ab20:	mov	x11, x0
  40ab24:	b	40ab3c <printf@plt+0x963c>
  40ab28:	ldrb	w14, [x2, #1]
  40ab2c:	cmp	w14, w13, uxtb
  40ab30:	csel	w12, wzr, w12, eq  // eq = none
  40ab34:	ldrb	w13, [x11, #1]!
  40ab38:	cbz	w13, 40ab80 <printf@plt+0x9680>
  40ab3c:	cbnz	w12, 40ab28 <printf@plt+0x9628>
  40ab40:	ldrb	w12, [x2]
  40ab44:	cmp	w12, w13, uxtb
  40ab48:	b.ne	40ab54 <printf@plt+0x9654>  // b.any
  40ab4c:	mov	w12, #0x1                   	// #1
  40ab50:	b	40ab34 <printf@plt+0x9634>
  40ab54:	and	w12, w13, #0xff
  40ab58:	cmp	w12, w1, uxtb
  40ab5c:	b.ne	40ab78 <printf@plt+0x9678>  // b.any
  40ab60:	ldrb	w12, [x11, #1]
  40ab64:	ldrb	w12, [x10, x12]
  40ab68:	cbz	w12, 40ab34 <printf@plt+0x9634>
  40ab6c:	mov	w12, wzr
  40ab70:	sub	w8, w11, w0
  40ab74:	b	40ab34 <printf@plt+0x9634>
  40ab78:	mov	w12, wzr
  40ab7c:	b	40ab34 <printf@plt+0x9634>
  40ab80:	tbnz	w8, #31, 40ab8c <printf@plt+0x968c>
  40ab84:	mov	w0, w8
  40ab88:	ret
  40ab8c:	mov	w12, wzr
  40ab90:	add	x11, x0, #0x1
  40ab94:	b	40abac <printf@plt+0x96ac>
  40ab98:	ldrb	w13, [x2, #1]
  40ab9c:	cmp	w13, w9, uxtb
  40aba0:	csel	w12, wzr, w12, eq  // eq = none
  40aba4:	ldrb	w9, [x11], #1
  40aba8:	cbz	w9, 40ab84 <printf@plt+0x9684>
  40abac:	cbnz	w12, 40ab98 <printf@plt+0x9698>
  40abb0:	ldrb	w12, [x2]
  40abb4:	cmp	w12, w9, uxtb
  40abb8:	b.ne	40abc4 <printf@plt+0x96c4>  // b.any
  40abbc:	mov	w12, #0x1                   	// #1
  40abc0:	b	40aba4 <printf@plt+0x96a4>
  40abc4:	and	x9, x9, #0xff
  40abc8:	ldrb	w9, [x10, x9]
  40abcc:	cbz	w9, 40abdc <printf@plt+0x96dc>
  40abd0:	mov	w12, wzr
  40abd4:	sub	w8, w11, w0
  40abd8:	b	40aba4 <printf@plt+0x96a4>
  40abdc:	mov	w12, wzr
  40abe0:	b	40aba4 <printf@plt+0x96a4>
  40abe4:	sub	w8, w8, w0
  40abe8:	mov	w0, w8
  40abec:	ret
  40abf0:	sub	sp, sp, #0x80
  40abf4:	stp	x29, x30, [sp, #32]
  40abf8:	str	x27, [sp, #48]
  40abfc:	stp	x26, x25, [sp, #64]
  40ac00:	stp	x24, x23, [sp, #80]
  40ac04:	stp	x22, x21, [sp, #96]
  40ac08:	stp	x20, x19, [sp, #112]
  40ac0c:	add	x29, sp, #0x20
  40ac10:	mov	w22, w6
  40ac14:	mov	x23, x5
  40ac18:	mov	x24, x4
  40ac1c:	mov	x25, x3
  40ac20:	mov	w19, w2
  40ac24:	mov	w20, w1
  40ac28:	mov	x21, x0
  40ac2c:	bl	40a570 <printf@plt+0x9070>
  40ac30:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40ac34:	add	x1, x1, #0xdf
  40ac38:	add	x0, sp, #0x10
  40ac3c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40ac40:	ldrsw	x2, [x25, #8]
  40ac44:	ldr	w8, [sp, #24]
  40ac48:	cmp	w2, w8
  40ac4c:	b.ne	40ac6c <printf@plt+0x976c>  // b.any
  40ac50:	cbz	w2, 40ac74 <printf@plt+0x9774>
  40ac54:	ldr	x0, [x25]
  40ac58:	ldr	x1, [sp, #16]
  40ac5c:	bl	4014f0 <bcmp@plt>
  40ac60:	cmp	w0, #0x0
  40ac64:	cset	w26, eq  // eq = none
  40ac68:	b	40ac78 <printf@plt+0x9778>
  40ac6c:	mov	w26, wzr
  40ac70:	b	40ac78 <printf@plt+0x9778>
  40ac74:	mov	w26, #0x1                   	// #1
  40ac78:	add	x0, sp, #0x10
  40ac7c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40ac80:	cbz	w26, 40aca8 <printf@plt+0x97a8>
  40ac84:	mov	w0, #0x40                  	// #64
  40ac88:	bl	411138 <_Znwm@@Base>
  40ac8c:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40ac90:	mov	x25, x0
  40ac94:	mov	w8, #0xffffffff            	// #-1
  40ac98:	mov	x9, #0xffffffffffffffff    	// #-1
  40ac9c:	add	x10, x10, #0x490
  40aca0:	str	x24, [x0, #56]
  40aca4:	b	40b1d0 <printf@plt+0x9cd0>
  40aca8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40acac:	add	x1, x1, #0xe2
  40acb0:	add	x0, sp, #0x10
  40acb4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40acb8:	ldrsw	x2, [x25, #8]
  40acbc:	ldr	w8, [sp, #24]
  40acc0:	cmp	w2, w8
  40acc4:	b.ne	40ace4 <printf@plt+0x97e4>  // b.any
  40acc8:	cbz	w2, 40acec <printf@plt+0x97ec>
  40accc:	ldr	x0, [x25]
  40acd0:	ldr	x1, [sp, #16]
  40acd4:	bl	4014f0 <bcmp@plt>
  40acd8:	cmp	w0, #0x0
  40acdc:	cset	w26, eq  // eq = none
  40ace0:	b	40acf0 <printf@plt+0x97f0>
  40ace4:	mov	w26, wzr
  40ace8:	b	40acf0 <printf@plt+0x97f0>
  40acec:	mov	w26, #0x1                   	// #1
  40acf0:	add	x0, sp, #0x10
  40acf4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40acf8:	cbz	w26, 40ad20 <printf@plt+0x9820>
  40acfc:	mov	w0, #0x40                  	// #64
  40ad00:	bl	411138 <_Znwm@@Base>
  40ad04:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40ad08:	mov	x25, x0
  40ad0c:	mov	w8, #0xffffffff            	// #-1
  40ad10:	mov	x9, #0xffffffffffffffff    	// #-1
  40ad14:	str	x24, [x0, #56]
  40ad18:	add	x10, x10, #0x518
  40ad1c:	b	40b1d0 <printf@plt+0x9cd0>
  40ad20:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40ad24:	add	x1, x1, #0xe0
  40ad28:	add	x0, sp, #0x10
  40ad2c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40ad30:	ldrsw	x2, [x25, #8]
  40ad34:	ldr	w8, [sp, #24]
  40ad38:	cmp	w2, w8
  40ad3c:	b.ne	40ad5c <printf@plt+0x985c>  // b.any
  40ad40:	cbz	w2, 40ad64 <printf@plt+0x9864>
  40ad44:	ldr	x0, [x25]
  40ad48:	ldr	x1, [sp, #16]
  40ad4c:	bl	4014f0 <bcmp@plt>
  40ad50:	cmp	w0, #0x0
  40ad54:	cset	w26, eq  // eq = none
  40ad58:	b	40ad68 <printf@plt+0x9868>
  40ad5c:	mov	w26, wzr
  40ad60:	b	40ad68 <printf@plt+0x9868>
  40ad64:	mov	w26, #0x1                   	// #1
  40ad68:	add	x0, sp, #0x10
  40ad6c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40ad70:	cbz	w26, 40ade8 <printf@plt+0x98e8>
  40ad74:	cmp	w19, #0x1
  40ad78:	b.lt	40adc0 <printf@plt+0x98c0>  // b.tstop
  40ad7c:	ldr	x8, [x21, #56]
  40ad80:	ldr	x8, [x8, w20, sxtw #3]
  40ad84:	add	x8, x8, w19, sxtw #3
  40ad88:	ldur	x0, [x8, #-8]
  40ad8c:	cbz	x0, 40adc0 <printf@plt+0x98c0>
  40ad90:	ldr	x8, [x0]
  40ad94:	ldr	x8, [x8, #56]
  40ad98:	blr	x8
  40ad9c:	cbz	x0, 40adc0 <printf@plt+0x98c0>
  40ada0:	ldr	w8, [x0, #32]
  40ada4:	cmp	w8, w20
  40ada8:	b.ne	40adc0 <printf@plt+0x98c0>  // b.any
  40adac:	ldr	x8, [x0, #56]
  40adb0:	ldrb	w9, [x24, #45]
  40adb4:	ldrb	w8, [x8, #45]
  40adb8:	cmp	w8, w9
  40adbc:	b.eq	40ae88 <printf@plt+0x9988>  // b.none
  40adc0:	mov	w0, #0x48                  	// #72
  40adc4:	bl	411138 <_Znwm@@Base>
  40adc8:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40adcc:	mov	x25, x0
  40add0:	mov	w8, #0xffffffff            	// #-1
  40add4:	mov	x9, #0xffffffffffffffff    	// #-1
  40add8:	str	x24, [x0, #56]
  40addc:	strh	wzr, [x0, #64]
  40ade0:	add	x10, x10, #0x380
  40ade4:	b	40b1d0 <printf@plt+0x9cd0>
  40ade8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40adec:	add	x1, x1, #0xe3
  40adf0:	add	x0, sp, #0x10
  40adf4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40adf8:	ldrsw	x2, [x25, #8]
  40adfc:	ldr	w8, [sp, #24]
  40ae00:	cmp	w2, w8
  40ae04:	b.ne	40ae24 <printf@plt+0x9924>  // b.any
  40ae08:	cbz	w2, 40ae2c <printf@plt+0x992c>
  40ae0c:	ldr	x0, [x25]
  40ae10:	ldr	x1, [sp, #16]
  40ae14:	bl	4014f0 <bcmp@plt>
  40ae18:	cmp	w0, #0x0
  40ae1c:	cset	w26, eq  // eq = none
  40ae20:	b	40ae30 <printf@plt+0x9930>
  40ae24:	mov	w26, wzr
  40ae28:	b	40ae30 <printf@plt+0x9930>
  40ae2c:	mov	w26, #0x1                   	// #1
  40ae30:	add	x0, sp, #0x10
  40ae34:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40ae38:	cbz	w26, 40aea0 <printf@plt+0x99a0>
  40ae3c:	cmp	w19, #0x1
  40ae40:	b.lt	40b1ac <printf@plt+0x9cac>  // b.tstop
  40ae44:	ldr	x8, [x21, #56]
  40ae48:	ldr	x8, [x8, w20, sxtw #3]
  40ae4c:	add	x8, x8, w19, sxtw #3
  40ae50:	ldur	x0, [x8, #-8]
  40ae54:	cbz	x0, 40b1ac <printf@plt+0x9cac>
  40ae58:	ldr	x8, [x0]
  40ae5c:	ldr	x8, [x8, #64]
  40ae60:	blr	x8
  40ae64:	cbz	x0, 40b1ac <printf@plt+0x9cac>
  40ae68:	ldr	w8, [x0, #32]
  40ae6c:	cmp	w8, w20
  40ae70:	b.ne	40b1ac <printf@plt+0x9cac>  // b.any
  40ae74:	ldr	x8, [x0, #56]
  40ae78:	ldrb	w9, [x24, #45]
  40ae7c:	ldrb	w8, [x8, #45]
  40ae80:	cmp	w8, w9
  40ae84:	b.ne	40b1ac <printf@plt+0x9cac>  // b.any
  40ae88:	str	w19, [x0, #44]
  40ae8c:	ldr	x8, [x21, #56]
  40ae90:	sxtw	x9, w20
  40ae94:	ldr	x8, [x8, x9, lsl #3]
  40ae98:	str	x0, [x8, w19, uxtw #3]
  40ae9c:	b	40b274 <printf@plt+0x9d74>
  40aea0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40aea4:	add	x1, x1, #0xe5
  40aea8:	add	x0, sp, #0x10
  40aeac:	bl	411278 <_ZdlPvm@@Base+0x90>
  40aeb0:	ldrsw	x2, [x25, #8]
  40aeb4:	ldr	w8, [sp, #24]
  40aeb8:	cmp	w2, w8
  40aebc:	b.ne	40aedc <printf@plt+0x99dc>  // b.any
  40aec0:	cbz	w2, 40aee4 <printf@plt+0x99e4>
  40aec4:	ldr	x0, [x25]
  40aec8:	ldr	x1, [sp, #16]
  40aecc:	bl	4014f0 <bcmp@plt>
  40aed0:	cmp	w0, #0x0
  40aed4:	cset	w26, eq  // eq = none
  40aed8:	b	40aee8 <printf@plt+0x99e8>
  40aedc:	mov	w26, wzr
  40aee0:	b	40aee8 <printf@plt+0x99e8>
  40aee4:	mov	w26, #0x1                   	// #1
  40aee8:	add	x0, sp, #0x10
  40aeec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40aef0:	cbz	w26, 40af08 <printf@plt+0x9a08>
  40aef4:	mov	x0, x21
  40aef8:	mov	w1, w20
  40aefc:	mov	w2, w19
  40af00:	bl	40a8cc <printf@plt+0x93cc>
  40af04:	b	40b274 <printf@plt+0x9d74>
  40af08:	ldr	w8, [x25, #8]
  40af0c:	cmp	w8, #0x3
  40af10:	b.lt	40af68 <printf@plt+0x9a68>  // b.tstop
  40af14:	ldr	x8, [x25]
  40af18:	ldrb	w9, [x8]
  40af1c:	cmp	w9, #0x5c
  40af20:	b.ne	40af68 <printf@plt+0x9a68>  // b.any
  40af24:	ldrb	w8, [x8, #1]
  40af28:	cmp	w8, #0x52
  40af2c:	b.ne	40af68 <printf@plt+0x9a68>  // b.any
  40af30:	mov	w1, #0xa                   	// #10
  40af34:	mov	x0, x25
  40af38:	bl	411bb8 <_ZdlPvm@@Base+0x9d0>
  40af3c:	tbnz	w0, #31, 40b294 <printf@plt+0x9d94>
  40af40:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40af44:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2e18>
  40af48:	add	x3, x3, #0x8
  40af4c:	add	x2, x2, #0xe8
  40af50:	mov	x0, x23
  40af54:	mov	w1, w22
  40af58:	mov	x4, x3
  40af5c:	mov	x5, x3
  40af60:	bl	40fe70 <printf@plt+0xe970>
  40af64:	b	40b274 <printf@plt+0x9d74>
  40af68:	mov	w1, #0xa                   	// #10
  40af6c:	mov	x0, x25
  40af70:	bl	411bb8 <_ZdlPvm@@Base+0x9d0>
  40af74:	ldr	w8, [x24, #48]
  40af78:	cmp	w8, #0x8
  40af7c:	b.hi	40afd8 <printf@plt+0x9ad8>  // b.pmore
  40af80:	adrp	x9, 412000 <_ZdlPvm@@Base+0xe18>
  40af84:	add	x9, x9, #0xab5
  40af88:	adr	x10, 40aef4 <printf@plt+0x99f4>
  40af8c:	ldrb	w11, [x9, x8]
  40af90:	add	x10, x10, x11, lsl #2
  40af94:	mov	w26, w0
  40af98:	br	x10
  40af9c:	ldr	w8, [x25, #8]
  40afa0:	cbz	w8, 40b100 <printf@plt+0x9c00>
  40afa4:	mov	x0, x25
  40afa8:	bl	411bf8 <_ZdlPvm@@Base+0xa10>
  40afac:	mov	x27, x0
  40afb0:	mov	w0, #0x48                  	// #72
  40afb4:	bl	411138 <_Znwm@@Base>
  40afb8:	mov	x25, x0
  40afbc:	mov	w8, #0xffffffff            	// #-1
  40afc0:	mov	x9, #0xffffffffffffffff    	// #-1
  40afc4:	tbnz	w26, #31, 40b2e4 <printf@plt+0x9de4>
  40afc8:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40afcc:	add	x10, x10, #0x118
  40afd0:	stp	x24, x27, [x25, #56]
  40afd4:	b	40b370 <printf@plt+0x9e70>
  40afd8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40afdc:	add	x1, x1, #0xb26
  40afe0:	mov	w0, #0x656                 	// #1622
  40afe4:	bl	40f604 <printf@plt+0xe104>
  40afe8:	b	40b274 <printf@plt+0x9d74>
  40afec:	ldr	w8, [x25, #8]
  40aff0:	cbz	w8, 40b100 <printf@plt+0x9c00>
  40aff4:	mov	x0, x25
  40aff8:	bl	411bf8 <_ZdlPvm@@Base+0xa10>
  40affc:	mov	x27, x0
  40b000:	mov	w0, #0x48                  	// #72
  40b004:	bl	411138 <_Znwm@@Base>
  40b008:	mov	x25, x0
  40b00c:	mov	w8, #0xffffffff            	// #-1
  40b010:	mov	x9, #0xffffffffffffffff    	// #-1
  40b014:	tbnz	w26, #31, 40b2f4 <printf@plt+0x9df4>
  40b018:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40b01c:	stp	x24, x27, [x25, #56]
  40b020:	add	x10, x10, #0x208
  40b024:	b	40b370 <printf@plt+0x9e70>
  40b028:	ldr	w8, [x25, #8]
  40b02c:	cbz	w8, 40b100 <printf@plt+0x9c00>
  40b030:	mov	x0, x25
  40b034:	bl	411bf8 <_ZdlPvm@@Base+0xa10>
  40b038:	mov	x27, x0
  40b03c:	mov	w0, #0x48                  	// #72
  40b040:	bl	411138 <_Znwm@@Base>
  40b044:	mov	x25, x0
  40b048:	mov	w8, #0xffffffff            	// #-1
  40b04c:	mov	x9, #0xffffffffffffffff    	// #-1
  40b050:	tbnz	w26, #31, 40b304 <printf@plt+0x9e04>
  40b054:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40b058:	stp	x24, x27, [x25, #56]
  40b05c:	add	x10, x10, #0x190
  40b060:	b	40b370 <printf@plt+0x9e70>
  40b064:	ldr	w8, [x25, #8]
  40b068:	cbz	w8, 40b100 <printf@plt+0x9c00>
  40b06c:	mov	x0, x25
  40b070:	bl	411bf8 <_ZdlPvm@@Base+0xa10>
  40b074:	mov	x27, x0
  40b078:	tbnz	w26, #31, 40b314 <printf@plt+0x9e14>
  40b07c:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40b080:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2e18>
  40b084:	add	x3, x3, #0x8
  40b088:	add	x2, x2, #0xff
  40b08c:	mov	x0, x23
  40b090:	mov	w1, w22
  40b094:	mov	x4, x3
  40b098:	mov	x5, x3
  40b09c:	bl	40fe70 <printf@plt+0xe970>
  40b0a0:	mov	w0, #0x48                  	// #72
  40b0a4:	bl	411138 <_Znwm@@Base>
  40b0a8:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40b0ac:	mov	x25, x0
  40b0b0:	mov	w8, #0xffffffff            	// #-1
  40b0b4:	mov	x9, #0xffffffffffffffff    	// #-1
  40b0b8:	stp	x24, x27, [x0, #56]
  40b0bc:	add	x10, x10, #0x118
  40b0c0:	b	40b1d0 <printf@plt+0x9cd0>
  40b0c4:	ldr	w8, [x25, #8]
  40b0c8:	cbz	w8, 40b100 <printf@plt+0x9c00>
  40b0cc:	mov	x0, x25
  40b0d0:	bl	411bf8 <_ZdlPvm@@Base+0xa10>
  40b0d4:	mov	x27, x0
  40b0d8:	mov	w0, #0x48                  	// #72
  40b0dc:	bl	411138 <_Znwm@@Base>
  40b0e0:	mov	x25, x0
  40b0e4:	mov	w8, #0xffffffff            	// #-1
  40b0e8:	mov	x9, #0xffffffffffffffff    	// #-1
  40b0ec:	tbnz	w26, #31, 40b364 <printf@plt+0x9e64>
  40b0f0:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40b0f4:	stp	x24, x27, [x25, #56]
  40b0f8:	add	x10, x10, #0x280
  40b0fc:	b	40b370 <printf@plt+0x9e70>
  40b100:	mov	w0, #0x40                  	// #64
  40b104:	bl	411138 <_Znwm@@Base>
  40b108:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40b10c:	mov	x25, x0
  40b110:	mov	w8, #0xffffffff            	// #-1
  40b114:	mov	x9, #0xffffffffffffffff    	// #-1
  40b118:	str	x24, [x0, #56]
  40b11c:	add	x10, x10, #0xbd8
  40b120:	b	40b1d0 <printf@plt+0x9cd0>
  40b124:	ldr	w8, [x25, #8]
  40b128:	cbz	w8, 40b13c <printf@plt+0x9c3c>
  40b12c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40b130:	add	x1, x1, #0xb26
  40b134:	mov	w0, #0x605                 	// #1541
  40b138:	bl	40f604 <printf@plt+0xe104>
  40b13c:	mov	x0, x21
  40b140:	mov	w1, w20
  40b144:	mov	w2, w19
  40b148:	bl	40a76c <printf@plt+0x926c>
  40b14c:	b	40b274 <printf@plt+0x9d74>
  40b150:	ldr	w8, [x25, #8]
  40b154:	cbz	w8, 40adc0 <printf@plt+0x98c0>
  40b158:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40b15c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2e18>
  40b160:	add	x3, x3, #0x8
  40b164:	add	x2, x2, #0x11d
  40b168:	mov	x0, x23
  40b16c:	mov	w1, w22
  40b170:	mov	x4, x3
  40b174:	mov	x5, x3
  40b178:	bl	40fe70 <printf@plt+0xe970>
  40b17c:	b	40adc0 <printf@plt+0x98c0>
  40b180:	ldr	w8, [x25, #8]
  40b184:	cbz	w8, 40b1ac <printf@plt+0x9cac>
  40b188:	adrp	x3, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40b18c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2e18>
  40b190:	add	x3, x3, #0x8
  40b194:	add	x2, x2, #0x149
  40b198:	mov	x0, x23
  40b19c:	mov	w1, w22
  40b1a0:	mov	x4, x3
  40b1a4:	mov	x5, x3
  40b1a8:	bl	40fe70 <printf@plt+0xe970>
  40b1ac:	mov	w0, #0x48                  	// #72
  40b1b0:	bl	411138 <_Znwm@@Base>
  40b1b4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40b1b8:	mov	x25, x0
  40b1bc:	mov	w8, #0xffffffff            	// #-1
  40b1c0:	mov	x9, #0xffffffffffffffff    	// #-1
  40b1c4:	str	x24, [x0, #56]
  40b1c8:	strh	wzr, [x0, #64]
  40b1cc:	add	x10, x10, #0x408
  40b1d0:	str	w8, [x0, #16]
  40b1d4:	stp	xzr, x9, [x0, #24]
  40b1d8:	stp	x9, x21, [x0, #40]
  40b1dc:	stp	x10, xzr, [x0]
  40b1e0:	ldr	x8, [x21, #56]
  40b1e4:	ldr	x8, [x8, w20, sxtw #3]
  40b1e8:	ldr	x8, [x8, w19, sxtw #3]
  40b1ec:	cbz	x8, 40b240 <printf@plt+0x9d40>
  40b1f0:	add	w1, w20, #0x1
  40b1f4:	add	x0, sp, #0x10
  40b1f8:	bl	40fbac <printf@plt+0xe6ac>
  40b1fc:	add	w1, w19, #0x1
  40b200:	mov	x0, sp
  40b204:	bl	40fbac <printf@plt+0xe6ac>
  40b208:	adrp	x2, 414000 <_ZdlPvm@@Base+0x2e18>
  40b20c:	adrp	x5, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40b210:	add	x2, x2, #0x175
  40b214:	add	x5, x5, #0x8
  40b218:	add	x3, sp, #0x10
  40b21c:	mov	x4, sp
  40b220:	mov	x0, x23
  40b224:	mov	w1, w22
  40b228:	bl	40fe70 <printf@plt+0xe970>
  40b22c:	ldr	x8, [x25]
  40b230:	mov	x0, x25
  40b234:	ldr	x8, [x8, #8]
  40b238:	blr	x8
  40b23c:	b	40b274 <printf@plt+0x9d74>
  40b240:	str	w22, [x25, #16]
  40b244:	str	x23, [x25, #24]
  40b248:	stp	w20, w20, [x25, #32]
  40b24c:	stp	w19, w19, [x25, #40]
  40b250:	ldr	x8, [x21, #48]
  40b254:	add	x10, x25, #0x8
  40b258:	sxtw	x9, w20
  40b25c:	str	x25, [x8]
  40b260:	ldr	x8, [x21, #56]
  40b264:	str	x10, [x21, #48]
  40b268:	ldr	x8, [x8, x9, lsl #3]
  40b26c:	sxtw	x9, w19
  40b270:	str	x25, [x8, x9, lsl #3]
  40b274:	ldp	x20, x19, [sp, #112]
  40b278:	ldp	x22, x21, [sp, #96]
  40b27c:	ldp	x24, x23, [sp, #80]
  40b280:	ldp	x26, x25, [sp, #64]
  40b284:	ldr	x27, [sp, #48]
  40b288:	ldp	x29, x30, [sp, #32]
  40b28c:	add	sp, sp, #0x80
  40b290:	ret
  40b294:	ldr	w8, [x25, #8]
  40b298:	ldr	x9, [x25]
  40b29c:	add	x0, sp, #0x10
  40b2a0:	sub	w2, w8, #0x2
  40b2a4:	add	x1, x9, #0x2
  40b2a8:	bl	4111fc <_ZdlPvm@@Base+0x14>
  40b2ac:	add	x0, sp, #0x10
  40b2b0:	bl	411bf8 <_ZdlPvm@@Base+0xa10>
  40b2b4:	mov	x26, x0
  40b2b8:	add	x0, sp, #0x10
  40b2bc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40b2c0:	mov	w0, #0x48                  	// #72
  40b2c4:	bl	411138 <_Znwm@@Base>
  40b2c8:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40b2cc:	mov	x25, x0
  40b2d0:	mov	w8, #0xffffffff            	// #-1
  40b2d4:	mov	x9, #0xffffffffffffffff    	// #-1
  40b2d8:	stp	x24, x26, [x0, #56]
  40b2dc:	add	x10, x10, #0xce8
  40b2e0:	b	40b1d0 <printf@plt+0x9cd0>
  40b2e4:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40b2e8:	stp	x24, x27, [x25, #56]
  40b2ec:	add	x10, x10, #0xdf8
  40b2f0:	b	40b370 <printf@plt+0x9e70>
  40b2f4:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40b2f8:	stp	x24, x27, [x25, #56]
  40b2fc:	add	x10, x10, #0xf08
  40b300:	b	40b370 <printf@plt+0x9e70>
  40b304:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40b308:	stp	x24, x27, [x25, #56]
  40b30c:	add	x10, x10, #0xe80
  40b310:	b	40b370 <printf@plt+0x9e70>
  40b314:	ldrb	w1, [x21, #14]
  40b318:	add	x2, x21, #0xc
  40b31c:	mov	x0, x27
  40b320:	bl	40aa9c <printf@plt+0x959c>
  40b324:	tbnz	w0, #31, 40b384 <printf@plt+0x9e84>
  40b328:	mov	w26, w0
  40b32c:	mov	w0, #0x50                  	// #80
  40b330:	bl	411138 <_Znwm@@Base>
  40b334:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40b338:	mov	x25, x0
  40b33c:	mov	w8, #0xffffffff            	// #-1
  40b340:	mov	x9, #0xffffffffffffffff    	// #-1
  40b344:	add	x10, x10, #0xf90
  40b348:	stp	x24, x27, [x0, #56]
  40b34c:	str	w8, [x0, #16]
  40b350:	stp	xzr, x9, [x0, #24]
  40b354:	stp	x9, x21, [x0, #40]
  40b358:	stp	x10, xzr, [x0]
  40b35c:	str	w26, [x0, #72]
  40b360:	b	40b1e0 <printf@plt+0x9ce0>
  40b364:	adrp	x10, 413000 <_ZdlPvm@@Base+0x1e18>
  40b368:	stp	x24, x27, [x25, #56]
  40b36c:	add	x10, x10, #0x18
  40b370:	str	w8, [x25, #16]
  40b374:	stp	xzr, x9, [x25, #24]
  40b378:	stp	x9, x21, [x25, #40]
  40b37c:	stp	x10, xzr, [x25]
  40b380:	b	40b1e0 <printf@plt+0x9ce0>
  40b384:	mov	w0, #0x48                  	// #72
  40b388:	bl	411138 <_Znwm@@Base>
  40b38c:	adrp	x10, 412000 <_ZdlPvm@@Base+0xe18>
  40b390:	mov	x25, x0
  40b394:	mov	w8, #0xffffffff            	// #-1
  40b398:	mov	x9, #0xffffffffffffffff    	// #-1
  40b39c:	stp	x24, x27, [x0, #56]
  40b3a0:	add	x10, x10, #0xf08
  40b3a4:	b	40b1d0 <printf@plt+0x9cd0>
  40b3a8:	mov	x19, x0
  40b3ac:	add	x0, sp, #0x10
  40b3b0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40b3b4:	mov	x0, x19
  40b3b8:	bl	4014a0 <_Unwind_Resume@plt>
  40b3bc:	stp	x29, x30, [sp, #-48]!
  40b3c0:	str	x21, [sp, #16]
  40b3c4:	stp	x20, x19, [sp, #32]
  40b3c8:	mov	x29, sp
  40b3cc:	mov	x19, x2
  40b3d0:	mov	w21, w1
  40b3d4:	mov	x20, x0
  40b3d8:	bl	40a570 <printf@plt+0x9070>
  40b3dc:	ldr	w8, [x20, #4]
  40b3e0:	tbnz	w8, #31, 40b40c <printf@plt+0x9f0c>
  40b3e4:	mov	x8, xzr
  40b3e8:	sxtw	x9, w21
  40b3ec:	ldr	x10, [x20, #64]
  40b3f0:	ldrb	w11, [x19, x8]
  40b3f4:	ldr	x10, [x10, x9, lsl #3]
  40b3f8:	strb	w11, [x10, x8]
  40b3fc:	ldrsw	x10, [x20, #4]
  40b400:	cmp	x8, x10
  40b404:	add	x8, x8, #0x1
  40b408:	b.lt	40b3ec <printf@plt+0x9eec>  // b.tstop
  40b40c:	ldp	x20, x19, [sp, #32]
  40b410:	ldr	x21, [sp, #16]
  40b414:	ldp	x29, x30, [sp], #48
  40b418:	ret
  40b41c:	stp	x29, x30, [sp, #-64]!
  40b420:	str	x23, [sp, #16]
  40b424:	stp	x22, x21, [sp, #32]
  40b428:	stp	x20, x19, [sp, #48]
  40b42c:	mov	x29, sp
  40b430:	ldr	x21, [x0, #40]
  40b434:	cbz	x21, 40b4bc <printf@plt+0x9fbc>
  40b438:	adrp	x20, 413000 <_ZdlPvm@@Base+0x1e18>
  40b43c:	mov	x19, x0
  40b440:	add	x20, x20, #0xb26
  40b444:	b	40b450 <printf@plt+0x9f50>
  40b448:	ldr	x21, [x21, #8]
  40b44c:	cbz	x21, 40b4bc <printf@plt+0x9fbc>
  40b450:	ldp	w22, w8, [x21, #32]
  40b454:	sxtw	x22, w22
  40b458:	cmp	w22, w8
  40b45c:	b.gt	40b448 <printf@plt+0x9f48>
  40b460:	ldr	w8, [x21, #44]
  40b464:	b	40b478 <printf@plt+0x9f78>
  40b468:	ldrsw	x9, [x21, #36]
  40b46c:	cmp	x22, x9
  40b470:	add	x22, x22, #0x1
  40b474:	b.ge	40b448 <printf@plt+0x9f48>  // b.tcont
  40b478:	ldrsw	x23, [x21, #40]
  40b47c:	cmp	w23, w8
  40b480:	b.le	40b494 <printf@plt+0x9f94>
  40b484:	b	40b468 <printf@plt+0x9f68>
  40b488:	cmp	x23, w8, sxtw
  40b48c:	add	x23, x23, #0x1
  40b490:	b.ge	40b468 <printf@plt+0x9f68>  // b.tcont
  40b494:	ldr	x9, [x19, #56]
  40b498:	ldr	x9, [x9, x22, lsl #3]
  40b49c:	ldr	x9, [x9, x23, lsl #3]
  40b4a0:	cmp	x9, x21
  40b4a4:	b.eq	40b488 <printf@plt+0x9f88>  // b.none
  40b4a8:	mov	w0, #0x67e                 	// #1662
  40b4ac:	mov	x1, x20
  40b4b0:	bl	40f604 <printf@plt+0xe104>
  40b4b4:	ldr	w8, [x21, #44]
  40b4b8:	b	40b488 <printf@plt+0x9f88>
  40b4bc:	ldp	x20, x19, [sp, #48]
  40b4c0:	ldp	x22, x21, [sp, #32]
  40b4c4:	ldr	x23, [sp, #16]
  40b4c8:	ldp	x29, x30, [sp], #64
  40b4cc:	ret
  40b4d0:	stp	x29, x30, [sp, #-64]!
  40b4d4:	str	x23, [sp, #16]
  40b4d8:	stp	x22, x21, [sp, #32]
  40b4dc:	stp	x20, x19, [sp, #48]
  40b4e0:	mov	x29, sp
  40b4e4:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40b4e8:	mov	w9, #0x1                   	// #1
  40b4ec:	str	w9, [x8, #488]
  40b4f0:	ldr	x21, [x0, #40]
  40b4f4:	mov	x19, x0
  40b4f8:	cbz	x21, 40b57c <printf@plt+0xa07c>
  40b4fc:	adrp	x20, 413000 <_ZdlPvm@@Base+0x1e18>
  40b500:	add	x20, x20, #0xb26
  40b504:	b	40b510 <printf@plt+0xa010>
  40b508:	ldr	x21, [x21, #8]
  40b50c:	cbz	x21, 40b57c <printf@plt+0xa07c>
  40b510:	ldp	w22, w9, [x21, #32]
  40b514:	sxtw	x22, w22
  40b518:	cmp	w22, w9
  40b51c:	b.gt	40b508 <printf@plt+0xa008>
  40b520:	ldr	w8, [x21, #44]
  40b524:	b	40b538 <printf@plt+0xa038>
  40b528:	ldr	w9, [x21, #36]
  40b52c:	cmp	x22, w9, sxtw
  40b530:	add	x22, x22, #0x1
  40b534:	b.ge	40b508 <printf@plt+0xa008>  // b.tcont
  40b538:	ldrsw	x23, [x21, #40]
  40b53c:	cmp	w23, w8
  40b540:	b.le	40b554 <printf@plt+0xa054>
  40b544:	b	40b52c <printf@plt+0xa02c>
  40b548:	cmp	x23, w8, sxtw
  40b54c:	add	x23, x23, #0x1
  40b550:	b.ge	40b528 <printf@plt+0xa028>  // b.tcont
  40b554:	ldr	x9, [x19, #56]
  40b558:	ldr	x9, [x9, x22, lsl #3]
  40b55c:	ldr	x9, [x9, x23, lsl #3]
  40b560:	cmp	x9, x21
  40b564:	b.eq	40b548 <printf@plt+0xa048>  // b.none
  40b568:	mov	w0, #0x67e                 	// #1662
  40b56c:	mov	x1, x20
  40b570:	bl	40f604 <printf@plt+0xe104>
  40b574:	ldr	w8, [x21, #44]
  40b578:	b	40b548 <printf@plt+0xa048>
  40b57c:	mov	x0, x19
  40b580:	bl	40b64c <printf@plt+0xa14c>
  40b584:	mov	x0, x19
  40b588:	bl	40b798 <printf@plt+0xa298>
  40b58c:	mov	x0, x19
  40b590:	bl	40b8ec <printf@plt+0xa3ec>
  40b594:	ldrb	w8, [x19, #120]
  40b598:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  40b59c:	tbnz	w8, #0, 40b5b8 <printf@plt+0xa0b8>
  40b5a0:	ldr	x3, [x20, #432]
  40b5a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b5a8:	add	x0, x0, #0x197
  40b5ac:	mov	w1, #0x10                  	// #16
  40b5b0:	mov	w2, #0x1                   	// #1
  40b5b4:	bl	401490 <fwrite@plt>
  40b5b8:	ldr	x3, [x20, #432]
  40b5bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b5c0:	add	x0, x0, #0x1a8
  40b5c4:	mov	w1, #0x39                  	// #57
  40b5c8:	mov	w2, #0x1                   	// #1
  40b5cc:	bl	401490 <fwrite@plt>
  40b5d0:	ldrb	w8, [x19, #120]
  40b5d4:	tbnz	w8, #0, 40b5f0 <printf@plt+0xa0f0>
  40b5d8:	ldr	x3, [x20, #432]
  40b5dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40b5e0:	add	x0, x0, #0x1e6
  40b5e4:	mov	w1, #0x4                   	// #4
  40b5e8:	mov	w2, #0x1                   	// #1
  40b5ec:	bl	401490 <fwrite@plt>
  40b5f0:	mov	x0, x19
  40b5f4:	bl	40bd04 <printf@plt+0xa804>
  40b5f8:	mov	x0, x19
  40b5fc:	bl	40c248 <printf@plt+0xad48>
  40b600:	mov	x0, x19
  40b604:	bl	40c350 <printf@plt+0xae50>
  40b608:	ldr	w8, [x19]
  40b60c:	cmp	w8, #0x1
  40b610:	b.lt	40b634 <printf@plt+0xa134>  // b.tstop
  40b614:	mov	w20, wzr
  40b618:	mov	x0, x19
  40b61c:	mov	w1, w20
  40b620:	bl	40c4bc <printf@plt+0xafbc>
  40b624:	ldr	w8, [x19]
  40b628:	add	w20, w20, #0x1
  40b62c:	cmp	w20, w8
  40b630:	b.lt	40b618 <printf@plt+0xa118>  // b.tstop
  40b634:	mov	x0, x19
  40b638:	ldp	x20, x19, [sp, #48]
  40b63c:	ldp	x22, x21, [sp, #32]
  40b640:	ldr	x23, [sp, #16]
  40b644:	ldp	x29, x30, [sp], #64
  40b648:	b	40d0b4 <printf@plt+0xbbb4>
  40b64c:	sub	sp, sp, #0x30
  40b650:	stp	x29, x30, [sp, #16]
  40b654:	stp	x20, x19, [sp, #32]
  40b658:	add	x29, sp, #0x10
  40b65c:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  40b660:	ldr	x3, [x20, #432]
  40b664:	mov	x19, x0
  40b668:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b66c:	add	x0, x0, #0x1e2
  40b670:	mov	w1, #0x13                  	// #19
  40b674:	mov	w2, #0x1                   	// #1
  40b678:	bl	401490 <fwrite@plt>
  40b67c:	ldr	w0, [x19, #8]
  40b680:	cmp	w0, #0x1
  40b684:	b.lt	40b760 <printf@plt+0xa260>  // b.tstop
  40b688:	mov	x8, sp
  40b68c:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40b690:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40b694:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b698:	add	x2, x2, #0x1d8
  40b69c:	add	x0, x0, #0x1f6
  40b6a0:	mov	x1, sp
  40b6a4:	mov	x3, x2
  40b6a8:	mov	x4, x2
  40b6ac:	mov	x5, x2
  40b6b0:	bl	405e4c <printf@plt+0x494c>
  40b6b4:	mov	x0, sp
  40b6b8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40b6bc:	ldrb	w8, [x19, #120]
  40b6c0:	tbnz	w8, #0, 40b6dc <printf@plt+0xa1dc>
  40b6c4:	ldr	x3, [x20, #432]
  40b6c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b6cc:	add	x0, x0, #0x214
  40b6d0:	mov	w1, #0x12                  	// #18
  40b6d4:	mov	w2, #0x1                   	// #1
  40b6d8:	bl	401490 <fwrite@plt>
  40b6dc:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40b6e0:	ldr	w8, [x8, #456]
  40b6e4:	cbz	w8, 40b700 <printf@plt+0xa200>
  40b6e8:	ldr	x3, [x20, #432]
  40b6ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b6f0:	add	x0, x0, #0x227
  40b6f4:	mov	w1, #0xa                   	// #10
  40b6f8:	mov	w2, #0x1                   	// #1
  40b6fc:	bl	401490 <fwrite@plt>
  40b700:	ldr	x3, [x20, #432]
  40b704:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b708:	add	x0, x0, #0x232
  40b70c:	mov	w1, #0x2ea                 	// #746
  40b710:	mov	w2, #0x1                   	// #1
  40b714:	bl	401490 <fwrite@plt>
  40b718:	ldrb	w8, [x19, #120]
  40b71c:	tbnz	w8, #5, 40b738 <printf@plt+0xa238>
  40b720:	ldr	x3, [x20, #432]
  40b724:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b728:	add	x0, x0, #0x51d
  40b72c:	mov	w1, #0x374                 	// #884
  40b730:	mov	w2, #0x1                   	// #1
  40b734:	bl	401490 <fwrite@plt>
  40b738:	ldr	x3, [x20, #432]
  40b73c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b740:	add	x0, x0, #0x892
  40b744:	mov	w1, #0xe                   	// #14
  40b748:	mov	w2, #0x1                   	// #1
  40b74c:	bl	401490 <fwrite@plt>
  40b750:	ldp	x20, x19, [sp, #32]
  40b754:	ldp	x29, x30, [sp, #16]
  40b758:	add	sp, sp, #0x30
  40b75c:	ret
  40b760:	ldr	x3, [x20, #432]
  40b764:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b768:	add	x0, x0, #0x203
  40b76c:	mov	w1, #0x10                  	// #16
  40b770:	mov	w2, #0x1                   	// #1
  40b774:	bl	401490 <fwrite@plt>
  40b778:	ldrb	w8, [x19, #120]
  40b77c:	tbz	w8, #0, 40b6c4 <printf@plt+0xa1c4>
  40b780:	b	40b6dc <printf@plt+0xa1dc>
  40b784:	mov	x19, x0
  40b788:	mov	x0, sp
  40b78c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40b790:	mov	x0, x19
  40b794:	bl	4014a0 <_Unwind_Resume@plt>
  40b798:	stp	x29, x30, [sp, #-96]!
  40b79c:	str	x27, [sp, #16]
  40b7a0:	stp	x26, x25, [sp, #32]
  40b7a4:	stp	x24, x23, [sp, #48]
  40b7a8:	stp	x22, x21, [sp, #64]
  40b7ac:	stp	x20, x19, [sp, #80]
  40b7b0:	mov	x29, sp
  40b7b4:	ldrsw	x20, [x0]
  40b7b8:	mov	x19, x0
  40b7bc:	mov	x0, x20
  40b7c0:	bl	401230 <_Znam@plt>
  40b7c4:	cmp	w20, #0x1
  40b7c8:	str	x0, [x19, #72]
  40b7cc:	b.lt	40b8d0 <printf@plt+0xa3d0>  // b.tstop
  40b7d0:	adrp	x20, 413000 <_ZdlPvm@@Base+0x1e18>
  40b7d4:	adrp	x25, 412000 <_ZdlPvm@@Base+0xe18>
  40b7d8:	mov	x22, xzr
  40b7dc:	mov	w23, #0x1                   	// #1
  40b7e0:	mov	w24, #0x2                   	// #2
  40b7e4:	add	x20, x20, #0xb26
  40b7e8:	add	x25, x25, #0xabe
  40b7ec:	b	40b80c <printf@plt+0xa30c>
  40b7f0:	cbz	w27, 40b8b0 <printf@plt+0xa3b0>
  40b7f4:	ldr	x8, [x19, #72]
  40b7f8:	strb	w24, [x8, x22]
  40b7fc:	ldrsw	x8, [x19]
  40b800:	add	x22, x22, #0x1
  40b804:	cmp	x22, x8
  40b808:	b.ge	40b8d0 <printf@plt+0xa3d0>  // b.tcont
  40b80c:	ldr	w8, [x19, #4]
  40b810:	cmp	w8, #0x1
  40b814:	b.lt	40b8a0 <printf@plt+0xa3a0>  // b.tstop
  40b818:	mov	w9, wzr
  40b81c:	mov	w27, wzr
  40b820:	mov	w26, wzr
  40b824:	b	40b848 <printf@plt+0xa348>
  40b828:	mov	w0, #0x6b2                 	// #1714
  40b82c:	mov	x1, x20
  40b830:	bl	40f604 <printf@plt+0xe104>
  40b834:	ldr	w9, [x21, #44]
  40b838:	ldr	w8, [x19, #4]
  40b83c:	add	w9, w9, #0x1
  40b840:	cmp	w9, w8
  40b844:	b.ge	40b7f0 <printf@plt+0xa2f0>  // b.tcont
  40b848:	ldr	x10, [x19, #56]
  40b84c:	ldr	x10, [x10, x22, lsl #3]
  40b850:	ldr	x21, [x10, w9, sxtw #3]
  40b854:	cbz	x21, 40b83c <printf@plt+0xa33c>
  40b858:	ldp	w8, w9, [x21, #32]
  40b85c:	cmp	w8, w9
  40b860:	b.ne	40b834 <printf@plt+0xa334>  // b.any
  40b864:	ldr	x8, [x21]
  40b868:	mov	x0, x21
  40b86c:	ldr	x8, [x8, #80]
  40b870:	blr	x8
  40b874:	add	w8, w0, #0x1
  40b878:	cmp	w8, #0x3
  40b87c:	b.hi	40b828 <printf@plt+0xa328>  // b.pmore
  40b880:	adr	x9, 40b834 <printf@plt+0xa334>
  40b884:	ldrb	w10, [x25, x8]
  40b888:	add	x9, x9, x10, lsl #2
  40b88c:	br	x9
  40b890:	mov	w26, #0x1                   	// #1
  40b894:	b	40b834 <printf@plt+0xa334>
  40b898:	mov	w27, #0x1                   	// #1
  40b89c:	b	40b834 <printf@plt+0xa334>
  40b8a0:	ldr	x8, [x19, #72]
  40b8a4:	add	x8, x8, x22
  40b8a8:	strb	wzr, [x8]
  40b8ac:	b	40b7fc <printf@plt+0xa2fc>
  40b8b0:	ldr	x8, [x19, #72]
  40b8b4:	add	x8, x8, x22
  40b8b8:	cbz	w26, 40b8a8 <printf@plt+0xa3a8>
  40b8bc:	strb	w23, [x8]
  40b8c0:	b	40b7fc <printf@plt+0xa2fc>
  40b8c4:	ldr	x8, [x19, #72]
  40b8c8:	strb	wzr, [x8, x22]
  40b8cc:	b	40b7fc <printf@plt+0xa2fc>
  40b8d0:	ldp	x20, x19, [sp, #80]
  40b8d4:	ldp	x22, x21, [sp, #64]
  40b8d8:	ldp	x24, x23, [sp, #48]
  40b8dc:	ldp	x26, x25, [sp, #32]
  40b8e0:	ldr	x27, [sp, #16]
  40b8e4:	ldp	x29, x30, [sp], #96
  40b8e8:	ret
  40b8ec:	sub	sp, sp, #0x60
  40b8f0:	stp	x29, x30, [sp, #16]
  40b8f4:	str	x25, [sp, #32]
  40b8f8:	stp	x24, x23, [sp, #48]
  40b8fc:	stp	x22, x21, [sp, #64]
  40b900:	stp	x20, x19, [sp, #80]
  40b904:	add	x29, sp, #0x10
  40b908:	mov	x19, x0
  40b90c:	bl	40dcd8 <printf@plt+0xc7d8>
  40b910:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40b914:	ldr	x3, [x8, #432]
  40b918:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40b91c:	add	x0, x0, #0xcaf
  40b920:	mov	w1, #0xc                   	// #12
  40b924:	mov	w2, #0x1                   	// #1
  40b928:	bl	401490 <fwrite@plt>
  40b92c:	ldr	w8, [x19, #4]
  40b930:	cmp	w8, #0x1
  40b934:	b.lt	40b9dc <printf@plt+0xa4dc>  // b.tstop
  40b938:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40b93c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  40b940:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40b944:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40b948:	mov	x25, xzr
  40b94c:	mov	x20, xzr
  40b950:	add	x21, x21, #0x23a
  40b954:	add	x22, x22, #0x8bf
  40b958:	add	x23, x23, #0xcbc
  40b95c:	add	x24, x24, #0x1d8
  40b960:	b	40b980 <printf@plt+0xa480>
  40b964:	mov	x0, sp
  40b968:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40b96c:	ldrsw	x8, [x19, #4]
  40b970:	add	x20, x20, #0x1
  40b974:	add	x25, x25, #0x10
  40b978:	cmp	x20, x8
  40b97c:	b.ge	40b9dc <printf@plt+0xa4dc>  // b.tcont
  40b980:	mov	w0, w20
  40b984:	mov	w1, w20
  40b988:	bl	40d2f4 <printf@plt+0xbdf4>
  40b98c:	ldr	x8, [x19, #80]
  40b990:	add	x8, x8, x25
  40b994:	ldr	w8, [x8, #8]
  40b998:	cbz	w8, 40b96c <printf@plt+0xa46c>
  40b99c:	mov	x0, x21
  40b9a0:	mov	x1, x22
  40b9a4:	mov	w2, w20
  40b9a8:	bl	401340 <sprintf@plt>
  40b9ac:	mov	x0, sp
  40b9b0:	mov	x1, x21
  40b9b4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40b9b8:	ldr	x8, [x19, #80]
  40b9bc:	add	x2, x8, x25
  40b9c0:	mov	x1, sp
  40b9c4:	mov	x0, x23
  40b9c8:	mov	x3, x24
  40b9cc:	mov	x4, x24
  40b9d0:	mov	x5, x24
  40b9d4:	bl	405e4c <printf@plt+0x494c>
  40b9d8:	b	40b964 <printf@plt+0xa464>
  40b9dc:	ldr	x20, [x19, #32]
  40b9e0:	cbz	x20, 40b9f4 <printf@plt+0xa4f4>
  40b9e4:	ldp	w0, w1, [x20, #8]
  40b9e8:	bl	40d2f4 <printf@plt+0xbdf4>
  40b9ec:	ldr	x20, [x20]
  40b9f0:	cbnz	x20, 40b9e4 <printf@plt+0xa4e4>
  40b9f4:	ldr	x20, [x19, #40]
  40b9f8:	cbnz	x20, 40baf0 <printf@plt+0xa5f0>
  40b9fc:	ldr	w8, [x19, #4]
  40ba00:	cmp	w8, #0x1
  40ba04:	b.lt	40ba28 <printf@plt+0xa528>  // b.tstop
  40ba08:	mov	w20, wzr
  40ba0c:	mov	w0, w20
  40ba10:	mov	w1, w20
  40ba14:	bl	40d4ec <printf@plt+0xbfec>
  40ba18:	ldr	w8, [x19, #4]
  40ba1c:	add	w20, w20, #0x1
  40ba20:	cmp	w20, w8
  40ba24:	b.lt	40ba0c <printf@plt+0xa50c>  // b.tstop
  40ba28:	ldr	x20, [x19, #32]
  40ba2c:	cbz	x20, 40ba40 <printf@plt+0xa540>
  40ba30:	ldp	w0, w1, [x20, #8]
  40ba34:	bl	40d4ec <printf@plt+0xbfec>
  40ba38:	ldr	x20, [x20]
  40ba3c:	cbnz	x20, 40ba30 <printf@plt+0xa530>
  40ba40:	mov	x0, x19
  40ba44:	bl	40e918 <printf@plt+0xd418>
  40ba48:	ldr	x20, [x19, #32]
  40ba4c:	cbz	x20, 40ba64 <printf@plt+0xa564>
  40ba50:	ldp	w1, w2, [x20, #8]
  40ba54:	mov	x0, x19
  40ba58:	bl	40d6e4 <printf@plt+0xc1e4>
  40ba5c:	ldr	x20, [x20]
  40ba60:	cbnz	x20, 40ba50 <printf@plt+0xa550>
  40ba64:	ldrb	w8, [x19, #120]
  40ba68:	tst	w8, #0x1c
  40ba6c:	b.eq	40bbb8 <printf@plt+0xa6b8>  // b.none
  40ba70:	movi	v0.2s, #0x1
  40ba74:	str	d0, [x19, #104]
  40ba78:	ldp	w8, w9, [x19, #104]
  40ba7c:	ldrsw	x11, [x19, #4]
  40ba80:	add	w8, w9, w8
  40ba84:	cmp	w11, #0x1
  40ba88:	str	w8, [x19, #112]
  40ba8c:	b.le	40bab4 <printf@plt+0xa5b4>
  40ba90:	ldr	x10, [x19, #88]
  40ba94:	mov	x9, xzr
  40ba98:	sub	x11, x11, #0x1
  40ba9c:	ldr	w12, [x10, x9, lsl #2]
  40baa0:	add	x9, x9, #0x1
  40baa4:	cmp	x9, x11
  40baa8:	add	w8, w12, w8
  40baac:	str	w8, [x19, #112]
  40bab0:	b.lt	40ba9c <printf@plt+0xa59c>  // b.tstop
  40bab4:	ldr	x20, [x19, #32]
  40bab8:	cbz	x20, 40bad4 <printf@plt+0xa5d4>
  40babc:	ldp	w1, w2, [x20, #8]
  40bac0:	mov	x0, x19
  40bac4:	mov	w3, wzr
  40bac8:	bl	40dac0 <printf@plt+0xc5c0>
  40bacc:	ldr	x20, [x20]
  40bad0:	cbnz	x20, 40babc <printf@plt+0xa5bc>
  40bad4:	ldr	x20, [x19, #40]
  40bad8:	cbz	x20, 40bc00 <printf@plt+0xa700>
  40badc:	mov	w22, wzr
  40bae0:	mov	w21, wzr
  40bae4:	b	40bb20 <printf@plt+0xa620>
  40bae8:	ldr	x20, [x20, #8]
  40baec:	cbz	x20, 40b9fc <printf@plt+0xa4fc>
  40baf0:	ldr	x8, [x20, #56]
  40baf4:	ldrb	w8, [x8, #44]
  40baf8:	cbnz	w8, 40bae8 <printf@plt+0xa5e8>
  40bafc:	ldr	x8, [x20]
  40bb00:	mov	x0, x20
  40bb04:	ldr	x8, [x8, #24]
  40bb08:	blr	x8
  40bb0c:	b	40bae8 <printf@plt+0xa5e8>
  40bb10:	cmp	w11, #0x0
  40bb14:	cset	w22, ne  // ne = any
  40bb18:	ldr	x20, [x20, #8]
  40bb1c:	cbz	x20, 40bb88 <printf@plt+0xa688>
  40bb20:	ldr	w1, [x19, #4]
  40bb24:	ldrb	w8, [x19, #120]
  40bb28:	ldr	x2, [x19, #80]
  40bb2c:	tbnz	w8, #1, 40bb38 <printf@plt+0xa638>
  40bb30:	mov	x3, xzr
  40bb34:	b	40bb3c <printf@plt+0xa63c>
  40bb38:	ldr	x3, [x19, #88]
  40bb3c:	ldr	x8, [x20]
  40bb40:	mov	x0, x20
  40bb44:	mov	w4, wzr
  40bb48:	ldr	x8, [x8, #16]
  40bb4c:	blr	x8
  40bb50:	cbz	w0, 40bb18 <printf@plt+0xa618>
  40bb54:	ldpsw	x9, x8, [x20, #40]
  40bb58:	cmp	w8, w9
  40bb5c:	csinc	w21, w21, wzr, le
  40bb60:	cmp	w9, w8
  40bb64:	b.gt	40bb18 <printf@plt+0xa618>
  40bb68:	cbnz	w22, 40bb18 <printf@plt+0xa618>
  40bb6c:	ldr	x10, [x19, #96]
  40bb70:	ldrb	w11, [x10, x9]
  40bb74:	cmp	x9, x8
  40bb78:	b.ge	40bb10 <printf@plt+0xa610>  // b.tcont
  40bb7c:	add	x9, x9, #0x1
  40bb80:	cbz	w11, 40bb70 <printf@plt+0xa670>
  40bb84:	b	40bb10 <printf@plt+0xa610>
  40bb88:	cbz	w22, 40bb94 <printf@plt+0xa694>
  40bb8c:	mov	x0, x19
  40bb90:	bl	40e918 <printf@plt+0xd418>
  40bb94:	cbz	w21, 40bc04 <printf@plt+0xa704>
  40bb98:	ldr	x20, [x19, #32]
  40bb9c:	cbz	x20, 40bc04 <printf@plt+0xa704>
  40bba0:	ldp	w1, w2, [x20, #8]
  40bba4:	mov	x0, x19
  40bba8:	bl	40d6e4 <printf@plt+0xc1e4>
  40bbac:	ldr	x20, [x20]
  40bbb0:	cbnz	x20, 40bba0 <printf@plt+0xa6a0>
  40bbb4:	b	40bc04 <printf@plt+0xa704>
  40bbb8:	ldr	w8, [x19]
  40bbbc:	cmp	w8, #0x1
  40bbc0:	b.lt	40ba78 <printf@plt+0xa578>  // b.tstop
  40bbc4:	ldr	x9, [x19, #64]
  40bbc8:	ldrsw	x10, [x19, #4]
  40bbcc:	mov	w11, #0x1                   	// #1
  40bbd0:	b	40bbe0 <printf@plt+0xa6e0>
  40bbd4:	subs	x8, x8, #0x1
  40bbd8:	add	x9, x9, #0x8
  40bbdc:	b.eq	40ba78 <printf@plt+0xa578>  // b.none
  40bbe0:	ldr	x12, [x9]
  40bbe4:	ldrb	w13, [x12]
  40bbe8:	cbz	w13, 40bbf0 <printf@plt+0xa6f0>
  40bbec:	str	w11, [x19, #104]
  40bbf0:	ldrb	w12, [x12, x10]
  40bbf4:	cbz	w12, 40bbd4 <printf@plt+0xa6d4>
  40bbf8:	str	w11, [x19, #108]
  40bbfc:	b	40bbd4 <printf@plt+0xa6d4>
  40bc00:	mov	w21, wzr
  40bc04:	mov	x0, x19
  40bc08:	bl	40de00 <printf@plt+0xc900>
  40bc0c:	ldrb	w8, [x19, #120]
  40bc10:	tbz	w8, #1, 40bc48 <printf@plt+0xa748>
  40bc14:	ldr	w8, [x19, #112]
  40bc18:	cbz	w8, 40bc48 <printf@plt+0xa748>
  40bc1c:	mov	x0, x19
  40bc20:	bl	40e1f8 <printf@plt+0xccf8>
  40bc24:	ldr	x20, [x19, #32]
  40bc28:	cbz	x20, 40bc90 <printf@plt+0xa790>
  40bc2c:	ldp	w1, w2, [x20, #8]
  40bc30:	mov	x0, x19
  40bc34:	mov	w3, wzr
  40bc38:	bl	40dac0 <printf@plt+0xc5c0>
  40bc3c:	ldr	x20, [x20]
  40bc40:	cbnz	x20, 40bc2c <printf@plt+0xa72c>
  40bc44:	b	40bc90 <printf@plt+0xa790>
  40bc48:	ldr	x20, [x19, #32]
  40bc4c:	cbz	x20, 40bc68 <printf@plt+0xa768>
  40bc50:	ldp	w1, w2, [x20, #8]
  40bc54:	mov	w3, #0x1                   	// #1
  40bc58:	mov	x0, x19
  40bc5c:	bl	40dac0 <printf@plt+0xc5c0>
  40bc60:	ldr	x20, [x20]
  40bc64:	cbnz	x20, 40bc50 <printf@plt+0xa750>
  40bc68:	ldr	x20, [x19, #40]
  40bc6c:	cbnz	x20, 40bcbc <printf@plt+0xa7bc>
  40bc70:	cbz	w21, 40bc90 <printf@plt+0xa790>
  40bc74:	ldr	x20, [x19, #32]
  40bc78:	cbz	x20, 40bc90 <printf@plt+0xa790>
  40bc7c:	ldp	w1, w2, [x20, #8]
  40bc80:	mov	x0, x19
  40bc84:	bl	40d6e4 <printf@plt+0xc1e4>
  40bc88:	ldr	x20, [x20]
  40bc8c:	cbnz	x20, 40bc7c <printf@plt+0xa77c>
  40bc90:	mov	x0, x19
  40bc94:	bl	40e3f8 <printf@plt+0xcef8>
  40bc98:	ldp	x20, x19, [sp, #80]
  40bc9c:	ldp	x22, x21, [sp, #64]
  40bca0:	ldp	x24, x23, [sp, #48]
  40bca4:	ldr	x25, [sp, #32]
  40bca8:	ldp	x29, x30, [sp, #16]
  40bcac:	add	sp, sp, #0x60
  40bcb0:	ret
  40bcb4:	ldr	x20, [x20, #8]
  40bcb8:	cbz	x20, 40bc70 <printf@plt+0xa770>
  40bcbc:	ldr	x8, [x20]
  40bcc0:	ldr	w1, [x19, #4]
  40bcc4:	ldr	x2, [x19, #80]
  40bcc8:	mov	w4, #0x1                   	// #1
  40bccc:	ldr	x8, [x8, #16]
  40bcd0:	mov	x0, x20
  40bcd4:	mov	x3, xzr
  40bcd8:	blr	x8
  40bcdc:	cbz	w0, 40bcb4 <printf@plt+0xa7b4>
  40bce0:	ldp	w9, w8, [x20, #40]
  40bce4:	cmp	w8, w9
  40bce8:	csinc	w21, w21, wzr, le
  40bcec:	b	40bcb4 <printf@plt+0xa7b4>
  40bcf0:	mov	x19, x0
  40bcf4:	mov	x0, sp
  40bcf8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40bcfc:	mov	x0, x19
  40bd00:	bl	4014a0 <_Unwind_Resume@plt>
  40bd04:	stp	x29, x30, [sp, #-80]!
  40bd08:	str	x25, [sp, #16]
  40bd0c:	stp	x24, x23, [sp, #32]
  40bd10:	stp	x22, x21, [sp, #48]
  40bd14:	stp	x20, x19, [sp, #64]
  40bd18:	mov	x29, sp
  40bd1c:	ldr	w8, [x0, #120]
  40bd20:	mov	x19, x0
  40bd24:	tbz	w8, #3, 40bea4 <printf@plt+0xa9a4>
  40bd28:	ldr	w9, [x19, #4]
  40bd2c:	cmp	w9, #0x2
  40bd30:	b.lt	40bea4 <printf@plt+0xa9a4>  // b.tstop
  40bd34:	adrp	x21, 413000 <_ZdlPvm@@Base+0x1e18>
  40bd38:	mov	w20, #0x1                   	// #1
  40bd3c:	add	x21, x21, #0xb26
  40bd40:	b	40bd54 <printf@plt+0xa854>
  40bd44:	ldrsw	x8, [x19, #4]
  40bd48:	add	x20, x20, #0x1
  40bd4c:	cmp	x20, x8
  40bd50:	b.ge	40bea0 <printf@plt+0xa9a0>  // b.tcont
  40bd54:	mov	w22, wzr
  40bd58:	b	40bd78 <printf@plt+0xa878>
  40bd5c:	sub	w2, w23, #0x1
  40bd60:	mov	x0, x19
  40bd64:	mov	w1, w22
  40bd68:	mov	w3, w20
  40bd6c:	mov	w4, wzr
  40bd70:	bl	40f0ac <printf@plt+0xdbac>
  40bd74:	mov	w22, w23
  40bd78:	ldr	w8, [x19]
  40bd7c:	cmp	w22, w8
  40bd80:	b.ge	40be0c <printf@plt+0xa90c>  // b.tcont
  40bd84:	sxtw	x22, w22
  40bd88:	tbnz	x22, #63, 40bd98 <printf@plt+0xa898>
  40bd8c:	ldrsw	x8, [x19, #4]
  40bd90:	cmp	x20, x8
  40bd94:	b.le	40bda8 <printf@plt+0xa8a8>
  40bd98:	mov	w0, #0xa84                 	// #2692
  40bd9c:	mov	x1, x21
  40bda0:	bl	40f604 <printf@plt+0xe104>
  40bda4:	ldr	w8, [x19, #4]
  40bda8:	cmp	x20, w8, uxtw
  40bdac:	b.eq	40be08 <printf@plt+0xa908>  // b.none
  40bdb0:	ldr	x8, [x19, #56]
  40bdb4:	ldr	x8, [x8, x22, lsl #3]
  40bdb8:	ldr	x0, [x8, x20, lsl #3]
  40bdbc:	cbz	x0, 40be08 <printf@plt+0xa908>
  40bdc0:	ldr	w8, [x0, #40]
  40bdc4:	cmp	x20, x8
  40bdc8:	b.eq	40be08 <printf@plt+0xa908>  // b.none
  40bdcc:	ldr	x8, [x0]
  40bdd0:	ldr	x8, [x8, #64]
  40bdd4:	blr	x8
  40bdd8:	cbnz	x0, 40be08 <printf@plt+0xa908>
  40bddc:	ldr	x8, [x19, #56]
  40bde0:	ldr	x8, [x8, x22, lsl #3]
  40bde4:	ldr	x0, [x8, x20, lsl #3]
  40bde8:	ldr	x8, [x0]
  40bdec:	ldr	x8, [x8, #56]
  40bdf0:	blr	x8
  40bdf4:	cbnz	x0, 40be08 <printf@plt+0xa908>
  40bdf8:	ldrsw	x8, [x19]
  40bdfc:	add	x22, x22, #0x1
  40be00:	cmp	x22, x8
  40be04:	b.lt	40bd88 <printf@plt+0xa888>  // b.tstop
  40be08:	ldr	w8, [x19]
  40be0c:	cmp	w22, w8
  40be10:	b.ge	40bd44 <printf@plt+0xa844>  // b.tcont
  40be14:	sxtw	x23, w22
  40be18:	b	40be2c <printf@plt+0xa92c>
  40be1c:	ldrsw	x8, [x19]
  40be20:	add	x23, x23, #0x1
  40be24:	cmp	x23, x8
  40be28:	b.ge	40bd5c <printf@plt+0xa85c>  // b.tcont
  40be2c:	tbnz	x23, #63, 40be3c <printf@plt+0xa93c>
  40be30:	ldrsw	x8, [x19, #4]
  40be34:	cmp	x20, x8
  40be38:	b.le	40be4c <printf@plt+0xa94c>
  40be3c:	mov	w0, #0xa84                 	// #2692
  40be40:	mov	x1, x21
  40be44:	bl	40f604 <printf@plt+0xe104>
  40be48:	ldr	w8, [x19, #4]
  40be4c:	cmp	x20, w8, uxtw
  40be50:	b.eq	40be1c <printf@plt+0xa91c>  // b.none
  40be54:	ldr	x8, [x19, #56]
  40be58:	ldr	x8, [x8, x23, lsl #3]
  40be5c:	ldr	x0, [x8, x20, lsl #3]
  40be60:	cbz	x0, 40be1c <printf@plt+0xa91c>
  40be64:	ldr	w8, [x0, #40]
  40be68:	cmp	x20, x8
  40be6c:	b.eq	40be1c <printf@plt+0xa91c>  // b.none
  40be70:	ldr	x8, [x0]
  40be74:	ldr	x8, [x8, #64]
  40be78:	blr	x8
  40be7c:	cbnz	x0, 40be1c <printf@plt+0xa91c>
  40be80:	ldr	x8, [x19, #56]
  40be84:	ldr	x8, [x8, x23, lsl #3]
  40be88:	ldr	x0, [x8, x20, lsl #3]
  40be8c:	ldr	x8, [x0]
  40be90:	ldr	x8, [x8, #56]
  40be94:	blr	x8
  40be98:	cbnz	x0, 40be1c <printf@plt+0xa91c>
  40be9c:	b	40bd5c <printf@plt+0xa85c>
  40bea0:	ldr	w8, [x19, #120]
  40bea4:	tst	w8, #0x1c
  40bea8:	b.eq	40bee0 <printf@plt+0xa9e0>  // b.none
  40beac:	ldr	w8, [x19]
  40beb0:	mov	x0, x19
  40beb4:	mov	w1, wzr
  40beb8:	mov	w3, wzr
  40bebc:	sub	w2, w8, #0x1
  40bec0:	mov	w4, wzr
  40bec4:	bl	40f0ac <printf@plt+0xdbac>
  40bec8:	ldp	w8, w3, [x19]
  40becc:	mov	x0, x19
  40bed0:	mov	w1, wzr
  40bed4:	mov	w4, wzr
  40bed8:	sub	w2, w8, #0x1
  40bedc:	bl	40f0ac <printf@plt+0xdbac>
  40bee0:	ldr	w9, [x19]
  40bee4:	cmp	w9, #0x1
  40bee8:	b.lt	40c150 <printf@plt+0xac50>  // b.tstop
  40beec:	ldr	w8, [x19, #4]
  40bef0:	adrp	x20, 413000 <_ZdlPvm@@Base+0x1e18>
  40bef4:	mov	x21, xzr
  40bef8:	add	x20, x20, #0xb26
  40befc:	b	40bf10 <printf@plt+0xaa10>
  40bf00:	ldr	w9, [x19]
  40bf04:	cmp	x24, w9, sxtw
  40bf08:	mov	x21, x24
  40bf0c:	b.ge	40c150 <printf@plt+0xac50>  // b.tcont
  40bf10:	add	x24, x21, #0x1
  40bf14:	tbnz	w8, #31, 40bf04 <printf@plt+0xaa04>
  40bf18:	mov	x22, xzr
  40bf1c:	b	40bf5c <printf@plt+0xaa5c>
  40bf20:	mov	w23, wzr
  40bf24:	ldr	x8, [x19, #64]
  40bf28:	mov	x0, x19
  40bf2c:	mov	w1, w23
  40bf30:	mov	w2, w21
  40bf34:	ldr	x8, [x8, x21, lsl #3]
  40bf38:	mov	w3, w22
  40bf3c:	ldrb	w8, [x8, x22]
  40bf40:	cmp	w8, #0x1
  40bf44:	cset	w4, hi  // hi = pmore
  40bf48:	bl	40f0ac <printf@plt+0xdbac>
  40bf4c:	ldrsw	x8, [x19, #4]
  40bf50:	cmp	x22, x8
  40bf54:	add	x22, x22, #0x1
  40bf58:	b.ge	40bf00 <printf@plt+0xaa00>  // b.tcont
  40bf5c:	ldr	x8, [x19, #64]
  40bf60:	ldr	x8, [x8, x21, lsl #3]
  40bf64:	ldrb	w8, [x8, x22]
  40bf68:	cbz	w8, 40bf4c <printf@plt+0xaa4c>
  40bf6c:	ldrsw	x8, [x19]
  40bf70:	cmp	x21, x8
  40bf74:	b.lt	40bf84 <printf@plt+0xaa84>  // b.tstop
  40bf78:	mov	w0, #0xa84                 	// #2692
  40bf7c:	mov	x1, x20
  40bf80:	bl	40f604 <printf@plt+0xe104>
  40bf84:	cbz	x22, 40bfdc <printf@plt+0xaadc>
  40bf88:	ldr	w8, [x19, #4]
  40bf8c:	cmp	x22, x8
  40bf90:	b.eq	40bfdc <printf@plt+0xaadc>  // b.none
  40bf94:	ldr	x8, [x19, #56]
  40bf98:	ldr	x8, [x8, x21, lsl #3]
  40bf9c:	ldr	x0, [x8, x22, lsl #3]
  40bfa0:	cbz	x0, 40bfdc <printf@plt+0xaadc>
  40bfa4:	ldr	w8, [x0, #40]
  40bfa8:	cmp	x22, x8
  40bfac:	b.eq	40bfdc <printf@plt+0xaadc>  // b.none
  40bfb0:	ldr	x8, [x0]
  40bfb4:	ldr	x8, [x8, #64]
  40bfb8:	blr	x8
  40bfbc:	cbnz	x0, 40bfdc <printf@plt+0xaadc>
  40bfc0:	ldr	x8, [x19, #56]
  40bfc4:	ldr	x8, [x8, x21, lsl #3]
  40bfc8:	ldr	x0, [x8, x22, lsl #3]
  40bfcc:	ldr	x8, [x0]
  40bfd0:	ldr	x8, [x8, #56]
  40bfd4:	blr	x8
  40bfd8:	cbz	x0, 40bf4c <printf@plt+0xaa4c>
  40bfdc:	ldrsw	x8, [x19]
  40bfe0:	sub	w9, w8, #0x1
  40bfe4:	cmp	x21, x9
  40bfe8:	b.eq	40c080 <printf@plt+0xab80>  // b.none
  40bfec:	ldr	x9, [x19, #64]
  40bff0:	ldr	x10, [x9, x24, lsl #3]
  40bff4:	ldr	x9, [x9, x21, lsl #3]
  40bff8:	ldrb	w10, [x10, x22]
  40bffc:	ldrb	w9, [x9, x22]
  40c000:	cmp	w10, w9
  40c004:	b.ne	40c080 <printf@plt+0xab80>  // b.any
  40c008:	cmp	x24, x8
  40c00c:	b.ge	40c01c <printf@plt+0xab1c>  // b.tcont
  40c010:	ldrsw	x8, [x19, #4]
  40c014:	cmp	x22, x8
  40c018:	b.le	40c028 <printf@plt+0xab28>
  40c01c:	mov	w0, #0xa84                 	// #2692
  40c020:	mov	x1, x20
  40c024:	bl	40f604 <printf@plt+0xe104>
  40c028:	cbz	x22, 40bf4c <printf@plt+0xaa4c>
  40c02c:	ldr	w8, [x19, #4]
  40c030:	cmp	x22, x8
  40c034:	b.eq	40bf4c <printf@plt+0xaa4c>  // b.none
  40c038:	ldr	x8, [x19, #56]
  40c03c:	ldr	x8, [x8, x24, lsl #3]
  40c040:	ldr	x0, [x8, x22, lsl #3]
  40c044:	cbz	x0, 40bf4c <printf@plt+0xaa4c>
  40c048:	ldr	w8, [x0, #40]
  40c04c:	cmp	x22, x8
  40c050:	b.eq	40bf4c <printf@plt+0xaa4c>  // b.none
  40c054:	ldr	x8, [x0]
  40c058:	ldr	x8, [x8, #64]
  40c05c:	blr	x8
  40c060:	cbnz	x0, 40bf4c <printf@plt+0xaa4c>
  40c064:	ldr	x8, [x19, #56]
  40c068:	ldr	x8, [x8, x24, lsl #3]
  40c06c:	ldr	x0, [x8, x22, lsl #3]
  40c070:	ldr	x8, [x0]
  40c074:	ldr	x8, [x8, #56]
  40c078:	blr	x8
  40c07c:	cbnz	x0, 40bf4c <printf@plt+0xaa4c>
  40c080:	mov	x25, x21
  40c084:	mov	x23, x25
  40c088:	subs	x25, x25, #0x1
  40c08c:	b.lt	40bf20 <printf@plt+0xaa20>  // b.tstop
  40c090:	ldr	x8, [x19, #64]
  40c094:	add	x9, x8, x23, lsl #3
  40c098:	ldur	x9, [x9, #-8]
  40c09c:	ldr	x8, [x8, x21, lsl #3]
  40c0a0:	ldrb	w9, [x9, x22]
  40c0a4:	ldrb	w8, [x8, x22]
  40c0a8:	cmp	w9, w8
  40c0ac:	b.ne	40bf24 <printf@plt+0xaa24>  // b.any
  40c0b0:	ldrsw	x8, [x19]
  40c0b4:	cmp	x23, x8
  40c0b8:	b.gt	40c0c8 <printf@plt+0xabc8>
  40c0bc:	ldrsw	x8, [x19, #4]
  40c0c0:	cmp	x22, x8
  40c0c4:	b.le	40c0d4 <printf@plt+0xabd4>
  40c0c8:	mov	w0, #0xa84                 	// #2692
  40c0cc:	mov	x1, x20
  40c0d0:	bl	40f604 <printf@plt+0xe104>
  40c0d4:	cbz	x22, 40c114 <printf@plt+0xac14>
  40c0d8:	ldr	w8, [x19, #4]
  40c0dc:	cmp	x22, x8
  40c0e0:	b.eq	40c114 <printf@plt+0xac14>  // b.none
  40c0e4:	ldr	x8, [x19, #56]
  40c0e8:	add	x8, x8, x23, lsl #3
  40c0ec:	ldur	x8, [x8, #-8]
  40c0f0:	ldr	x0, [x8, x22, lsl #3]
  40c0f4:	cbz	x0, 40c114 <printf@plt+0xac14>
  40c0f8:	ldr	w8, [x0, #40]
  40c0fc:	cmp	x22, x8
  40c100:	b.eq	40c114 <printf@plt+0xac14>  // b.none
  40c104:	ldr	x8, [x0]
  40c108:	ldr	x8, [x8, #64]
  40c10c:	blr	x8
  40c110:	cbz	x0, 40c120 <printf@plt+0xac20>
  40c114:	mov	w8, wzr
  40c118:	cbz	w8, 40c084 <printf@plt+0xab84>
  40c11c:	b	40c148 <printf@plt+0xac48>
  40c120:	ldr	x8, [x19, #56]
  40c124:	add	x8, x8, x23, lsl #3
  40c128:	ldur	x8, [x8, #-8]
  40c12c:	ldr	x0, [x8, x22, lsl #3]
  40c130:	ldr	x8, [x0]
  40c134:	ldr	x8, [x8, #56]
  40c138:	blr	x8
  40c13c:	cmp	x0, #0x0
  40c140:	cset	w8, eq  // eq = none
  40c144:	cbz	w8, 40c084 <printf@plt+0xab84>
  40c148:	add	w23, w25, #0x1
  40c14c:	b	40bf24 <printf@plt+0xaa24>
  40c150:	ldr	x20, [x19, #16]
  40c154:	cbnz	x20, 40c178 <printf@plt+0xac78>
  40c158:	ldp	x20, x19, [sp, #64]
  40c15c:	ldp	x22, x21, [sp, #48]
  40c160:	ldp	x24, x23, [sp, #32]
  40c164:	ldr	x25, [sp, #16]
  40c168:	ldp	x29, x30, [sp], #80
  40c16c:	ret
  40c170:	ldr	x20, [x20]
  40c174:	cbz	x20, 40c158 <printf@plt+0xac58>
  40c178:	ldrb	w8, [x20, #20]
  40c17c:	cbz	w8, 40c170 <printf@plt+0xac70>
  40c180:	ldp	w21, w8, [x20, #8]
  40c184:	sxtw	x21, w21
  40c188:	cmp	w21, w8
  40c18c:	b.le	40c1bc <printf@plt+0xacbc>
  40c190:	b	40c170 <printf@plt+0xac70>
  40c194:	ldr	w8, [x20, #12]
  40c198:	cmp	w21, w8
  40c19c:	cset	w1, eq  // eq = none
  40c1a0:	ldr	x8, [x0]
  40c1a4:	ldr	x8, [x8, #96]
  40c1a8:	blr	x8
  40c1ac:	ldrsw	x8, [x20, #12]
  40c1b0:	cmp	x21, x8
  40c1b4:	add	x21, x21, #0x1
  40c1b8:	b.ge	40c170 <printf@plt+0xac70>  // b.tcont
  40c1bc:	ldr	w9, [x20, #16]
  40c1c0:	subs	w10, w9, #0x1
  40c1c4:	b.lt	40c20c <printf@plt+0xad0c>  // b.tstop
  40c1c8:	ldr	x11, [x19, #56]
  40c1cc:	ldr	x11, [x11, x21, lsl #3]
  40c1d0:	ldr	x0, [x11, w10, sxtw #3]
  40c1d4:	cbz	x0, 40c20c <printf@plt+0xad0c>
  40c1d8:	ldr	w11, [x0, #44]
  40c1dc:	cmp	w11, w10
  40c1e0:	b.ne	40c20c <printf@plt+0xad0c>  // b.any
  40c1e4:	ldr	w9, [x20, #8]
  40c1e8:	ldr	x10, [x0]
  40c1ec:	cmp	w21, w9
  40c1f0:	ldr	x9, [x10, #88]
  40c1f4:	cset	w10, eq  // eq = none
  40c1f8:	cmp	w21, w8
  40c1fc:	cset	w8, eq  // eq = none
  40c200:	orr	w1, w8, w10
  40c204:	blr	x9
  40c208:	ldr	w9, [x20, #16]
  40c20c:	ldr	w8, [x19, #4]
  40c210:	cmp	w9, w8
  40c214:	b.ge	40c1ac <printf@plt+0xacac>  // b.tcont
  40c218:	ldr	x8, [x19, #56]
  40c21c:	ldr	x8, [x8, x21, lsl #3]
  40c220:	ldr	x0, [x8, w9, sxtw #3]
  40c224:	cbz	x0, 40c1ac <printf@plt+0xacac>
  40c228:	ldr	w8, [x0, #40]
  40c22c:	cmp	w8, w9
  40c230:	b.ne	40c1ac <printf@plt+0xacac>  // b.any
  40c234:	ldr	w8, [x20, #8]
  40c238:	cmp	w21, w8
  40c23c:	b.ne	40c194 <printf@plt+0xac94>  // b.any
  40c240:	mov	w1, #0x1                   	// #1
  40c244:	b	40c1a0 <printf@plt+0xaca0>
  40c248:	stp	x29, x30, [sp, #-48]!
  40c24c:	str	x21, [sp, #16]
  40c250:	stp	x20, x19, [sp, #32]
  40c254:	mov	x29, sp
  40c258:	adrp	x21, 428000 <_Znam@GLIBCXX_3.4>
  40c25c:	ldr	x3, [x21, #432]
  40c260:	mov	x19, x0
  40c264:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c268:	add	x0, x0, #0xdd7
  40c26c:	mov	w1, #0x4a                  	// #74
  40c270:	mov	w2, #0x1                   	// #1
  40c274:	bl	401490 <fwrite@plt>
  40c278:	ldrb	w8, [x19, #120]
  40c27c:	tst	w8, #0x1c
  40c280:	b.eq	40c2c0 <printf@plt+0xadc0>  // b.none
  40c284:	ldr	x3, [x21, #432]
  40c288:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c28c:	add	x0, x0, #0xe22
  40c290:	mov	w1, #0x18                  	// #24
  40c294:	mov	w2, #0x1                   	// #1
  40c298:	bl	401490 <fwrite@plt>
  40c29c:	mov	x0, x19
  40c2a0:	mov	w1, wzr
  40c2a4:	bl	4091a8 <printf@plt+0x7ca8>
  40c2a8:	ldr	x3, [x21, #432]
  40c2ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40c2b0:	add	x0, x0, #0x1e6
  40c2b4:	mov	w1, #0x4                   	// #4
  40c2b8:	mov	w2, #0x1                   	// #1
  40c2bc:	bl	401490 <fwrite@plt>
  40c2c0:	ldr	x3, [x21, #432]
  40c2c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c2c8:	add	x0, x0, #0xe3b
  40c2cc:	mov	w1, #0xf                   	// #15
  40c2d0:	mov	w2, #0x1                   	// #1
  40c2d4:	bl	401490 <fwrite@plt>
  40c2d8:	ldr	x20, [x19, #16]
  40c2dc:	cbz	x20, 40c2f4 <printf@plt+0xadf4>
  40c2e0:	mov	x0, x20
  40c2e4:	mov	x1, x19
  40c2e8:	bl	409928 <printf@plt+0x8428>
  40c2ec:	ldr	x20, [x20]
  40c2f0:	cbnz	x20, 40c2e0 <printf@plt+0xade0>
  40c2f4:	ldrb	w8, [x19, #120]
  40c2f8:	tbz	w8, #4, 40c314 <printf@plt+0xae14>
  40c2fc:	ldr	x3, [x21, #432]
  40c300:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c304:	add	x0, x0, #0xe4b
  40c308:	mov	w1, #0xe6                  	// #230
  40c30c:	mov	w2, #0x1                   	// #1
  40c310:	bl	401490 <fwrite@plt>
  40c314:	ldr	x3, [x21, #432]
  40c318:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c31c:	add	x0, x0, #0xf32
  40c320:	mov	w1, #0xd                   	// #13
  40c324:	mov	w2, #0x1                   	// #1
  40c328:	bl	401490 <fwrite@plt>
  40c32c:	ldr	x3, [x21, #432]
  40c330:	ldp	x20, x19, [sp, #32]
  40c334:	ldr	x21, [sp, #16]
  40c338:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c33c:	add	x0, x0, #0xf40
  40c340:	mov	w1, #0x52                  	// #82
  40c344:	mov	w2, #0x1                   	// #1
  40c348:	ldp	x29, x30, [sp], #48
  40c34c:	b	401490 <fwrite@plt>
  40c350:	sub	sp, sp, #0x50
  40c354:	stp	x29, x30, [sp, #32]
  40c358:	stp	x22, x21, [sp, #48]
  40c35c:	stp	x20, x19, [sp, #64]
  40c360:	add	x29, sp, #0x20
  40c364:	adrp	x22, 428000 <_Znam@GLIBCXX_3.4>
  40c368:	ldr	x3, [x22, #432]
  40c36c:	mov	x19, x0
  40c370:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40c374:	add	x0, x0, #0xc1
  40c378:	mov	w1, #0x7                   	// #7
  40c37c:	mov	w2, #0x1                   	// #1
  40c380:	bl	401490 <fwrite@plt>
  40c384:	ldr	w8, [x19, #120]
  40c388:	tbnz	w8, #5, 40c3b0 <printf@plt+0xaeb0>
  40c38c:	and	w9, w8, #0x1c
  40c390:	cbz	w9, 40c3b0 <printf@plt+0xaeb0>
  40c394:	ldr	x3, [x22, #432]
  40c398:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40c39c:	add	x0, x0, #0xc9
  40c3a0:	mov	w1, #0x8                   	// #8
  40c3a4:	mov	w2, #0x1                   	// #1
  40c3a8:	bl	401490 <fwrite@plt>
  40c3ac:	ldr	w8, [x19, #120]
  40c3b0:	tbnz	w8, #4, 40c3d8 <printf@plt+0xaed8>
  40c3b4:	tst	w8, #0xc
  40c3b8:	b.eq	40c484 <printf@plt+0xaf84>  // b.none
  40c3bc:	mov	x0, x19
  40c3c0:	ldp	x20, x19, [sp, #64]
  40c3c4:	ldp	x22, x21, [sp, #48]
  40c3c8:	ldp	x29, x30, [sp, #32]
  40c3cc:	mov	w1, wzr
  40c3d0:	add	sp, sp, #0x50
  40c3d4:	b	4091a8 <printf@plt+0x7ca8>
  40c3d8:	ldr	x3, [x22, #432]
  40c3dc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40c3e0:	add	x0, x0, #0xd2
  40c3e4:	mov	w1, #0x65                  	// #101
  40c3e8:	mov	w2, #0x1                   	// #1
  40c3ec:	bl	401490 <fwrite@plt>
  40c3f0:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c3f4:	adrp	x21, 414000 <_ZdlPvm@@Base+0x2e18>
  40c3f8:	add	x20, x20, #0x2d7
  40c3fc:	add	x21, x21, #0x8f0
  40c400:	mov	x0, x20
  40c404:	mov	x1, x21
  40c408:	mov	w2, wzr
  40c40c:	bl	401340 <sprintf@plt>
  40c410:	add	x0, sp, #0x10
  40c414:	mov	x1, x20
  40c418:	bl	411278 <_ZdlPvm@@Base+0x90>
  40c41c:	ldr	w2, [x19, #4]
  40c420:	mov	x0, x20
  40c424:	mov	x1, x21
  40c428:	bl	401340 <sprintf@plt>
  40c42c:	mov	x0, sp
  40c430:	mov	x1, x20
  40c434:	bl	411278 <_ZdlPvm@@Base+0x90>
  40c438:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c43c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40c440:	add	x3, x3, #0x1d8
  40c444:	add	x0, x0, #0x138
  40c448:	add	x1, sp, #0x10
  40c44c:	mov	x2, sp
  40c450:	mov	x4, x3
  40c454:	mov	x5, x3
  40c458:	bl	405e4c <printf@plt+0x494c>
  40c45c:	mov	x0, sp
  40c460:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c464:	add	x0, sp, #0x10
  40c468:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c46c:	ldr	x3, [x22, #432]
  40c470:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c474:	add	x0, x0, #0xd93
  40c478:	mov	w1, #0x11                  	// #17
  40c47c:	mov	w2, #0x1                   	// #1
  40c480:	bl	401490 <fwrite@plt>
  40c484:	ldp	x20, x19, [sp, #64]
  40c488:	ldp	x22, x21, [sp, #48]
  40c48c:	ldp	x29, x30, [sp, #32]
  40c490:	add	sp, sp, #0x50
  40c494:	ret
  40c498:	mov	x19, x0
  40c49c:	mov	x0, sp
  40c4a0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c4a4:	b	40c4ac <printf@plt+0xafac>
  40c4a8:	mov	x19, x0
  40c4ac:	add	x0, sp, #0x10
  40c4b0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c4b4:	mov	x0, x19
  40c4b8:	bl	4014a0 <_Unwind_Resume@plt>
  40c4bc:	sub	sp, sp, #0x80
  40c4c0:	stp	x29, x30, [sp, #32]
  40c4c4:	stp	x28, x27, [sp, #48]
  40c4c8:	stp	x26, x25, [sp, #64]
  40c4cc:	stp	x24, x23, [sp, #80]
  40c4d0:	stp	x22, x21, [sp, #96]
  40c4d4:	stp	x20, x19, [sp, #112]
  40c4d8:	add	x29, sp, #0x20
  40c4dc:	ldrb	w8, [x0, #120]
  40c4e0:	mov	w19, w1
  40c4e4:	mov	x20, x0
  40c4e8:	adrp	x25, 428000 <_Znam@GLIBCXX_3.4>
  40c4ec:	tbnz	w8, #5, 40c548 <printf@plt+0xb048>
  40c4f0:	tbnz	w19, #31, 40c500 <printf@plt+0xb000>
  40c4f4:	ldr	w8, [x20]
  40c4f8:	cmp	w8, w19
  40c4fc:	b.gt	40c510 <printf@plt+0xb010>
  40c500:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40c504:	add	x1, x1, #0xb26
  40c508:	mov	w0, #0xa8e                 	// #2702
  40c50c:	bl	40f604 <printf@plt+0xe104>
  40c510:	ldr	w8, [x20, #4]
  40c514:	cmp	w8, #0x1
  40c518:	b.lt	40c554 <printf@plt+0xb054>  // b.tstop
  40c51c:	ldr	x9, [x20, #56]
  40c520:	ldr	x9, [x9, w19, sxtw #3]
  40c524:	b	40c534 <printf@plt+0xb034>
  40c528:	subs	x8, x8, #0x1
  40c52c:	add	x9, x9, #0x8
  40c530:	b.eq	40c554 <printf@plt+0xb054>  // b.none
  40c534:	ldr	x10, [x9]
  40c538:	cbz	x10, 40c528 <printf@plt+0xb028>
  40c53c:	ldr	w10, [x10, #32]
  40c540:	cmp	w10, w19
  40c544:	b.eq	40c528 <printf@plt+0xb028>  // b.none
  40c548:	ldr	x21, [x20, #24]
  40c54c:	cbnz	x21, 40c574 <printf@plt+0xb074>
  40c550:	b	40c588 <printf@plt+0xb088>
  40c554:	ldr	x3, [x25, #432]
  40c558:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c55c:	add	x0, x0, #0xf93
  40c560:	mov	w1, #0x7                   	// #7
  40c564:	mov	w2, #0x1                   	// #1
  40c568:	bl	401490 <fwrite@plt>
  40c56c:	ldr	x21, [x20, #24]
  40c570:	cbz	x21, 40c588 <printf@plt+0xb088>
  40c574:	ldr	w8, [x21, #16]
  40c578:	cmp	w8, w19
  40c57c:	b.ge	40c61c <printf@plt+0xb11c>  // b.tcont
  40c580:	ldr	x21, [x21, #8]
  40c584:	cbnz	x21, 40c574 <printf@plt+0xb074>
  40c588:	ldr	x8, [x20, #72]
  40c58c:	ldrb	w8, [x8, w19, sxtw]
  40c590:	cbnz	w8, 40c5e8 <printf@plt+0xb0e8>
  40c594:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c598:	add	x22, x22, #0x2e5
  40c59c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40c5a0:	add	x1, x1, #0x8f6
  40c5a4:	mov	x0, x22
  40c5a8:	mov	w2, w19
  40c5ac:	bl	401340 <sprintf@plt>
  40c5b0:	add	x0, sp, #0x10
  40c5b4:	mov	x1, x22
  40c5b8:	bl	411278 <_ZdlPvm@@Base+0x90>
  40c5bc:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c5c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c5c4:	add	x2, x2, #0x1d8
  40c5c8:	add	x0, x0, #0xf9b
  40c5cc:	add	x1, sp, #0x10
  40c5d0:	mov	x3, x2
  40c5d4:	mov	x4, x2
  40c5d8:	mov	x5, x2
  40c5dc:	bl	405e4c <printf@plt+0x494c>
  40c5e0:	add	x0, sp, #0x10
  40c5e4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c5e8:	mov	w24, wzr
  40c5ec:	cbz	x21, 40c614 <printf@plt+0xb114>
  40c5f0:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c5f4:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40c5f8:	adrp	x26, 414000 <_ZdlPvm@@Base+0x2e18>
  40c5fc:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c600:	add	x22, x22, #0x2e5
  40c604:	add	x23, x23, #0x8f6
  40c608:	add	x26, x26, #0xf9b
  40c60c:	add	x25, x25, #0x1d8
  40c610:	b	40c678 <printf@plt+0xb178>
  40c614:	str	wzr, [sp, #12]
  40c618:	b	40c728 <printf@plt+0xb228>
  40c61c:	mov	x22, x21
  40c620:	b	40c62c <printf@plt+0xb12c>
  40c624:	ldr	x22, [x22, #8]
  40c628:	cbz	x22, 40c588 <printf@plt+0xb088>
  40c62c:	ldr	w8, [x22, #16]
  40c630:	cmp	w8, w19
  40c634:	b.ne	40c588 <printf@plt+0xb088>  // b.any
  40c638:	ldrb	w8, [x22, #20]
  40c63c:	cbnz	w8, 40c624 <printf@plt+0xb124>
  40c640:	ldr	x8, [x22]
  40c644:	mov	x0, x22
  40c648:	ldr	x8, [x8, #24]
  40c64c:	blr	x8
  40c650:	cbnz	w0, 40c5e8 <printf@plt+0xb0e8>
  40c654:	ldr	x8, [x22]
  40c658:	mov	x0, x22
  40c65c:	ldr	x8, [x8, #32]
  40c660:	blr	x8
  40c664:	cbz	w0, 40c624 <printf@plt+0xb124>
  40c668:	b	40c5e8 <printf@plt+0xb0e8>
  40c66c:	mov	w24, wzr
  40c670:	ldr	x21, [x21, #8]
  40c674:	cbz	x21, 40c720 <printf@plt+0xb220>
  40c678:	ldr	w8, [x21, #16]
  40c67c:	cmp	w8, w19
  40c680:	b.ne	40c714 <printf@plt+0xb214>  // b.any
  40c684:	ldrb	w8, [x21, #20]
  40c688:	cbnz	w8, 40c670 <printf@plt+0xb170>
  40c68c:	ldr	x8, [x21]
  40c690:	mov	x0, x21
  40c694:	mov	x1, x20
  40c698:	ldr	x8, [x8]
  40c69c:	blr	x8
  40c6a0:	cbnz	w24, 40c670 <printf@plt+0xb170>
  40c6a4:	ldr	x8, [x21]
  40c6a8:	mov	x0, x21
  40c6ac:	ldr	x8, [x8, #24]
  40c6b0:	blr	x8
  40c6b4:	cbnz	w0, 40c6cc <printf@plt+0xb1cc>
  40c6b8:	ldr	x8, [x21]
  40c6bc:	mov	x0, x21
  40c6c0:	ldr	x8, [x8, #32]
  40c6c4:	blr	x8
  40c6c8:	cbz	w0, 40c66c <printf@plt+0xb16c>
  40c6cc:	mov	x0, x22
  40c6d0:	mov	x1, x23
  40c6d4:	mov	w2, w19
  40c6d8:	bl	401340 <sprintf@plt>
  40c6dc:	add	x0, sp, #0x10
  40c6e0:	mov	x1, x22
  40c6e4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40c6e8:	add	x1, sp, #0x10
  40c6ec:	mov	x0, x26
  40c6f0:	mov	x2, x25
  40c6f4:	mov	x3, x25
  40c6f8:	mov	x4, x25
  40c6fc:	mov	x5, x25
  40c700:	bl	405e4c <printf@plt+0x494c>
  40c704:	add	x0, sp, #0x10
  40c708:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c70c:	mov	w24, #0x1                   	// #1
  40c710:	b	40c670 <printf@plt+0xb170>
  40c714:	mov	w8, #0x1                   	// #1
  40c718:	str	w8, [sp, #12]
  40c71c:	b	40c724 <printf@plt+0xb224>
  40c720:	str	wzr, [sp, #12]
  40c724:	adrp	x25, 428000 <_Znam@GLIBCXX_3.4>
  40c728:	add	x8, sp, #0x10
  40c72c:	mov	w0, w19
  40c730:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40c734:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c738:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c73c:	add	x2, x2, #0x1d8
  40c740:	add	x0, x0, #0xfa5
  40c744:	add	x1, sp, #0x10
  40c748:	mov	x3, x2
  40c74c:	mov	x4, x2
  40c750:	mov	x5, x2
  40c754:	bl	405e4c <printf@plt+0x494c>
  40c758:	add	x0, sp, #0x10
  40c75c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c760:	cbnz	w24, 40c7c4 <printf@plt+0xb2c4>
  40c764:	ldr	x8, [x20, #72]
  40c768:	ldrb	w8, [x8, w19, sxtw]
  40c76c:	cbz	w8, 40c7c4 <printf@plt+0xb2c4>
  40c770:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c774:	add	x22, x22, #0x2e5
  40c778:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40c77c:	add	x1, x1, #0x8f6
  40c780:	mov	x0, x22
  40c784:	mov	w2, w19
  40c788:	bl	401340 <sprintf@plt>
  40c78c:	add	x0, sp, #0x10
  40c790:	mov	x1, x22
  40c794:	bl	411278 <_ZdlPvm@@Base+0x90>
  40c798:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c79c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c7a0:	add	x2, x2, #0x1d8
  40c7a4:	add	x0, x0, #0xf9b
  40c7a8:	add	x1, sp, #0x10
  40c7ac:	mov	x3, x2
  40c7b0:	mov	x4, x2
  40c7b4:	mov	x5, x2
  40c7b8:	bl	405e4c <printf@plt+0x494c>
  40c7bc:	add	x0, sp, #0x10
  40c7c0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c7c4:	ldrb	w8, [x20, #120]
  40c7c8:	tbnz	w8, #5, 40c840 <printf@plt+0xb340>
  40c7cc:	tbnz	w19, #31, 40c7dc <printf@plt+0xb2dc>
  40c7d0:	ldr	w8, [x20]
  40c7d4:	cmp	w8, w19
  40c7d8:	b.gt	40c7ec <printf@plt+0xb2ec>
  40c7dc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40c7e0:	add	x1, x1, #0xb26
  40c7e4:	mov	w0, #0xa8e                 	// #2702
  40c7e8:	bl	40f604 <printf@plt+0xe104>
  40c7ec:	ldr	w8, [x20, #4]
  40c7f0:	cmp	w8, #0x1
  40c7f4:	b.lt	40c828 <printf@plt+0xb328>  // b.tstop
  40c7f8:	ldr	x9, [x20, #56]
  40c7fc:	ldr	x9, [x9, w19, sxtw #3]
  40c800:	b	40c810 <printf@plt+0xb310>
  40c804:	subs	x8, x8, #0x1
  40c808:	add	x9, x9, #0x8
  40c80c:	b.eq	40c828 <printf@plt+0xb328>  // b.none
  40c810:	ldr	x10, [x9]
  40c814:	cbz	x10, 40c804 <printf@plt+0xb304>
  40c818:	ldr	w10, [x10, #32]
  40c81c:	cmp	w10, w19
  40c820:	b.eq	40c804 <printf@plt+0xb304>  // b.none
  40c824:	b	40c840 <printf@plt+0xb340>
  40c828:	ldr	x3, [x25, #432]
  40c82c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c830:	add	x0, x0, #0xf93
  40c834:	mov	w1, #0x7                   	// #7
  40c838:	mov	w2, #0x1                   	// #1
  40c83c:	bl	401490 <fwrite@plt>
  40c840:	ldr	x3, [x25, #432]
  40c844:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c848:	add	x0, x0, #0xfbd
  40c84c:	mov	w1, #0x1a                  	// #26
  40c850:	mov	w2, #0x1                   	// #1
  40c854:	bl	401490 <fwrite@plt>
  40c858:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c85c:	add	x22, x22, #0x2ad
  40c860:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40c864:	add	x1, x1, #0x8de
  40c868:	mov	x0, x22
  40c86c:	mov	w2, w19
  40c870:	bl	401340 <sprintf@plt>
  40c874:	add	x0, sp, #0x10
  40c878:	mov	x1, x22
  40c87c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40c880:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40c884:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c888:	add	x2, x2, #0x1d8
  40c88c:	add	x0, x0, #0xfd8
  40c890:	add	x1, sp, #0x10
  40c894:	mov	x3, x2
  40c898:	mov	x4, x2
  40c89c:	mov	x5, x2
  40c8a0:	bl	405e4c <printf@plt+0x494c>
  40c8a4:	add	x0, sp, #0x10
  40c8a8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40c8ac:	ldr	x3, [x25, #432]
  40c8b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c8b4:	add	x0, x0, #0xfe0
  40c8b8:	mov	w1, #0x12                  	// #18
  40c8bc:	mov	w2, #0x1                   	// #1
  40c8c0:	bl	401490 <fwrite@plt>
  40c8c4:	ldr	w8, [x20, #4]
  40c8c8:	mov	w28, w19
  40c8cc:	cmp	w8, #0x1
  40c8d0:	b.lt	40c940 <printf@plt+0xb440>  // b.tstop
  40c8d4:	mov	w10, wzr
  40c8d8:	sxtw	x23, w19
  40c8dc:	mov	w9, #0x1                   	// #1
  40c8e0:	mov	w28, w19
  40c8e4:	b	40c8f8 <printf@plt+0xb3f8>
  40c8e8:	ldr	w10, [x22, #44]
  40c8ec:	add	w10, w10, #0x1
  40c8f0:	cmp	w10, w8
  40c8f4:	b.ge	40c93c <printf@plt+0xb43c>  // b.tcont
  40c8f8:	ldr	x11, [x20, #56]
  40c8fc:	ldr	x11, [x11, x23, lsl #3]
  40c900:	ldr	x22, [x11, w10, sxtw #3]
  40c904:	cbz	x22, 40c8ec <printf@plt+0xb3ec>
  40c908:	ldr	w10, [x22, #36]
  40c90c:	cmp	w10, w19
  40c910:	b.ne	40c8e8 <printf@plt+0xb3e8>  // b.any
  40c914:	ldr	x8, [x22]
  40c918:	mov	x0, x22
  40c91c:	ldr	x8, [x8, #32]
  40c920:	blr	x8
  40c924:	ldr	w10, [x22, #32]
  40c928:	ldr	w8, [x20, #4]
  40c92c:	mov	w9, wzr
  40c930:	cmp	w10, w28
  40c934:	csel	w28, w10, w28, lt  // lt = tstop
  40c938:	b	40c8e8 <printf@plt+0xb3e8>
  40c93c:	cbz	w9, 40c958 <printf@plt+0xb458>
  40c940:	ldr	x3, [x25, #432]
  40c944:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c948:	add	x0, x0, #0xff3
  40c94c:	mov	w1, #0xd                   	// #13
  40c950:	mov	w2, #0x1                   	// #1
  40c954:	bl	401490 <fwrite@plt>
  40c958:	ldr	x8, [x20, #72]
  40c95c:	sxtw	x24, w19
  40c960:	ldrb	w8, [x8, x24]
  40c964:	cbz	w8, 40cb2c <printf@plt+0xb62c>
  40c968:	ldr	x3, [x25, #432]
  40c96c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40c970:	add	x0, x0, #0x1
  40c974:	mov	w1, #0x6                   	// #6
  40c978:	mov	w2, #0x1                   	// #1
  40c97c:	bl	401490 <fwrite@plt>
  40c980:	ldr	x8, [x20, #72]
  40c984:	ldrb	w8, [x8, x24]
  40c988:	cmp	w8, #0x2
  40c98c:	b.ne	40c9a8 <printf@plt+0xb4a8>  // b.any
  40c990:	ldr	x3, [x25, #432]
  40c994:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40c998:	add	x0, x0, #0xdc6
  40c99c:	mov	w1, #0x3                   	// #3
  40c9a0:	mov	w2, #0x1                   	// #1
  40c9a4:	bl	401490 <fwrite@plt>
  40c9a8:	ldr	x3, [x25, #432]
  40c9ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40c9b0:	add	x0, x0, #0x8
  40c9b4:	mov	w1, #0x10                  	// #16
  40c9b8:	mov	w2, #0x1                   	// #1
  40c9bc:	bl	401490 <fwrite@plt>
  40c9c0:	ldr	x3, [x25, #432]
  40c9c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40c9c8:	add	x0, x0, #0xb60
  40c9cc:	mov	w1, #0x2                   	// #2
  40c9d0:	mov	w2, #0x1                   	// #1
  40c9d4:	bl	401490 <fwrite@plt>
  40c9d8:	ldr	x3, [x25, #432]
  40c9dc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40c9e0:	add	x0, x0, #0xf1a
  40c9e4:	mov	w1, #0x7                   	// #7
  40c9e8:	mov	w2, #0x1                   	// #1
  40c9ec:	bl	401490 <fwrite@plt>
  40c9f0:	ldr	x8, [x20, #72]
  40c9f4:	ldrb	w8, [x8, x24]
  40c9f8:	cmp	w8, #0x2
  40c9fc:	b.ne	40ca18 <printf@plt+0xb518>  // b.any
  40ca00:	ldr	x3, [x25, #432]
  40ca04:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40ca08:	add	x0, x0, #0xdfd
  40ca0c:	mov	w1, #0x3                   	// #3
  40ca10:	mov	w2, #0x1                   	// #1
  40ca14:	bl	401490 <fwrite@plt>
  40ca18:	ldr	x1, [x25, #432]
  40ca1c:	mov	w0, #0x27                  	// #39
  40ca20:	bl	401390 <fputc@plt>
  40ca24:	ldr	w8, [x20, #4]
  40ca28:	cmp	w8, #0x1
  40ca2c:	b.lt	40ca8c <printf@plt+0xb58c>  // b.tstop
  40ca30:	mov	w9, wzr
  40ca34:	b	40ca48 <printf@plt+0xb548>
  40ca38:	ldr	w9, [x22, #44]
  40ca3c:	add	w9, w9, #0x1
  40ca40:	cmp	w9, w8
  40ca44:	b.ge	40ca8c <printf@plt+0xb58c>  // b.tcont
  40ca48:	ldr	x10, [x20, #56]
  40ca4c:	ldr	x10, [x10, x24, lsl #3]
  40ca50:	ldr	x22, [x10, w9, sxtw #3]
  40ca54:	cbz	x22, 40ca3c <printf@plt+0xb53c>
  40ca58:	ldp	w10, w9, [x22, #32]
  40ca5c:	cmp	w9, w10
  40ca60:	b.ne	40ca38 <printf@plt+0xb538>  // b.any
  40ca64:	ldr	x8, [x22]
  40ca68:	mov	x0, x22
  40ca6c:	ldr	x8, [x8, #72]
  40ca70:	blr	x8
  40ca74:	ldr	x8, [x0]
  40ca78:	mov	w1, #0x1                   	// #1
  40ca7c:	ldr	x8, [x8, #112]
  40ca80:	blr	x8
  40ca84:	ldr	w8, [x20, #4]
  40ca88:	b	40ca38 <printf@plt+0xb538>
  40ca8c:	ldr	x1, [x25, #432]
  40ca90:	mov	w0, #0xa                   	// #10
  40ca94:	bl	401390 <fputc@plt>
  40ca98:	ldr	x3, [x25, #432]
  40ca9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40caa0:	add	x0, x0, #0xd9c
  40caa4:	mov	w1, #0x8                   	// #8
  40caa8:	mov	w2, #0x1                   	// #1
  40caac:	bl	401490 <fwrite@plt>
  40cab0:	ldr	x3, [x25, #432]
  40cab4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cab8:	add	x0, x0, #0x19
  40cabc:	mov	w1, #0x1a                  	// #26
  40cac0:	mov	w2, #0x1                   	// #1
  40cac4:	bl	401490 <fwrite@plt>
  40cac8:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40cacc:	add	x22, x22, #0x2ad
  40cad0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40cad4:	add	x1, x1, #0x8de
  40cad8:	mov	x0, x22
  40cadc:	mov	w2, w19
  40cae0:	bl	401340 <sprintf@plt>
  40cae4:	add	x0, sp, #0x10
  40cae8:	mov	x1, x22
  40caec:	bl	411278 <_ZdlPvm@@Base+0x90>
  40caf0:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40caf4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40caf8:	add	x2, x2, #0x1d8
  40cafc:	add	x0, x0, #0xad8
  40cb00:	add	x1, sp, #0x10
  40cb04:	mov	x3, x2
  40cb08:	mov	x4, x2
  40cb0c:	mov	x5, x2
  40cb10:	bl	405e4c <printf@plt+0x494c>
  40cb14:	add	x0, sp, #0x10
  40cb18:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40cb1c:	ldr	x8, [x20, #72]
  40cb20:	ldrb	w8, [x8, x24]
  40cb24:	cmp	w8, #0x0
  40cb28:	csetm	w8, ne  // ne = any
  40cb2c:	add	w22, w8, w19
  40cb30:	cmp	w22, w28
  40cb34:	b.ge	40cd70 <printf@plt+0xb870>  // b.tcont
  40cb38:	ldr	w8, [x20, #4]
  40cb3c:	cmp	w8, #0x1
  40cb40:	b.lt	40cc48 <printf@plt+0xb748>  // b.tstop
  40cb44:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40cb48:	adrp	x25, 414000 <_ZdlPvm@@Base+0x2e18>
  40cb4c:	adrp	x26, 413000 <_ZdlPvm@@Base+0x1e18>
  40cb50:	adrp	x27, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40cb54:	mov	w9, wzr
  40cb58:	add	x22, x22, #0x2ad
  40cb5c:	add	x25, x25, #0x8de
  40cb60:	add	x26, x26, #0xad8
  40cb64:	add	x27, x27, #0x1d8
  40cb68:	adrp	x23, 428000 <_Znam@GLIBCXX_3.4>
  40cb6c:	b	40cb84 <printf@plt+0xb684>
  40cb70:	ldr	w9, [x28, #44]
  40cb74:	ldr	w8, [x20, #4]
  40cb78:	add	w9, w9, #0x1
  40cb7c:	cmp	w9, w8
  40cb80:	b.ge	40cc48 <printf@plt+0xb748>  // b.tcont
  40cb84:	ldr	x10, [x20, #56]
  40cb88:	ldr	x10, [x10, x24, lsl #3]
  40cb8c:	ldr	x28, [x10, w9, sxtw #3]
  40cb90:	cbz	x28, 40cb78 <printf@plt+0xb678>
  40cb94:	ldr	w8, [x28, #36]
  40cb98:	cmp	w8, w19
  40cb9c:	b.ne	40cb70 <printf@plt+0xb670>  // b.any
  40cba0:	ldr	x8, [x28]
  40cba4:	mov	x0, x28
  40cba8:	ldr	x8, [x8, #72]
  40cbac:	blr	x8
  40cbb0:	cbnz	x0, 40cb70 <printf@plt+0xb670>
  40cbb4:	ldr	x3, [x23, #432]
  40cbb8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cbbc:	mov	w1, #0x9                   	// #9
  40cbc0:	mov	w2, #0x1                   	// #1
  40cbc4:	add	x0, x0, #0x34
  40cbc8:	bl	401490 <fwrite@plt>
  40cbcc:	ldr	x8, [x28]
  40cbd0:	mov	x0, x28
  40cbd4:	ldr	x8, [x8, #48]
  40cbd8:	blr	x8
  40cbdc:	ldr	x8, [x28]
  40cbe0:	mov	x0, x28
  40cbe4:	ldr	x8, [x8, #40]
  40cbe8:	blr	x8
  40cbec:	ldr	x3, [x23, #432]
  40cbf0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cbf4:	mov	w1, #0x1a                  	// #26
  40cbf8:	mov	w2, #0x1                   	// #1
  40cbfc:	add	x0, x0, #0x19
  40cc00:	bl	401490 <fwrite@plt>
  40cc04:	mov	x0, x22
  40cc08:	mov	x1, x25
  40cc0c:	mov	w2, w19
  40cc10:	bl	401340 <sprintf@plt>
  40cc14:	add	x0, sp, #0x10
  40cc18:	mov	x1, x22
  40cc1c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40cc20:	add	x1, sp, #0x10
  40cc24:	mov	x0, x26
  40cc28:	mov	x2, x27
  40cc2c:	mov	x3, x27
  40cc30:	mov	x4, x27
  40cc34:	mov	x5, x27
  40cc38:	bl	405e4c <printf@plt+0x494c>
  40cc3c:	add	x0, sp, #0x10
  40cc40:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40cc44:	b	40cb70 <printf@plt+0xb670>
  40cc48:	adrp	x25, 428000 <_Znam@GLIBCXX_3.4>
  40cc4c:	ldr	x3, [x25, #432]
  40cc50:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cc54:	add	x0, x0, #0x3e
  40cc58:	mov	w1, #0x38                  	// #56
  40cc5c:	mov	w2, #0x1                   	// #1
  40cc60:	bl	401490 <fwrite@plt>
  40cc64:	ldr	w8, [x20]
  40cc68:	sub	w8, w8, #0x1
  40cc6c:	cmp	w8, w19
  40cc70:	b.eq	40cca8 <printf@plt+0xb7a8>  // b.none
  40cc74:	ldrb	w9, [x20, #120]
  40cc78:	tbz	w9, #3, 40cca8 <printf@plt+0xb7a8>
  40cc7c:	add	w1, w19, #0x1
  40cc80:	mov	x0, x20
  40cc84:	bl	4091a8 <printf@plt+0x7ca8>
  40cc88:	ldr	x3, [x25, #432]
  40cc8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cc90:	add	x0, x0, #0x77
  40cc94:	mov	w1, #0x17                  	// #23
  40cc98:	mov	w2, #0x1                   	// #1
  40cc9c:	bl	401490 <fwrite@plt>
  40cca0:	ldr	w8, [x20]
  40cca4:	sub	w8, w8, #0x1
  40cca8:	cmp	w8, w19
  40ccac:	b.eq	40d04c <printf@plt+0xbb4c>  // b.none
  40ccb0:	ldr	w8, [sp, #12]
  40ccb4:	cbz	w8, 40cd1c <printf@plt+0xb81c>
  40ccb8:	ldr	w8, [x21, #16]
  40ccbc:	add	w9, w19, #0x1
  40ccc0:	cmp	w8, w9
  40ccc4:	b.ne	40cd1c <printf@plt+0xb81c>  // b.any
  40ccc8:	ldr	x8, [x21]
  40cccc:	mov	x0, x21
  40ccd0:	ldr	x8, [x8, #24]
  40ccd4:	blr	x8
  40ccd8:	cbnz	w0, 40ccf0 <printf@plt+0xb7f0>
  40ccdc:	ldr	x8, [x21]
  40cce0:	mov	x0, x21
  40cce4:	ldr	x8, [x8, #32]
  40cce8:	blr	x8
  40ccec:	cbz	w0, 40cd1c <printf@plt+0xb81c>
  40ccf0:	ldr	x8, [x21]
  40ccf4:	mov	x0, x21
  40ccf8:	mov	x1, x20
  40ccfc:	ldr	x8, [x8]
  40cd00:	blr	x8
  40cd04:	ldr	x3, [x25, #432]
  40cd08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cd0c:	add	x0, x0, #0x77
  40cd10:	mov	w1, #0x17                  	// #23
  40cd14:	mov	w2, #0x1                   	// #1
  40cd18:	bl	401490 <fwrite@plt>
  40cd1c:	ldr	x21, [x20, #16]
  40cd20:	cbz	x21, 40cfd0 <printf@plt+0xbad0>
  40cd24:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  40cd28:	mov	w23, wzr
  40cd2c:	add	x22, x22, #0xfe9
  40cd30:	b	40cd44 <printf@plt+0xb844>
  40cd34:	mov	x0, x21
  40cd38:	bl	409cf4 <printf@plt+0x87f4>
  40cd3c:	ldr	x21, [x21]
  40cd40:	cbz	x21, 40cfb4 <printf@plt+0xbab4>
  40cd44:	ldr	w8, [x21, #12]
  40cd48:	cmp	w8, w19
  40cd4c:	b.ne	40cd3c <printf@plt+0xb83c>  // b.any
  40cd50:	cbnz	w23, 40cd34 <printf@plt+0xb834>
  40cd54:	ldr	x3, [x25, #432]
  40cd58:	mov	w1, #0x9                   	// #9
  40cd5c:	mov	w2, #0x1                   	// #1
  40cd60:	mov	x0, x22
  40cd64:	mov	w23, #0x1                   	// #1
  40cd68:	bl	401490 <fwrite@plt>
  40cd6c:	b	40cd34 <printf@plt+0xb834>
  40cd70:	adrp	x27, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40cd74:	add	x27, x27, #0x1d8
  40cd78:	b	40cdfc <printf@plt+0xb8fc>
  40cd7c:	ldr	x1, [x26, #432]
  40cd80:	mov	w0, #0xa                   	// #10
  40cd84:	bl	4012b0 <putc@plt>
  40cd88:	ldr	x3, [x26, #432]
  40cd8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cd90:	mov	w1, #0x1a                  	// #26
  40cd94:	mov	w2, #0x1                   	// #1
  40cd98:	add	x0, x0, #0x19
  40cd9c:	bl	401490 <fwrite@plt>
  40cda0:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40cda4:	add	x23, x23, #0x2ad
  40cda8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40cdac:	mov	x0, x23
  40cdb0:	add	x1, x1, #0x8de
  40cdb4:	mov	w2, w19
  40cdb8:	bl	401340 <sprintf@plt>
  40cdbc:	add	x0, sp, #0x10
  40cdc0:	mov	x1, x23
  40cdc4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40cdc8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40cdcc:	add	x1, sp, #0x10
  40cdd0:	add	x0, x0, #0xad8
  40cdd4:	mov	x2, x27
  40cdd8:	mov	x3, x27
  40cddc:	mov	x4, x27
  40cde0:	mov	x5, x27
  40cde4:	bl	405e4c <printf@plt+0x494c>
  40cde8:	add	x0, sp, #0x10
  40cdec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40cdf0:	cmp	w22, w28
  40cdf4:	sub	w22, w22, #0x1
  40cdf8:	b.le	40cb38 <printf@plt+0xb638>
  40cdfc:	ldr	w8, [x20, #4]
  40ce00:	cmp	w8, #0x1
  40ce04:	b.lt	40cdf0 <printf@plt+0xb8f0>  // b.tstop
  40ce08:	mov	x26, xzr
  40ce0c:	mov	w9, wzr
  40ce10:	b	40ce38 <printf@plt+0xb938>
  40ce14:	ldr	x8, [x23]
  40ce18:	mov	x0, x23
  40ce1c:	ldr	x8, [x8, #104]
  40ce20:	blr	x8
  40ce24:	ldr	w9, [x25, #44]
  40ce28:	ldr	w8, [x20, #4]
  40ce2c:	add	w9, w9, #0x1
  40ce30:	cmp	w9, w8
  40ce34:	b.ge	40cea0 <printf@plt+0xb9a0>  // b.tcont
  40ce38:	ldr	x10, [x20, #56]
  40ce3c:	ldr	x10, [x10, x24, lsl #3]
  40ce40:	ldr	x25, [x10, w9, sxtw #3]
  40ce44:	cbz	x25, 40ce2c <printf@plt+0xb92c>
  40ce48:	ldr	w8, [x25, #36]
  40ce4c:	cmp	w8, w19
  40ce50:	b.ne	40ce24 <printf@plt+0xb924>  // b.any
  40ce54:	ldr	w8, [x25, #32]
  40ce58:	cmp	w8, w22
  40ce5c:	b.ne	40ce24 <printf@plt+0xb924>  // b.any
  40ce60:	ldr	x8, [x25]
  40ce64:	mov	x0, x25
  40ce68:	ldr	x8, [x8, #72]
  40ce6c:	blr	x8
  40ce70:	cbz	x0, 40ce24 <printf@plt+0xb924>
  40ce74:	mov	x23, x0
  40ce78:	cbnz	x26, 40ce14 <printf@plt+0xb914>
  40ce7c:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40ce80:	ldr	x3, [x8, #432]
  40ce84:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40ce88:	mov	w1, #0x3                   	// #3
  40ce8c:	mov	w2, #0x1                   	// #1
  40ce90:	add	x0, x0, #0xb40
  40ce94:	bl	401490 <fwrite@plt>
  40ce98:	mov	x26, x23
  40ce9c:	b	40ce14 <printf@plt+0xb914>
  40cea0:	cbz	x26, 40cdf0 <printf@plt+0xb8f0>
  40cea4:	adrp	x23, 428000 <_Znam@GLIBCXX_3.4>
  40cea8:	ldr	x1, [x23, #432]
  40ceac:	mov	w0, #0xa                   	// #10
  40ceb0:	bl	4012b0 <putc@plt>
  40ceb4:	ldr	x8, [x26]
  40ceb8:	mov	x0, x26
  40cebc:	ldr	x8, [x8, #48]
  40cec0:	blr	x8
  40cec4:	ldr	x0, [x26, #24]
  40cec8:	ldr	w1, [x26, #16]
  40cecc:	bl	405aec <printf@plt+0x45ec>
  40ced0:	ldr	x3, [x23, #432]
  40ced4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40ced8:	mov	w1, #0x2                   	// #2
  40cedc:	mov	w2, #0x1                   	// #1
  40cee0:	add	x0, x0, #0xb60
  40cee4:	bl	401490 <fwrite@plt>
  40cee8:	ldr	x8, [x26]
  40ceec:	mov	x0, x26
  40cef0:	mov	w1, wzr
  40cef4:	ldr	x8, [x8, #112]
  40cef8:	blr	x8
  40cefc:	ldr	w8, [x26, #44]
  40cf00:	mov	x26, x23
  40cf04:	b	40cf20 <printf@plt+0xba20>
  40cf08:	ldr	x8, [x25]
  40cf0c:	mov	x0, x25
  40cf10:	mov	w1, wzr
  40cf14:	ldr	x8, [x8, #112]
  40cf18:	blr	x8
  40cf1c:	ldr	w8, [x23, #44]
  40cf20:	ldr	w9, [x20, #4]
  40cf24:	add	w8, w8, #0x1
  40cf28:	cmp	w8, w9
  40cf2c:	b.ge	40cd7c <printf@plt+0xb87c>  // b.tcont
  40cf30:	ldr	x10, [x20, #56]
  40cf34:	ldr	x10, [x10, x24, lsl #3]
  40cf38:	ldr	x23, [x10, w8, sxtw #3]
  40cf3c:	cbz	x23, 40cf24 <printf@plt+0xba24>
  40cf40:	ldr	w8, [x23, #36]
  40cf44:	cmp	w8, w19
  40cf48:	b.ne	40cf1c <printf@plt+0xba1c>  // b.any
  40cf4c:	ldr	w8, [x23, #32]
  40cf50:	cmp	w8, w22
  40cf54:	b.ne	40cf1c <printf@plt+0xba1c>  // b.any
  40cf58:	ldr	x8, [x23]
  40cf5c:	mov	x0, x23
  40cf60:	ldr	x8, [x8, #72]
  40cf64:	blr	x8
  40cf68:	cbz	x0, 40cf1c <printf@plt+0xba1c>
  40cf6c:	ldp	w9, w8, [x23, #32]
  40cf70:	mov	x25, x0
  40cf74:	cmp	w8, w9
  40cf78:	b.eq	40cf08 <printf@plt+0xba08>  // b.none
  40cf7c:	ldr	x1, [x26, #432]
  40cf80:	mov	w0, #0xa                   	// #10
  40cf84:	bl	4012b0 <putc@plt>
  40cf88:	ldr	x8, [x25]
  40cf8c:	mov	x0, x25
  40cf90:	ldr	x8, [x8, #48]
  40cf94:	blr	x8
  40cf98:	ldr	x3, [x26, #432]
  40cf9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40cfa0:	mov	w1, #0x2                   	// #2
  40cfa4:	mov	w2, #0x1                   	// #1
  40cfa8:	add	x0, x0, #0xb60
  40cfac:	bl	401490 <fwrite@plt>
  40cfb0:	b	40cf08 <printf@plt+0xba08>
  40cfb4:	cbz	w23, 40cfd0 <printf@plt+0xbad0>
  40cfb8:	ldr	x3, [x25, #432]
  40cfbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40cfc0:	add	x0, x0, #0x8f
  40cfc4:	mov	w1, #0x9                   	// #9
  40cfc8:	mov	w2, #0x1                   	// #1
  40cfcc:	bl	401490 <fwrite@plt>
  40cfd0:	ldrb	w8, [x20, #120]
  40cfd4:	tbnz	w8, #5, 40d04c <printf@plt+0xbb4c>
  40cfd8:	tbnz	w19, #31, 40cfe8 <printf@plt+0xbae8>
  40cfdc:	ldr	w8, [x20]
  40cfe0:	cmp	w8, w19
  40cfe4:	b.gt	40cff8 <printf@plt+0xbaf8>
  40cfe8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40cfec:	add	x1, x1, #0xb26
  40cff0:	mov	w0, #0xa97                 	// #2711
  40cff4:	bl	40f604 <printf@plt+0xe104>
  40cff8:	ldr	w8, [x20, #4]
  40cffc:	cmp	w8, #0x1
  40d000:	b.lt	40d034 <printf@plt+0xbb34>  // b.tstop
  40d004:	ldr	x9, [x20, #56]
  40d008:	ldr	x9, [x9, x24, lsl #3]
  40d00c:	b	40d01c <printf@plt+0xbb1c>
  40d010:	subs	x8, x8, #0x1
  40d014:	add	x9, x9, #0x8
  40d018:	b.eq	40d034 <printf@plt+0xbb34>  // b.none
  40d01c:	ldr	x10, [x9]
  40d020:	cbz	x10, 40d010 <printf@plt+0xbb10>
  40d024:	ldr	w10, [x10, #36]
  40d028:	cmp	w10, w19
  40d02c:	b.eq	40d010 <printf@plt+0xbb10>  // b.none
  40d030:	b	40d04c <printf@plt+0xbb4c>
  40d034:	ldr	x3, [x25, #432]
  40d038:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d03c:	add	x0, x0, #0x99
  40d040:	mov	w1, #0xa                   	// #10
  40d044:	mov	w2, #0x1                   	// #1
  40d048:	bl	401490 <fwrite@plt>
  40d04c:	ldr	x3, [x25, #432]
  40d050:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d054:	add	x0, x0, #0xa4
  40d058:	mov	w1, #0x1c                  	// #28
  40d05c:	mov	w2, #0x1                   	// #1
  40d060:	bl	401490 <fwrite@plt>
  40d064:	ldp	x20, x19, [sp, #112]
  40d068:	ldp	x22, x21, [sp, #96]
  40d06c:	ldp	x24, x23, [sp, #80]
  40d070:	ldp	x26, x25, [sp, #64]
  40d074:	ldp	x28, x27, [sp, #48]
  40d078:	ldp	x29, x30, [sp, #32]
  40d07c:	add	sp, sp, #0x80
  40d080:	ret
  40d084:	b	40d0a0 <printf@plt+0xbba0>
  40d088:	b	40d0a0 <printf@plt+0xbba0>
  40d08c:	b	40d0a0 <printf@plt+0xbba0>
  40d090:	b	40d0a0 <printf@plt+0xbba0>
  40d094:	b	40d0a0 <printf@plt+0xbba0>
  40d098:	b	40d0a0 <printf@plt+0xbba0>
  40d09c:	b	40d0a0 <printf@plt+0xbba0>
  40d0a0:	mov	x19, x0
  40d0a4:	add	x0, sp, #0x10
  40d0a8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d0ac:	mov	x0, x19
  40d0b0:	bl	4014a0 <_Unwind_Resume@plt>
  40d0b4:	sub	sp, sp, #0x40
  40d0b8:	stp	x29, x30, [sp, #16]
  40d0bc:	str	x21, [sp, #32]
  40d0c0:	stp	x20, x19, [sp, #48]
  40d0c4:	add	x29, sp, #0x10
  40d0c8:	ldr	x20, [x0, #24]
  40d0cc:	mov	x19, x0
  40d0d0:	cbnz	x20, 40d190 <printf@plt+0xbc90>
  40d0d4:	ldrb	w8, [x19, #120]
  40d0d8:	adrp	x21, 428000 <_Znam@GLIBCXX_3.4>
  40d0dc:	tbnz	w8, #5, 40d0f8 <printf@plt+0xbbf8>
  40d0e0:	ldr	x3, [x21, #432]
  40d0e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d0e8:	add	x0, x0, #0x99
  40d0ec:	mov	w1, #0xa                   	// #10
  40d0f0:	mov	w2, #0x1                   	// #1
  40d0f4:	bl	401490 <fwrite@plt>
  40d0f8:	ldr	w2, [x19]
  40d0fc:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d100:	add	x20, x20, #0x2e5
  40d104:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d108:	add	x1, x1, #0x8f6
  40d10c:	mov	x0, x20
  40d110:	bl	401340 <sprintf@plt>
  40d114:	mov	x0, sp
  40d118:	mov	x1, x20
  40d11c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d120:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d124:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40d128:	add	x2, x2, #0x1d8
  40d12c:	add	x0, x0, #0xfd8
  40d130:	mov	x1, sp
  40d134:	mov	x3, x2
  40d138:	mov	x4, x2
  40d13c:	mov	x5, x2
  40d140:	bl	405e4c <printf@plt+0x494c>
  40d144:	mov	x0, sp
  40d148:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d14c:	ldr	x3, [x21, #432]
  40d150:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d154:	add	x0, x0, #0x16c
  40d158:	mov	w1, #0x4b                  	// #75
  40d15c:	mov	w2, #0x1                   	// #1
  40d160:	bl	401490 <fwrite@plt>
  40d164:	ldr	w8, [x19, #120]
  40d168:	ldr	x3, [x21, #432]
  40d16c:	tbnz	w8, #5, 40d1b8 <printf@plt+0xbcb8>
  40d170:	and	w8, w8, #0x1c
  40d174:	cbz	w8, 40d1b8 <printf@plt+0xbcb8>
  40d178:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d17c:	add	x0, x0, #0x1b8
  40d180:	mov	w1, #0xb                   	// #11
  40d184:	b	40d1c4 <printf@plt+0xbcc4>
  40d188:	ldr	x20, [x20, #8]
  40d18c:	cbz	x20, 40d0d4 <printf@plt+0xbbd4>
  40d190:	ldr	w8, [x20, #16]
  40d194:	ldr	w9, [x19]
  40d198:	cmp	w8, w9
  40d19c:	b.lt	40d188 <printf@plt+0xbc88>  // b.tstop
  40d1a0:	ldr	x8, [x20]
  40d1a4:	mov	x0, x20
  40d1a8:	mov	x1, x19
  40d1ac:	ldr	x8, [x8]
  40d1b0:	blr	x8
  40d1b4:	b	40d188 <printf@plt+0xbc88>
  40d1b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d1bc:	add	x0, x0, #0x1c4
  40d1c0:	mov	w1, #0x26                  	// #38
  40d1c4:	mov	w2, #0x1                   	// #1
  40d1c8:	bl	401490 <fwrite@plt>
  40d1cc:	ldrb	w8, [x19, #120]
  40d1d0:	tbz	w8, #4, 40d1ec <printf@plt+0xbcec>
  40d1d4:	ldr	x3, [x21, #432]
  40d1d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d1dc:	add	x0, x0, #0x1eb
  40d1e0:	mov	w1, #0x7                   	// #7
  40d1e4:	mov	w2, #0x1                   	// #1
  40d1e8:	bl	401490 <fwrite@plt>
  40d1ec:	ldr	x3, [x21, #432]
  40d1f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40d1f4:	add	x0, x0, #0x1f3
  40d1f8:	mov	w1, #0x15                  	// #21
  40d1fc:	mov	w2, #0x1                   	// #1
  40d200:	bl	401490 <fwrite@plt>
  40d204:	ldp	x20, x19, [sp, #48]
  40d208:	ldr	x21, [sp, #32]
  40d20c:	ldp	x29, x30, [sp, #16]
  40d210:	add	sp, sp, #0x40
  40d214:	ret
  40d218:	mov	x19, x0
  40d21c:	mov	x0, sp
  40d220:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d224:	mov	x0, x19
  40d228:	bl	4014a0 <_Unwind_Resume@plt>
  40d22c:	ldr	w8, [x0, #4]
  40d230:	cmp	w8, #0x1
  40d234:	b.lt	40d250 <printf@plt+0xbd50>  // b.tstop
  40d238:	ldr	x9, [x0, #128]
  40d23c:	cmp	w8, #0x1
  40d240:	b.ne	40d258 <printf@plt+0xbd58>  // b.any
  40d244:	mov	x10, xzr
  40d248:	mov	w0, wzr
  40d24c:	b	40d298 <printf@plt+0xbd98>
  40d250:	mov	w0, wzr
  40d254:	ret
  40d258:	and	x10, x8, #0xfffffffe
  40d25c:	mov	w11, wzr
  40d260:	mov	w12, wzr
  40d264:	add	x13, x9, #0x1
  40d268:	mov	x14, x10
  40d26c:	ldurb	w15, [x13, #-1]
  40d270:	ldrb	w16, [x13], #2
  40d274:	cmp	w15, #0x0
  40d278:	cinc	w11, w11, ne  // ne = any
  40d27c:	cmp	w16, #0x0
  40d280:	cinc	w12, w12, ne  // ne = any
  40d284:	subs	x14, x14, #0x2
  40d288:	b.ne	40d26c <printf@plt+0xbd6c>  // b.any
  40d28c:	cmp	x10, x8
  40d290:	add	w0, w12, w11
  40d294:	b.eq	40d2b0 <printf@plt+0xbdb0>  // b.none
  40d298:	ldrb	w11, [x9, x10]
  40d29c:	add	x10, x10, #0x1
  40d2a0:	cmp	w11, #0x0
  40d2a4:	cinc	w0, w0, ne  // ne = any
  40d2a8:	cmp	x10, x8
  40d2ac:	b.cc	40d298 <printf@plt+0xbd98>  // b.lo, b.ul, b.last
  40d2b0:	ret
  40d2b4:	stp	x29, x30, [sp, #-32]!
  40d2b8:	stp	x20, x19, [sp, #16]
  40d2bc:	mov	x29, sp
  40d2c0:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d2c4:	add	x20, x20, #0x29f
  40d2c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d2cc:	mov	w2, w0
  40d2d0:	add	x1, x1, #0x8d8
  40d2d4:	mov	x0, x20
  40d2d8:	mov	x19, x8
  40d2dc:	bl	401340 <sprintf@plt>
  40d2e0:	mov	x0, x19
  40d2e4:	mov	x1, x20
  40d2e8:	ldp	x20, x19, [sp, #16]
  40d2ec:	ldp	x29, x30, [sp], #32
  40d2f0:	b	411278 <_ZdlPvm@@Base+0x90>
  40d2f4:	sub	sp, sp, #0x70
  40d2f8:	stp	x29, x30, [sp, #64]
  40d2fc:	str	x21, [sp, #80]
  40d300:	stp	x20, x19, [sp, #96]
  40d304:	add	x29, sp, #0x40
  40d308:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d30c:	mov	w19, w1
  40d310:	mov	w20, w0
  40d314:	add	x21, x21, #0x23a
  40d318:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d31c:	add	x1, x1, #0x8bf
  40d320:	mov	x0, x21
  40d324:	mov	w2, w20
  40d328:	bl	401340 <sprintf@plt>
  40d32c:	cmp	w19, w20
  40d330:	b.eq	40d350 <printf@plt+0xbe50>  // b.none
  40d334:	mov	x0, x21
  40d338:	bl	401290 <strlen@plt>
  40d33c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d340:	add	x0, x21, x0
  40d344:	add	x1, x1, #0x8b1
  40d348:	mov	w2, w19
  40d34c:	bl	401340 <sprintf@plt>
  40d350:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d354:	add	x1, x1, #0x23a
  40d358:	sub	x0, x29, #0x10
  40d35c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d360:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d364:	add	x21, x21, #0x286
  40d368:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d36c:	add	x1, x1, #0x8d2
  40d370:	mov	x0, x21
  40d374:	mov	w2, w20
  40d378:	bl	401340 <sprintf@plt>
  40d37c:	cmp	w19, w20
  40d380:	b.eq	40d3a0 <printf@plt+0xbea0>  // b.none
  40d384:	mov	x0, x21
  40d388:	bl	401290 <strlen@plt>
  40d38c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d390:	add	x0, x21, x0
  40d394:	add	x1, x1, #0x8b1
  40d398:	mov	w2, w19
  40d39c:	bl	401340 <sprintf@plt>
  40d3a0:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d3a4:	add	x1, x1, #0x286
  40d3a8:	add	x0, sp, #0x20
  40d3ac:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d3b0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d3b4:	add	x21, x21, #0x252
  40d3b8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d3bc:	add	x1, x1, #0x8c4
  40d3c0:	mov	x0, x21
  40d3c4:	mov	w2, w20
  40d3c8:	bl	401340 <sprintf@plt>
  40d3cc:	cmp	w19, w20
  40d3d0:	b.eq	40d3f0 <printf@plt+0xbef0>  // b.none
  40d3d4:	mov	x0, x21
  40d3d8:	bl	401290 <strlen@plt>
  40d3dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d3e0:	add	x0, x21, x0
  40d3e4:	add	x1, x1, #0x8b1
  40d3e8:	mov	w2, w19
  40d3ec:	bl	401340 <sprintf@plt>
  40d3f0:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d3f4:	add	x1, x1, #0x252
  40d3f8:	add	x0, sp, #0x10
  40d3fc:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d400:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d404:	add	x21, x21, #0x26c
  40d408:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d40c:	add	x1, x1, #0x8cb
  40d410:	mov	x0, x21
  40d414:	mov	w2, w20
  40d418:	bl	401340 <sprintf@plt>
  40d41c:	cmp	w19, w20
  40d420:	b.eq	40d440 <printf@plt+0xbf40>  // b.none
  40d424:	mov	x0, x21
  40d428:	bl	401290 <strlen@plt>
  40d42c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d430:	add	x0, x21, x0
  40d434:	add	x1, x1, #0x8b1
  40d438:	mov	w2, w19
  40d43c:	bl	401340 <sprintf@plt>
  40d440:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d444:	add	x1, x1, #0x26c
  40d448:	mov	x0, sp
  40d44c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d450:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40d454:	adrp	x5, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d458:	add	x0, x0, #0x8fc
  40d45c:	add	x5, x5, #0x1d8
  40d460:	sub	x1, x29, #0x10
  40d464:	add	x2, sp, #0x20
  40d468:	add	x3, sp, #0x10
  40d46c:	mov	x4, sp
  40d470:	bl	405e4c <printf@plt+0x494c>
  40d474:	mov	x0, sp
  40d478:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d47c:	add	x0, sp, #0x10
  40d480:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d484:	add	x0, sp, #0x20
  40d488:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d48c:	sub	x0, x29, #0x10
  40d490:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d494:	ldp	x20, x19, [sp, #96]
  40d498:	ldr	x21, [sp, #80]
  40d49c:	ldp	x29, x30, [sp, #64]
  40d4a0:	add	sp, sp, #0x70
  40d4a4:	ret
  40d4a8:	mov	x19, x0
  40d4ac:	mov	x0, sp
  40d4b0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d4b4:	b	40d4bc <printf@plt+0xbfbc>
  40d4b8:	mov	x19, x0
  40d4bc:	add	x0, sp, #0x10
  40d4c0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d4c4:	b	40d4cc <printf@plt+0xbfcc>
  40d4c8:	mov	x19, x0
  40d4cc:	add	x0, sp, #0x20
  40d4d0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d4d4:	b	40d4dc <printf@plt+0xbfdc>
  40d4d8:	mov	x19, x0
  40d4dc:	sub	x0, x29, #0x10
  40d4e0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d4e4:	mov	x0, x19
  40d4e8:	bl	4014a0 <_Unwind_Resume@plt>
  40d4ec:	sub	sp, sp, #0x70
  40d4f0:	stp	x29, x30, [sp, #64]
  40d4f4:	str	x21, [sp, #80]
  40d4f8:	stp	x20, x19, [sp, #96]
  40d4fc:	add	x29, sp, #0x40
  40d500:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d504:	mov	w19, w1
  40d508:	mov	w20, w0
  40d50c:	add	x21, x21, #0x23a
  40d510:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d514:	add	x1, x1, #0x8bf
  40d518:	mov	x0, x21
  40d51c:	mov	w2, w20
  40d520:	bl	401340 <sprintf@plt>
  40d524:	cmp	w19, w20
  40d528:	b.eq	40d548 <printf@plt+0xc048>  // b.none
  40d52c:	mov	x0, x21
  40d530:	bl	401290 <strlen@plt>
  40d534:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d538:	add	x0, x21, x0
  40d53c:	add	x1, x1, #0x8b1
  40d540:	mov	w2, w19
  40d544:	bl	401340 <sprintf@plt>
  40d548:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d54c:	add	x1, x1, #0x23a
  40d550:	sub	x0, x29, #0x10
  40d554:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d558:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d55c:	add	x21, x21, #0x252
  40d560:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d564:	add	x1, x1, #0x8c4
  40d568:	mov	x0, x21
  40d56c:	mov	w2, w20
  40d570:	bl	401340 <sprintf@plt>
  40d574:	cmp	w19, w20
  40d578:	b.eq	40d598 <printf@plt+0xc098>  // b.none
  40d57c:	mov	x0, x21
  40d580:	bl	401290 <strlen@plt>
  40d584:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d588:	add	x0, x21, x0
  40d58c:	add	x1, x1, #0x8b1
  40d590:	mov	w2, w19
  40d594:	bl	401340 <sprintf@plt>
  40d598:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d59c:	add	x1, x1, #0x252
  40d5a0:	add	x0, sp, #0x20
  40d5a4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d5a8:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d5ac:	add	x21, x21, #0x26c
  40d5b0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d5b4:	add	x1, x1, #0x8cb
  40d5b8:	mov	x0, x21
  40d5bc:	mov	w2, w20
  40d5c0:	bl	401340 <sprintf@plt>
  40d5c4:	cmp	w19, w20
  40d5c8:	b.eq	40d5e8 <printf@plt+0xc0e8>  // b.none
  40d5cc:	mov	x0, x21
  40d5d0:	bl	401290 <strlen@plt>
  40d5d4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d5d8:	add	x0, x21, x0
  40d5dc:	add	x1, x1, #0x8b1
  40d5e0:	mov	w2, w19
  40d5e4:	bl	401340 <sprintf@plt>
  40d5e8:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d5ec:	add	x1, x1, #0x26c
  40d5f0:	add	x0, sp, #0x10
  40d5f4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d5f8:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d5fc:	add	x21, x21, #0x286
  40d600:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d604:	add	x1, x1, #0x8d2
  40d608:	mov	x0, x21
  40d60c:	mov	w2, w20
  40d610:	bl	401340 <sprintf@plt>
  40d614:	cmp	w19, w20
  40d618:	b.eq	40d638 <printf@plt+0xc138>  // b.none
  40d61c:	mov	x0, x21
  40d620:	bl	401290 <strlen@plt>
  40d624:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d628:	add	x0, x21, x0
  40d62c:	add	x1, x1, #0x8b1
  40d630:	mov	w2, w19
  40d634:	bl	401340 <sprintf@plt>
  40d638:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d63c:	add	x1, x1, #0x286
  40d640:	mov	x0, sp
  40d644:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d648:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40d64c:	adrp	x5, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d650:	add	x0, x0, #0x925
  40d654:	add	x5, x5, #0x1d8
  40d658:	sub	x1, x29, #0x10
  40d65c:	add	x2, sp, #0x20
  40d660:	add	x3, sp, #0x10
  40d664:	mov	x4, sp
  40d668:	bl	405e4c <printf@plt+0x494c>
  40d66c:	mov	x0, sp
  40d670:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d674:	add	x0, sp, #0x10
  40d678:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d67c:	add	x0, sp, #0x20
  40d680:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d684:	sub	x0, x29, #0x10
  40d688:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d68c:	ldp	x20, x19, [sp, #96]
  40d690:	ldr	x21, [sp, #80]
  40d694:	ldp	x29, x30, [sp, #64]
  40d698:	add	sp, sp, #0x70
  40d69c:	ret
  40d6a0:	mov	x19, x0
  40d6a4:	mov	x0, sp
  40d6a8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d6ac:	b	40d6b4 <printf@plt+0xc1b4>
  40d6b0:	mov	x19, x0
  40d6b4:	add	x0, sp, #0x10
  40d6b8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d6bc:	b	40d6c4 <printf@plt+0xc1c4>
  40d6c0:	mov	x19, x0
  40d6c4:	add	x0, sp, #0x20
  40d6c8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d6cc:	b	40d6d4 <printf@plt+0xc1d4>
  40d6d0:	mov	x19, x0
  40d6d4:	sub	x0, x29, #0x10
  40d6d8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d6dc:	mov	x0, x19
  40d6e0:	bl	4014a0 <_Unwind_Resume@plt>
  40d6e4:	sub	sp, sp, #0x90
  40d6e8:	stp	x29, x30, [sp, #48]
  40d6ec:	stp	x28, x27, [sp, #64]
  40d6f0:	stp	x26, x25, [sp, #80]
  40d6f4:	stp	x24, x23, [sp, #96]
  40d6f8:	stp	x22, x21, [sp, #112]
  40d6fc:	stp	x20, x19, [sp, #128]
  40d700:	add	x29, sp, #0x30
  40d704:	mov	w19, w2
  40d708:	mov	w20, w1
  40d70c:	cmp	w2, w1
  40d710:	mov	x21, x0
  40d714:	b.gt	40d728 <printf@plt+0xc228>
  40d718:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40d71c:	add	x1, x1, #0xb26
  40d720:	mov	w0, #0x7e3                 	// #2019
  40d724:	bl	40f604 <printf@plt+0xe104>
  40d728:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d72c:	add	x22, x22, #0x23a
  40d730:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d734:	add	x1, x1, #0x8bf
  40d738:	mov	x0, x22
  40d73c:	mov	w2, w20
  40d740:	bl	401340 <sprintf@plt>
  40d744:	cmp	w19, w20
  40d748:	b.eq	40d768 <printf@plt+0xc268>  // b.none
  40d74c:	mov	x0, x22
  40d750:	bl	401290 <strlen@plt>
  40d754:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d758:	add	x0, x22, x0
  40d75c:	add	x1, x1, #0x8b1
  40d760:	mov	w2, w19
  40d764:	bl	401340 <sprintf@plt>
  40d768:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d76c:	add	x22, x22, #0x23a
  40d770:	sub	x0, x29, #0x10
  40d774:	mov	x1, x22
  40d778:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d77c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40d780:	add	x1, x1, #0x8bf
  40d784:	mov	x0, x22
  40d788:	mov	w2, w20
  40d78c:	bl	401340 <sprintf@plt>
  40d790:	add	x0, sp, #0x10
  40d794:	mov	x1, x22
  40d798:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d79c:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d7a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40d7a4:	add	x3, x3, #0x1d8
  40d7a8:	add	x0, x0, #0x96b
  40d7ac:	sub	x1, x29, #0x10
  40d7b0:	add	x2, sp, #0x10
  40d7b4:	mov	x4, x3
  40d7b8:	mov	x5, x3
  40d7bc:	bl	405e4c <printf@plt+0x494c>
  40d7c0:	add	x0, sp, #0x10
  40d7c4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d7c8:	sub	x0, x29, #0x10
  40d7cc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d7d0:	subs	w8, w19, w20
  40d7d4:	str	w8, [sp, #12]
  40d7d8:	b.le	40d898 <printf@plt+0xc398>
  40d7dc:	adrp	x22, 413000 <_ZdlPvm@@Base+0x1e18>
  40d7e0:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d7e4:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d7e8:	adrp	x25, 414000 <_ZdlPvm@@Base+0x2e18>
  40d7ec:	adrp	x26, 414000 <_ZdlPvm@@Base+0x2e18>
  40d7f0:	sbfiz	x28, x20, #2, #32
  40d7f4:	add	x22, x22, #0xc8e
  40d7f8:	add	x23, x23, #0x1d8
  40d7fc:	add	x24, x24, #0x23a
  40d800:	add	x25, x25, #0x8bf
  40d804:	add	x26, x26, #0x986
  40d808:	mov	w27, w20
  40d80c:	ldrb	w8, [x21, #120]
  40d810:	tbnz	w8, #1, 40d848 <printf@plt+0xc348>
  40d814:	ldr	x8, [x21, #88]
  40d818:	ldr	w0, [x8, x28]
  40d81c:	sub	x8, x29, #0x10
  40d820:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40d824:	sub	x1, x29, #0x10
  40d828:	mov	x0, x22
  40d82c:	mov	x2, x23
  40d830:	mov	x3, x23
  40d834:	mov	x4, x23
  40d838:	mov	x5, x23
  40d83c:	bl	405e4c <printf@plt+0x494c>
  40d840:	sub	x0, x29, #0x10
  40d844:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d848:	add	w27, w27, #0x1
  40d84c:	mov	x0, x24
  40d850:	mov	x1, x25
  40d854:	mov	w2, w27
  40d858:	bl	401340 <sprintf@plt>
  40d85c:	sub	x0, x29, #0x10
  40d860:	mov	x1, x24
  40d864:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d868:	sub	x1, x29, #0x10
  40d86c:	mov	x0, x26
  40d870:	mov	x2, x23
  40d874:	mov	x3, x23
  40d878:	mov	x4, x23
  40d87c:	mov	x5, x23
  40d880:	bl	405e4c <printf@plt+0x494c>
  40d884:	sub	x0, x29, #0x10
  40d888:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d88c:	cmp	w19, w27
  40d890:	add	x28, x28, #0x4
  40d894:	b.ne	40d80c <printf@plt+0xc30c>  // b.any
  40d898:	adrp	x27, 428000 <_Znam@GLIBCXX_3.4>
  40d89c:	ldr	x3, [x27, #432]
  40d8a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40d8a4:	add	x0, x0, #0xcc8
  40d8a8:	mov	w1, #0x2                   	// #2
  40d8ac:	mov	w2, #0x1                   	// #1
  40d8b0:	bl	401490 <fwrite@plt>
  40d8b4:	ldr	w8, [sp, #12]
  40d8b8:	add	w0, w8, #0x1
  40d8bc:	sub	x8, x29, #0x10
  40d8c0:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40d8c4:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d8c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40d8cc:	add	x2, x2, #0x1d8
  40d8d0:	add	x0, x0, #0x98e
  40d8d4:	sub	x1, x29, #0x10
  40d8d8:	mov	x3, x2
  40d8dc:	mov	x4, x2
  40d8e0:	mov	x5, x2
  40d8e4:	bl	405e4c <printf@plt+0x494c>
  40d8e8:	sub	x0, x29, #0x10
  40d8ec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d8f0:	ldr	x3, [x27, #432]
  40d8f4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40d8f8:	add	x0, x0, #0x9aa
  40d8fc:	mov	w1, #0x12                  	// #18
  40d900:	mov	w2, #0x1                   	// #1
  40d904:	bl	401490 <fwrite@plt>
  40d908:	cmp	w20, w19
  40d90c:	b.gt	40da50 <printf@plt+0xc550>
  40d910:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d914:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40d918:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2e18>
  40d91c:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d920:	add	x22, x22, #0x23a
  40d924:	add	x23, x23, #0x8bf
  40d928:	add	x24, x24, #0x9bd
  40d92c:	add	x25, x25, #0x1d8
  40d930:	mov	w26, w20
  40d934:	mov	x0, x22
  40d938:	mov	x1, x23
  40d93c:	mov	w2, w26
  40d940:	bl	401340 <sprintf@plt>
  40d944:	sub	x0, x29, #0x10
  40d948:	mov	x1, x22
  40d94c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40d950:	sub	x1, x29, #0x10
  40d954:	mov	x0, x24
  40d958:	mov	x2, x25
  40d95c:	mov	x3, x25
  40d960:	mov	x4, x25
  40d964:	mov	x5, x25
  40d968:	bl	405e4c <printf@plt+0x494c>
  40d96c:	sub	x0, x29, #0x10
  40d970:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40d974:	cmp	w26, w19
  40d978:	add	w26, w26, #0x1
  40d97c:	b.lt	40d934 <printf@plt+0xc434>  // b.tstop
  40d980:	cmp	w20, w19
  40d984:	b.gt	40da50 <printf@plt+0xc550>
  40d988:	ldr	x8, [x21, #96]
  40d98c:	sxtw	x9, w20
  40d990:	sxtw	x10, w19
  40d994:	ldrb	w11, [x8, x9]
  40d998:	cbnz	w11, 40d9b8 <printf@plt+0xc4b8>
  40d99c:	ldr	x11, [x21, #128]
  40d9a0:	ldrb	w11, [x11, x9]
  40d9a4:	cbnz	w11, 40d9b8 <printf@plt+0xc4b8>
  40d9a8:	cmp	x9, x10
  40d9ac:	add	x9, x9, #0x1
  40d9b0:	b.lt	40d994 <printf@plt+0xc494>  // b.tstop
  40d9b4:	b	40da50 <printf@plt+0xc550>
  40d9b8:	ldr	w8, [x21, #4]
  40d9bc:	cmp	w8, #0x1
  40d9c0:	b.lt	40da50 <printf@plt+0xc550>  // b.tstop
  40d9c4:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d9c8:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2e18>
  40d9cc:	adrp	x25, 414000 <_ZdlPvm@@Base+0x2e18>
  40d9d0:	adrp	x26, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40d9d4:	mov	w22, wzr
  40d9d8:	add	x23, x23, #0x23a
  40d9dc:	add	x24, x24, #0x8bf
  40d9e0:	add	x25, x25, #0x9bd
  40d9e4:	add	x26, x26, #0x1d8
  40d9e8:	b	40da3c <printf@plt+0xc53c>
  40d9ec:	mov	x0, x23
  40d9f0:	mov	x1, x24
  40d9f4:	mov	w2, w22
  40d9f8:	bl	401340 <sprintf@plt>
  40d9fc:	sub	x0, x29, #0x10
  40da00:	mov	x1, x23
  40da04:	bl	411278 <_ZdlPvm@@Base+0x90>
  40da08:	sub	x1, x29, #0x10
  40da0c:	mov	x0, x25
  40da10:	mov	x2, x26
  40da14:	mov	x3, x26
  40da18:	mov	x4, x26
  40da1c:	mov	x5, x26
  40da20:	bl	405e4c <printf@plt+0x494c>
  40da24:	sub	x0, x29, #0x10
  40da28:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40da2c:	ldr	w8, [x21, #4]
  40da30:	add	w22, w22, #0x1
  40da34:	cmp	w22, w8
  40da38:	b.ge	40da50 <printf@plt+0xc550>  // b.tcont
  40da3c:	cmp	w22, w20
  40da40:	b.lt	40d9ec <printf@plt+0xc4ec>  // b.tstop
  40da44:	cmp	w22, w19
  40da48:	b.le	40da30 <printf@plt+0xc530>
  40da4c:	b	40d9ec <printf@plt+0xc4ec>
  40da50:	ldr	x3, [x27, #432]
  40da54:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40da58:	add	x0, x0, #0x1e6
  40da5c:	mov	w1, #0x4                   	// #4
  40da60:	mov	w2, #0x1                   	// #1
  40da64:	bl	401490 <fwrite@plt>
  40da68:	ldp	x20, x19, [sp, #128]
  40da6c:	ldp	x22, x21, [sp, #112]
  40da70:	ldp	x24, x23, [sp, #96]
  40da74:	ldp	x26, x25, [sp, #80]
  40da78:	ldp	x28, x27, [sp, #64]
  40da7c:	ldp	x29, x30, [sp, #48]
  40da80:	add	sp, sp, #0x90
  40da84:	ret
  40da88:	b	40daac <printf@plt+0xc5ac>
  40da8c:	mov	x19, x0
  40da90:	add	x0, sp, #0x10
  40da94:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40da98:	b	40dab0 <printf@plt+0xc5b0>
  40da9c:	b	40daac <printf@plt+0xc5ac>
  40daa0:	b	40daac <printf@plt+0xc5ac>
  40daa4:	b	40daac <printf@plt+0xc5ac>
  40daa8:	b	40daac <printf@plt+0xc5ac>
  40daac:	mov	x19, x0
  40dab0:	sub	x0, x29, #0x10
  40dab4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40dab8:	mov	x0, x19
  40dabc:	bl	4014a0 <_Unwind_Resume@plt>
  40dac0:	sub	sp, sp, #0x70
  40dac4:	stp	x29, x30, [sp, #32]
  40dac8:	stp	x26, x25, [sp, #48]
  40dacc:	stp	x24, x23, [sp, #64]
  40dad0:	stp	x22, x21, [sp, #80]
  40dad4:	stp	x20, x19, [sp, #96]
  40dad8:	add	x29, sp, #0x20
  40dadc:	mov	w22, w3
  40dae0:	mov	w19, w2
  40dae4:	mov	w20, w1
  40dae8:	cmp	w2, w1
  40daec:	mov	x21, x0
  40daf0:	b.gt	40db04 <printf@plt+0xc604>
  40daf4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40daf8:	add	x1, x1, #0xb26
  40dafc:	mov	w0, #0x804                 	// #2052
  40db00:	bl	40f604 <printf@plt+0xe104>
  40db04:	cmp	w20, w19
  40db08:	b.gt	40db2c <printf@plt+0xc62c>
  40db0c:	ldr	x8, [x21, #128]
  40db10:	sxtw	x9, w20
  40db14:	sxtw	x10, w19
  40db18:	ldrb	w11, [x8, x9]
  40db1c:	cbnz	w11, 40db34 <printf@plt+0xc634>
  40db20:	cmp	x9, x10
  40db24:	add	x9, x9, #0x1
  40db28:	b.lt	40db18 <printf@plt+0xc618>  // b.tstop
  40db2c:	cbnz	w22, 40dc84 <printf@plt+0xc784>
  40db30:	b	40db38 <printf@plt+0xc638>
  40db34:	cbz	w22, 40dc84 <printf@plt+0xc784>
  40db38:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40db3c:	add	x22, x22, #0x23a
  40db40:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40db44:	add	x1, x1, #0x8bf
  40db48:	mov	x0, x22
  40db4c:	mov	w2, w20
  40db50:	bl	401340 <sprintf@plt>
  40db54:	cmp	w19, w20
  40db58:	b.eq	40db78 <printf@plt+0xc678>  // b.none
  40db5c:	mov	x0, x22
  40db60:	bl	401290 <strlen@plt>
  40db64:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40db68:	add	x0, x22, x0
  40db6c:	add	x1, x1, #0x8b1
  40db70:	mov	w2, w19
  40db74:	bl	401340 <sprintf@plt>
  40db78:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40db7c:	add	x22, x22, #0x23a
  40db80:	add	x0, sp, #0x10
  40db84:	mov	x1, x22
  40db88:	bl	411278 <_ZdlPvm@@Base+0x90>
  40db8c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40db90:	add	x1, x1, #0x8bf
  40db94:	mov	x0, x22
  40db98:	mov	w2, w20
  40db9c:	bl	401340 <sprintf@plt>
  40dba0:	mov	x0, sp
  40dba4:	mov	x1, x22
  40dba8:	bl	411278 <_ZdlPvm@@Base+0x90>
  40dbac:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40dbb0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40dbb4:	add	x3, x3, #0x1d8
  40dbb8:	add	x0, x0, #0x9d2
  40dbbc:	add	x1, sp, #0x10
  40dbc0:	mov	x2, sp
  40dbc4:	mov	x4, x3
  40dbc8:	mov	x5, x3
  40dbcc:	bl	405e4c <printf@plt+0x494c>
  40dbd0:	mov	x0, sp
  40dbd4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40dbd8:	add	x0, sp, #0x10
  40dbdc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40dbe0:	cmp	w19, w20
  40dbe4:	b.le	40dc74 <printf@plt+0xc774>
  40dbe8:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40dbec:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40dbf0:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2e18>
  40dbf4:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40dbf8:	sbfiz	x26, x20, #2, #32
  40dbfc:	add	x22, x22, #0x23a
  40dc00:	add	x23, x23, #0x8bf
  40dc04:	add	x24, x24, #0x9e0
  40dc08:	add	x25, x25, #0x1d8
  40dc0c:	ldr	x8, [x21, #88]
  40dc10:	ldr	w0, [x8, x26]
  40dc14:	add	x8, sp, #0x10
  40dc18:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40dc1c:	add	w2, w20, #0x1
  40dc20:	mov	x0, x22
  40dc24:	mov	x1, x23
  40dc28:	bl	401340 <sprintf@plt>
  40dc2c:	mov	x0, sp
  40dc30:	mov	x1, x22
  40dc34:	bl	411278 <_ZdlPvm@@Base+0x90>
  40dc38:	add	x1, sp, #0x10
  40dc3c:	mov	x2, sp
  40dc40:	mov	x0, x24
  40dc44:	mov	x3, x25
  40dc48:	mov	x4, x25
  40dc4c:	mov	x5, x25
  40dc50:	bl	405e4c <printf@plt+0x494c>
  40dc54:	mov	x0, sp
  40dc58:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40dc5c:	add	x0, sp, #0x10
  40dc60:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40dc64:	add	w20, w20, #0x1
  40dc68:	cmp	w19, w20
  40dc6c:	add	x26, x26, #0x4
  40dc70:	b.ne	40dc0c <printf@plt+0xc70c>  // b.any
  40dc74:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40dc78:	ldr	x1, [x8, #432]
  40dc7c:	mov	w0, #0xa                   	// #10
  40dc80:	bl	4012b0 <putc@plt>
  40dc84:	ldp	x20, x19, [sp, #96]
  40dc88:	ldp	x22, x21, [sp, #80]
  40dc8c:	ldp	x24, x23, [sp, #64]
  40dc90:	ldp	x26, x25, [sp, #48]
  40dc94:	ldp	x29, x30, [sp, #32]
  40dc98:	add	sp, sp, #0x70
  40dc9c:	ret
  40dca0:	b	40dca8 <printf@plt+0xc7a8>
  40dca4:	b	40dcb8 <printf@plt+0xc7b8>
  40dca8:	mov	x19, x0
  40dcac:	mov	x0, sp
  40dcb0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40dcb4:	b	40dcbc <printf@plt+0xc7bc>
  40dcb8:	mov	x19, x0
  40dcbc:	add	x0, sp, #0x10
  40dcc0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40dcc4:	mov	x0, x19
  40dcc8:	bl	4014a0 <_Unwind_Resume@plt>
  40dccc:	str	x3, [x0]
  40dcd0:	stp	w1, w2, [x0, #8]
  40dcd4:	ret
  40dcd8:	stp	x29, x30, [sp, #-48]!
  40dcdc:	str	x21, [sp, #16]
  40dce0:	stp	x20, x19, [sp, #32]
  40dce4:	mov	x29, sp
  40dce8:	mov	x19, x0
  40dcec:	str	xzr, [x19, #32]!
  40dcf0:	ldr	x20, [x19, #8]
  40dcf4:	cbz	x20, 40ddec <printf@plt+0xc8ec>
  40dcf8:	mov	x0, xzr
  40dcfc:	mov	x21, xzr
  40dd00:	b	40dd24 <printf@plt+0xc824>
  40dd04:	mov	w0, #0x10                  	// #16
  40dd08:	bl	411138 <_Znwm@@Base>
  40dd0c:	ldr	x8, [x20, #40]
  40dd10:	stp	x21, x8, [x0]
  40dd14:	mov	x21, x0
  40dd18:	str	x0, [x19]
  40dd1c:	ldr	x20, [x20, #8]
  40dd20:	cbz	x20, 40dd60 <printf@plt+0xc860>
  40dd24:	ldp	w9, w8, [x20, #40]
  40dd28:	cmp	w8, w9
  40dd2c:	b.eq	40dd1c <printf@plt+0xc81c>  // b.none
  40dd30:	cbz	x0, 40dd04 <printf@plt+0xc804>
  40dd34:	mov	x10, x0
  40dd38:	b	40dd44 <printf@plt+0xc844>
  40dd3c:	ldr	x10, [x10]
  40dd40:	cbz	x10, 40dd04 <printf@plt+0xc804>
  40dd44:	ldr	w11, [x10, #8]
  40dd48:	cmp	w11, w9
  40dd4c:	b.ne	40dd3c <printf@plt+0xc83c>  // b.any
  40dd50:	ldr	w11, [x10, #12]
  40dd54:	cmp	w11, w8
  40dd58:	b.ne	40dd3c <printf@plt+0xc83c>  // b.any
  40dd5c:	b	40dd1c <printf@plt+0xc81c>
  40dd60:	str	xzr, [x19]
  40dd64:	cbz	x0, 40ddf0 <printf@plt+0xc8f0>
  40dd68:	mov	x8, xzr
  40dd6c:	mov	x10, x19
  40dd70:	cbz	x8, 40ddc8 <printf@plt+0xc8c8>
  40dd74:	ldr	w9, [x0, #12]
  40dd78:	ldr	w11, [x8, #12]
  40dd7c:	mov	x10, x19
  40dd80:	cmp	w9, w11
  40dd84:	b.lt	40ddc4 <printf@plt+0xc8c4>  // b.tstop
  40dd88:	cmp	w9, w11
  40dd8c:	b.ne	40dda0 <printf@plt+0xc8a0>  // b.any
  40dd90:	ldr	w11, [x0, #8]
  40dd94:	ldr	w12, [x8, #8]
  40dd98:	cmp	w11, w12
  40dd9c:	b.gt	40ddc4 <printf@plt+0xc8c4>
  40dda0:	ldr	x12, [x8]
  40dda4:	cbz	x12, 40ddc0 <printf@plt+0xc8c0>
  40dda8:	ldr	w11, [x12, #12]
  40ddac:	mov	x10, x8
  40ddb0:	mov	x8, x12
  40ddb4:	cmp	w9, w11
  40ddb8:	b.ge	40dd88 <printf@plt+0xc888>  // b.tcont
  40ddbc:	b	40ddc4 <printf@plt+0xc8c4>
  40ddc0:	mov	x10, x8
  40ddc4:	ldr	x8, [x10]
  40ddc8:	ldr	x9, [x0]
  40ddcc:	str	x8, [x0]
  40ddd0:	str	x0, [x10]
  40ddd4:	cbz	x9, 40ddf0 <printf@plt+0xc8f0>
  40ddd8:	ldr	x8, [x19]
  40dddc:	mov	x0, x9
  40dde0:	mov	x10, x19
  40dde4:	cbnz	x8, 40dd74 <printf@plt+0xc874>
  40dde8:	b	40ddc8 <printf@plt+0xc8c8>
  40ddec:	str	xzr, [x19]
  40ddf0:	ldp	x20, x19, [sp, #32]
  40ddf4:	ldr	x21, [sp, #16]
  40ddf8:	ldp	x29, x30, [sp], #48
  40ddfc:	ret
  40de00:	sub	sp, sp, #0x60
  40de04:	stp	x29, x30, [sp, #16]
  40de08:	stp	x26, x25, [sp, #32]
  40de0c:	stp	x24, x23, [sp, #48]
  40de10:	stp	x22, x21, [sp, #64]
  40de14:	stp	x20, x19, [sp, #80]
  40de18:	add	x29, sp, #0x10
  40de1c:	ldr	w8, [x0, #4]
  40de20:	mov	x19, x0
  40de24:	cmp	w8, #0x1
  40de28:	b.lt	40de44 <printf@plt+0xc944>  // b.tstop
  40de2c:	ldr	x9, [x19, #128]
  40de30:	cmp	w8, #0x1
  40de34:	b.ne	40de4c <printf@plt+0xc94c>  // b.any
  40de38:	mov	x10, xzr
  40de3c:	mov	w20, wzr
  40de40:	b	40de8c <printf@plt+0xc98c>
  40de44:	mov	w20, wzr
  40de48:	b	40dea8 <printf@plt+0xc9a8>
  40de4c:	and	x10, x8, #0xfffffffe
  40de50:	mov	w11, wzr
  40de54:	mov	w12, wzr
  40de58:	add	x13, x9, #0x1
  40de5c:	mov	x14, x10
  40de60:	ldurb	w15, [x13, #-1]
  40de64:	ldrb	w16, [x13], #2
  40de68:	cmp	w15, #0x0
  40de6c:	cinc	w11, w11, ne  // ne = any
  40de70:	cmp	w16, #0x0
  40de74:	cinc	w12, w12, ne  // ne = any
  40de78:	subs	x14, x14, #0x2
  40de7c:	b.ne	40de60 <printf@plt+0xc960>  // b.any
  40de80:	cmp	x10, x8
  40de84:	add	w20, w12, w11
  40de88:	b.eq	40dea8 <printf@plt+0xc9a8>  // b.none
  40de8c:	sub	x8, x8, x10
  40de90:	add	x9, x9, x10
  40de94:	ldrb	w10, [x9], #1
  40de98:	cmp	w10, #0x0
  40de9c:	cinc	w20, w20, ne  // ne = any
  40dea0:	subs	x8, x8, #0x1
  40dea4:	b.ne	40de94 <printf@plt+0xc994>  // b.any
  40dea8:	adrp	x26, 428000 <_Znam@GLIBCXX_3.4>
  40deac:	ldr	x3, [x26, #432]
  40deb0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40deb4:	add	x0, x0, #0x9f6
  40deb8:	mov	w1, #0x19                  	// #25
  40debc:	mov	w2, #0x1                   	// #1
  40dec0:	bl	401490 <fwrite@plt>
  40dec4:	ldr	w8, [x19, #4]
  40dec8:	cmp	w8, #0x1
  40decc:	b.lt	40df58 <printf@plt+0xca58>  // b.tstop
  40ded0:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40ded4:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40ded8:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2e18>
  40dedc:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40dee0:	mov	x21, xzr
  40dee4:	add	x22, x22, #0x23a
  40dee8:	add	x23, x23, #0x8bf
  40deec:	add	x24, x24, #0xa10
  40def0:	add	x25, x25, #0x1d8
  40def4:	b	40df04 <printf@plt+0xca04>
  40def8:	add	x21, x21, #0x1
  40defc:	cmp	x21, w8, sxtw
  40df00:	b.ge	40df58 <printf@plt+0xca58>  // b.tcont
  40df04:	ldr	x9, [x19, #128]
  40df08:	ldrb	w9, [x9, x21]
  40df0c:	cbnz	w9, 40def8 <printf@plt+0xc9f8>
  40df10:	mov	x0, x22
  40df14:	mov	x1, x23
  40df18:	mov	w2, w21
  40df1c:	bl	401340 <sprintf@plt>
  40df20:	mov	x0, sp
  40df24:	mov	x1, x22
  40df28:	bl	411278 <_ZdlPvm@@Base+0x90>
  40df2c:	mov	x1, sp
  40df30:	mov	x0, x24
  40df34:	mov	x2, x25
  40df38:	mov	x3, x25
  40df3c:	mov	x4, x25
  40df40:	mov	x5, x25
  40df44:	bl	405e4c <printf@plt+0x494c>
  40df48:	mov	x0, sp
  40df4c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40df50:	ldr	w8, [x19, #4]
  40df54:	b	40def8 <printf@plt+0xc9f8>
  40df58:	ldr	w0, [x19, #112]
  40df5c:	cbz	w0, 40df94 <printf@plt+0xca94>
  40df60:	mov	x8, sp
  40df64:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40df68:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40df6c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40df70:	add	x2, x2, #0x1d8
  40df74:	add	x0, x0, #0xa18
  40df78:	mov	x1, sp
  40df7c:	mov	x3, x2
  40df80:	mov	x4, x2
  40df84:	mov	x5, x2
  40df88:	bl	405e4c <printf@plt+0x494c>
  40df8c:	mov	x0, sp
  40df90:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40df94:	ldr	x1, [x26, #432]
  40df98:	mov	w0, #0xa                   	// #10
  40df9c:	bl	401390 <fputc@plt>
  40dfa0:	ldr	x3, [x26, #432]
  40dfa4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40dfa8:	add	x0, x0, #0xa1d
  40dfac:	mov	w1, #0x16                  	// #22
  40dfb0:	mov	w2, #0x1                   	// #1
  40dfb4:	bl	401490 <fwrite@plt>
  40dfb8:	ldr	x8, [x19, #40]
  40dfbc:	ldr	x0, [x8, #24]
  40dfc0:	ldr	w1, [x8, #16]
  40dfc4:	bl	405aec <printf@plt+0x45ec>
  40dfc8:	ldrb	w8, [x19, #120]
  40dfcc:	tbnz	w8, #7, 40e030 <printf@plt+0xcb30>
  40dfd0:	ldr	x3, [x26, #432]
  40dfd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40dfd8:	add	x0, x0, #0xa34
  40dfdc:	mov	w1, #0x19                  	// #25
  40dfe0:	mov	w2, #0x1                   	// #1
  40dfe4:	bl	401490 <fwrite@plt>
  40dfe8:	ldr	x3, [x26, #432]
  40dfec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40dff0:	add	x0, x0, #0xa4e
  40dff4:	mov	w1, #0x56                  	// #86
  40dff8:	mov	w2, #0x1                   	// #1
  40dffc:	bl	401490 <fwrite@plt>
  40e000:	ldr	x3, [x26, #432]
  40e004:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40e008:	add	x0, x0, #0x19f
  40e00c:	mov	w1, #0x18                  	// #24
  40e010:	mov	w2, #0x1                   	// #1
  40e014:	bl	401490 <fwrite@plt>
  40e018:	ldr	x3, [x26, #432]
  40e01c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e020:	add	x0, x0, #0xaa5
  40e024:	mov	w1, #0xe                   	// #14
  40e028:	mov	w2, #0x1                   	// #1
  40e02c:	bl	401490 <fwrite@plt>
  40e030:	ldr	x3, [x26, #432]
  40e034:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40e038:	add	x0, x0, #0x1e6
  40e03c:	mov	w1, #0x4                   	// #4
  40e040:	mov	w2, #0x1                   	// #1
  40e044:	bl	401490 <fwrite@plt>
  40e048:	cmp	w20, #0x1
  40e04c:	b.le	40e088 <printf@plt+0xcb88>
  40e050:	mov	x8, sp
  40e054:	mov	w0, w20
  40e058:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40e05c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e060:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e064:	add	x2, x2, #0x1d8
  40e068:	add	x0, x0, #0xab4
  40e06c:	mov	x1, sp
  40e070:	mov	x3, x2
  40e074:	mov	x4, x2
  40e078:	mov	x5, x2
  40e07c:	bl	405e4c <printf@plt+0x494c>
  40e080:	mov	x0, sp
  40e084:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e088:	ldr	w8, [x19, #4]
  40e08c:	cmp	w8, #0x1
  40e090:	b.lt	40e11c <printf@plt+0xcc1c>  // b.tstop
  40e094:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e098:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  40e09c:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40e0a0:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e0a4:	mov	x20, xzr
  40e0a8:	add	x21, x21, #0x23a
  40e0ac:	add	x22, x22, #0x8bf
  40e0b0:	add	x23, x23, #0xad0
  40e0b4:	add	x24, x24, #0x1d8
  40e0b8:	b	40e0c8 <printf@plt+0xcbc8>
  40e0bc:	add	x20, x20, #0x1
  40e0c0:	cmp	x20, w8, sxtw
  40e0c4:	b.ge	40e11c <printf@plt+0xcc1c>  // b.tcont
  40e0c8:	ldr	x9, [x19, #128]
  40e0cc:	ldrb	w9, [x9, x20]
  40e0d0:	cbz	w9, 40e0bc <printf@plt+0xcbbc>
  40e0d4:	mov	x0, x21
  40e0d8:	mov	x1, x22
  40e0dc:	mov	w2, w20
  40e0e0:	bl	401340 <sprintf@plt>
  40e0e4:	mov	x0, sp
  40e0e8:	mov	x1, x21
  40e0ec:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e0f0:	mov	x1, sp
  40e0f4:	mov	x0, x23
  40e0f8:	mov	x2, x24
  40e0fc:	mov	x3, x24
  40e100:	mov	x4, x24
  40e104:	mov	x5, x24
  40e108:	bl	405e4c <printf@plt+0x494c>
  40e10c:	mov	x0, sp
  40e110:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e114:	ldr	w8, [x19, #4]
  40e118:	b	40e0bc <printf@plt+0xcbbc>
  40e11c:	ldp	x20, x19, [sp, #80]
  40e120:	ldp	x22, x21, [sp, #64]
  40e124:	ldp	x24, x23, [sp, #48]
  40e128:	ldp	x26, x25, [sp, #32]
  40e12c:	ldp	x29, x30, [sp, #16]
  40e130:	add	sp, sp, #0x60
  40e134:	ret
  40e138:	b	40e144 <printf@plt+0xcc44>
  40e13c:	b	40e144 <printf@plt+0xcc44>
  40e140:	b	40e144 <printf@plt+0xcc44>
  40e144:	mov	x19, x0
  40e148:	mov	x0, sp
  40e14c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e150:	mov	x0, x19
  40e154:	bl	4014a0 <_Unwind_Resume@plt>
  40e158:	ldrb	w8, [x0, #120]
  40e15c:	tst	w8, #0x1c
  40e160:	b.eq	40e1ac <printf@plt+0xccac>  // b.none
  40e164:	movi	v0.2s, #0x1
  40e168:	str	d0, [x0, #104]
  40e16c:	ldp	w8, w9, [x0, #104]
  40e170:	ldrsw	x11, [x0, #4]
  40e174:	add	w8, w9, w8
  40e178:	cmp	w11, #0x1
  40e17c:	str	w8, [x0, #112]
  40e180:	b.le	40e1a8 <printf@plt+0xcca8>
  40e184:	ldr	x10, [x0, #88]
  40e188:	mov	x9, xzr
  40e18c:	sub	x11, x11, #0x1
  40e190:	ldr	w12, [x10, x9, lsl #2]
  40e194:	add	x9, x9, #0x1
  40e198:	cmp	x9, x11
  40e19c:	add	w8, w8, w12
  40e1a0:	str	w8, [x0, #112]
  40e1a4:	b.lt	40e190 <printf@plt+0xcc90>  // b.tstop
  40e1a8:	ret
  40e1ac:	ldr	w8, [x0]
  40e1b0:	cmp	w8, #0x1
  40e1b4:	b.lt	40e16c <printf@plt+0xcc6c>  // b.tstop
  40e1b8:	ldr	x10, [x0, #64]
  40e1bc:	ldrsw	x11, [x0, #4]
  40e1c0:	mov	x9, xzr
  40e1c4:	mov	w12, #0x1                   	// #1
  40e1c8:	b	40e1d8 <printf@plt+0xccd8>
  40e1cc:	add	x9, x9, #0x1
  40e1d0:	cmp	x9, x8
  40e1d4:	b.cs	40e16c <printf@plt+0xcc6c>  // b.hs, b.nlast
  40e1d8:	ldr	x13, [x10, x9, lsl #3]
  40e1dc:	ldrb	w14, [x13]
  40e1e0:	cbz	w14, 40e1e8 <printf@plt+0xcce8>
  40e1e4:	str	w12, [x0, #104]
  40e1e8:	ldrb	w13, [x13, x11]
  40e1ec:	cbz	w13, 40e1cc <printf@plt+0xcccc>
  40e1f0:	str	w12, [x0, #108]
  40e1f4:	b	40e1cc <printf@plt+0xcccc>
  40e1f8:	sub	sp, sp, #0x60
  40e1fc:	stp	x29, x30, [sp, #16]
  40e200:	str	x25, [sp, #32]
  40e204:	stp	x24, x23, [sp, #48]
  40e208:	stp	x22, x21, [sp, #64]
  40e20c:	stp	x20, x19, [sp, #80]
  40e210:	add	x29, sp, #0x10
  40e214:	adrp	x25, 428000 <_Znam@GLIBCXX_3.4>
  40e218:	ldr	x3, [x25, #432]
  40e21c:	mov	x19, x0
  40e220:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e224:	add	x0, x0, #0xaec
  40e228:	mov	w1, #0x16                  	// #22
  40e22c:	mov	w2, #0x1                   	// #1
  40e230:	bl	401490 <fwrite@plt>
  40e234:	ldr	w8, [x19, #4]
  40e238:	cmp	w8, #0x1
  40e23c:	b.lt	40e2b4 <printf@plt+0xcdb4>  // b.tstop
  40e240:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e244:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  40e248:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40e24c:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e250:	mov	w20, wzr
  40e254:	add	x21, x21, #0x23a
  40e258:	add	x22, x22, #0x8bf
  40e25c:	add	x23, x23, #0xa10
  40e260:	add	x24, x24, #0x1d8
  40e264:	mov	x0, x21
  40e268:	mov	x1, x22
  40e26c:	mov	w2, w20
  40e270:	bl	401340 <sprintf@plt>
  40e274:	mov	x0, sp
  40e278:	mov	x1, x21
  40e27c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e280:	mov	x1, sp
  40e284:	mov	x0, x23
  40e288:	mov	x2, x24
  40e28c:	mov	x3, x24
  40e290:	mov	x4, x24
  40e294:	mov	x5, x24
  40e298:	bl	405e4c <printf@plt+0x494c>
  40e29c:	mov	x0, sp
  40e2a0:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e2a4:	ldr	w8, [x19, #4]
  40e2a8:	add	w20, w20, #0x1
  40e2ac:	cmp	w20, w8
  40e2b0:	b.lt	40e264 <printf@plt+0xcd64>  // b.tstop
  40e2b4:	ldr	w0, [x19, #112]
  40e2b8:	mov	x8, sp
  40e2bc:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40e2c0:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e2c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e2c8:	add	x2, x2, #0x1d8
  40e2cc:	add	x0, x0, #0x9a5
  40e2d0:	mov	x1, sp
  40e2d4:	mov	x3, x2
  40e2d8:	mov	x4, x2
  40e2dc:	mov	x5, x2
  40e2e0:	bl	405e4c <printf@plt+0x494c>
  40e2e4:	mov	x0, sp
  40e2e8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e2ec:	ldr	x3, [x25, #432]
  40e2f0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e2f4:	add	x0, x0, #0xb03
  40e2f8:	mov	w1, #0x14                  	// #20
  40e2fc:	mov	w2, #0x1                   	// #1
  40e300:	bl	401490 <fwrite@plt>
  40e304:	ldr	x8, [x19, #40]
  40e308:	ldr	x0, [x8, #24]
  40e30c:	ldr	w1, [x8, #16]
  40e310:	bl	405aec <printf@plt+0x45ec>
  40e314:	ldrb	w8, [x19, #120]
  40e318:	tbnz	w8, #7, 40e34c <printf@plt+0xce4c>
  40e31c:	ldr	x3, [x25, #432]
  40e320:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e324:	add	x0, x0, #0xa34
  40e328:	mov	w1, #0x19                  	// #25
  40e32c:	mov	w2, #0x1                   	// #1
  40e330:	bl	401490 <fwrite@plt>
  40e334:	ldr	x3, [x25, #432]
  40e338:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e33c:	add	x0, x0, #0xb18
  40e340:	mov	w1, #0x63                  	// #99
  40e344:	mov	w2, #0x1                   	// #1
  40e348:	bl	401490 <fwrite@plt>
  40e34c:	ldr	x3, [x25, #432]
  40e350:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e354:	add	x0, x0, #0xb7c
  40e358:	mov	w1, #0x1c                  	// #28
  40e35c:	mov	w2, #0x1                   	// #1
  40e360:	bl	401490 <fwrite@plt>
  40e364:	ldr	x8, [x19, #40]
  40e368:	ldr	x0, [x8, #24]
  40e36c:	ldr	w1, [x8, #16]
  40e370:	bl	405aec <printf@plt+0x45ec>
  40e374:	ldrb	w8, [x19, #120]
  40e378:	tbnz	w8, #7, 40e3ac <printf@plt+0xceac>
  40e37c:	ldr	x3, [x25, #432]
  40e380:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e384:	add	x0, x0, #0xb99
  40e388:	mov	w1, #0x69                  	// #105
  40e38c:	mov	w2, #0x1                   	// #1
  40e390:	bl	401490 <fwrite@plt>
  40e394:	ldr	x3, [x25, #432]
  40e398:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40e39c:	add	x0, x0, #0x19f
  40e3a0:	mov	w1, #0x18                  	// #24
  40e3a4:	mov	w2, #0x1                   	// #1
  40e3a8:	bl	401490 <fwrite@plt>
  40e3ac:	ldr	x3, [x25, #432]
  40e3b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40e3b4:	add	x0, x0, #0x1e6
  40e3b8:	mov	w1, #0x4                   	// #4
  40e3bc:	mov	w2, #0x1                   	// #1
  40e3c0:	bl	401490 <fwrite@plt>
  40e3c4:	ldp	x20, x19, [sp, #80]
  40e3c8:	ldp	x22, x21, [sp, #64]
  40e3cc:	ldp	x24, x23, [sp, #48]
  40e3d0:	ldr	x25, [sp, #32]
  40e3d4:	ldp	x29, x30, [sp, #16]
  40e3d8:	add	sp, sp, #0x60
  40e3dc:	ret
  40e3e0:	b	40e3e4 <printf@plt+0xcee4>
  40e3e4:	mov	x19, x0
  40e3e8:	mov	x0, sp
  40e3ec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e3f0:	mov	x0, x19
  40e3f4:	bl	4014a0 <_Unwind_Resume@plt>
  40e3f8:	sub	sp, sp, #0x90
  40e3fc:	stp	x29, x30, [sp, #48]
  40e400:	stp	x28, x27, [sp, #64]
  40e404:	stp	x26, x25, [sp, #80]
  40e408:	stp	x24, x23, [sp, #96]
  40e40c:	stp	x22, x21, [sp, #112]
  40e410:	stp	x20, x19, [sp, #128]
  40e414:	add	x29, sp, #0x30
  40e418:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e41c:	add	x20, x20, #0x2d7
  40e420:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e424:	mov	x19, x0
  40e428:	add	x1, x1, #0x8f0
  40e42c:	mov	x0, x20
  40e430:	mov	w2, wzr
  40e434:	bl	401340 <sprintf@plt>
  40e438:	sub	x0, x29, #0x10
  40e43c:	mov	x1, x20
  40e440:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e444:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e448:	adrp	x0, 413000 <_ZdlPvm@@Base+0x1e18>
  40e44c:	add	x2, x2, #0x1d8
  40e450:	add	x0, x0, #0xbba
  40e454:	sub	x1, x29, #0x10
  40e458:	mov	x3, x2
  40e45c:	mov	x4, x2
  40e460:	mov	x5, x2
  40e464:	bl	405e4c <printf@plt+0x494c>
  40e468:	sub	x0, x29, #0x10
  40e46c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e470:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e474:	add	x20, x20, #0x2bb
  40e478:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e47c:	add	x1, x1, #0x8e4
  40e480:	mov	x0, x20
  40e484:	mov	w2, wzr
  40e488:	bl	401340 <sprintf@plt>
  40e48c:	sub	x0, x29, #0x10
  40e490:	mov	x1, x20
  40e494:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e498:	ldr	w0, [x19, #104]
  40e49c:	add	x8, sp, #0x10
  40e4a0:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40e4a4:	adrp	x3, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e4a8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e4ac:	add	x3, x3, #0x1d8
  40e4b0:	add	x0, x0, #0xc03
  40e4b4:	sub	x1, x29, #0x10
  40e4b8:	add	x2, sp, #0x10
  40e4bc:	mov	x4, x3
  40e4c0:	mov	x5, x3
  40e4c4:	bl	405e4c <printf@plt+0x494c>
  40e4c8:	add	x0, sp, #0x10
  40e4cc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e4d0:	sub	x0, x29, #0x10
  40e4d4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e4d8:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e4dc:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  40e4e0:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e4e4:	adrp	x24, 414000 <_ZdlPvm@@Base+0x2e18>
  40e4e8:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e4ec:	adrp	x28, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e4f0:	adrp	x26, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e4f4:	mov	x20, xzr
  40e4f8:	add	x21, x21, #0x2c9
  40e4fc:	add	x22, x22, #0x8ea
  40e500:	add	x23, x23, #0x2bb
  40e504:	add	x24, x24, #0x8e4
  40e508:	add	x25, x25, #0x23a
  40e50c:	add	x28, x28, #0x1d8
  40e510:	add	x26, x26, #0x2d7
  40e514:	mov	x0, x21
  40e518:	mov	x1, x22
  40e51c:	mov	w2, w20
  40e520:	bl	401340 <sprintf@plt>
  40e524:	sub	x0, x29, #0x10
  40e528:	mov	x1, x21
  40e52c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e530:	mov	x0, x23
  40e534:	mov	x1, x24
  40e538:	mov	w2, w20
  40e53c:	bl	401340 <sprintf@plt>
  40e540:	add	x0, sp, #0x10
  40e544:	mov	x1, x23
  40e548:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e54c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e550:	mov	x0, x25
  40e554:	add	x1, x1, #0x8bf
  40e558:	mov	w2, w20
  40e55c:	bl	401340 <sprintf@plt>
  40e560:	mov	x0, sp
  40e564:	mov	x1, x25
  40e568:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e56c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e570:	sub	x1, x29, #0x10
  40e574:	add	x2, sp, #0x10
  40e578:	mov	x3, sp
  40e57c:	add	x0, x0, #0xc17
  40e580:	mov	x4, x28
  40e584:	mov	x5, x28
  40e588:	bl	405e4c <printf@plt+0x494c>
  40e58c:	mov	x0, sp
  40e590:	add	x27, x20, #0x1
  40e594:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e598:	add	x0, sp, #0x10
  40e59c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e5a0:	sub	x0, x29, #0x10
  40e5a4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e5a8:	ldrsw	x2, [x19, #4]
  40e5ac:	cmp	x27, x2
  40e5b0:	b.ge	40e6d0 <printf@plt+0xd1d0>  // b.tcont
  40e5b4:	add	x27, x20, #0x1
  40e5b8:	mov	x0, x23
  40e5bc:	mov	x1, x24
  40e5c0:	mov	w2, w27
  40e5c4:	bl	401340 <sprintf@plt>
  40e5c8:	sub	x0, x29, #0x10
  40e5cc:	mov	x1, x23
  40e5d0:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e5d4:	mov	x0, x21
  40e5d8:	mov	x1, x22
  40e5dc:	mov	w2, w20
  40e5e0:	bl	401340 <sprintf@plt>
  40e5e4:	add	x0, sp, #0x10
  40e5e8:	mov	x1, x21
  40e5ec:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e5f0:	ldr	x8, [x19, #88]
  40e5f4:	ldr	w0, [x8, x20, lsl #2]
  40e5f8:	mov	x8, sp
  40e5fc:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40e600:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e604:	sub	x1, x29, #0x10
  40e608:	add	x2, sp, #0x10
  40e60c:	mov	x3, sp
  40e610:	add	x0, x0, #0xc2d
  40e614:	mov	x4, x28
  40e618:	mov	x5, x28
  40e61c:	bl	405e4c <printf@plt+0x494c>
  40e620:	mov	x0, sp
  40e624:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e628:	add	x0, sp, #0x10
  40e62c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e630:	sub	x0, x29, #0x10
  40e634:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e638:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e63c:	mov	x0, x26
  40e640:	add	x1, x1, #0x8f0
  40e644:	mov	w2, w27
  40e648:	bl	401340 <sprintf@plt>
  40e64c:	sub	x0, x29, #0x10
  40e650:	mov	x1, x26
  40e654:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e658:	mov	x0, x21
  40e65c:	mov	x1, x22
  40e660:	mov	w2, w20
  40e664:	bl	401340 <sprintf@plt>
  40e668:	add	x0, sp, #0x10
  40e66c:	mov	x1, x21
  40e670:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e674:	mov	x0, x23
  40e678:	mov	x1, x24
  40e67c:	mov	w2, w27
  40e680:	bl	401340 <sprintf@plt>
  40e684:	mov	x0, sp
  40e688:	mov	x1, x23
  40e68c:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e690:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e694:	sub	x1, x29, #0x10
  40e698:	add	x2, sp, #0x10
  40e69c:	mov	x3, sp
  40e6a0:	add	x0, x0, #0xc4a
  40e6a4:	mov	x4, x28
  40e6a8:	mov	x5, x28
  40e6ac:	bl	405e4c <printf@plt+0x494c>
  40e6b0:	mov	x0, sp
  40e6b4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e6b8:	add	x0, sp, #0x10
  40e6bc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e6c0:	sub	x0, x29, #0x10
  40e6c4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e6c8:	add	x20, x20, #0x1
  40e6cc:	b	40e514 <printf@plt+0xd014>
  40e6d0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e6d4:	add	x21, x21, #0x2d7
  40e6d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e6dc:	add	x1, x1, #0x8f0
  40e6e0:	mov	x0, x21
  40e6e4:	bl	401340 <sprintf@plt>
  40e6e8:	sub	x0, x29, #0x10
  40e6ec:	mov	x1, x21
  40e6f0:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e6f4:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e6f8:	add	x21, x21, #0x2c9
  40e6fc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e700:	add	x1, x1, #0x8ea
  40e704:	mov	x0, x21
  40e708:	mov	w2, w20
  40e70c:	bl	401340 <sprintf@plt>
  40e710:	add	x0, sp, #0x10
  40e714:	mov	x1, x21
  40e718:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e71c:	ldr	w0, [x19, #108]
  40e720:	mov	x8, sp
  40e724:	bl	411e0c <_ZdlPvm@@Base+0xc24>
  40e728:	adrp	x4, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e72c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e730:	add	x4, x4, #0x1d8
  40e734:	add	x0, x0, #0xc2d
  40e738:	sub	x1, x29, #0x10
  40e73c:	add	x2, sp, #0x10
  40e740:	mov	x3, sp
  40e744:	mov	x5, x4
  40e748:	bl	405e4c <printf@plt+0x494c>
  40e74c:	mov	x0, sp
  40e750:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e754:	add	x0, sp, #0x10
  40e758:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e75c:	sub	x0, x29, #0x10
  40e760:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e764:	ldr	w2, [x19, #4]
  40e768:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e76c:	add	x20, x20, #0x2d7
  40e770:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e774:	add	x1, x1, #0x8f0
  40e778:	mov	x0, x20
  40e77c:	bl	401340 <sprintf@plt>
  40e780:	sub	x0, x29, #0x10
  40e784:	mov	x1, x20
  40e788:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e78c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e790:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e794:	add	x2, x2, #0x1d8
  40e798:	add	x0, x0, #0xc62
  40e79c:	sub	x1, x29, #0x10
  40e7a0:	mov	x3, x2
  40e7a4:	mov	x4, x2
  40e7a8:	mov	x5, x2
  40e7ac:	bl	405e4c <printf@plt+0x494c>
  40e7b0:	sub	x0, x29, #0x10
  40e7b4:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e7b8:	ldrb	w8, [x19, #120]
  40e7bc:	tbz	w8, #4, 40e868 <printf@plt+0xd368>
  40e7c0:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e7c4:	add	x20, x20, #0x2d7
  40e7c8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e7cc:	add	x1, x1, #0x8f0
  40e7d0:	mov	x0, x20
  40e7d4:	mov	w2, wzr
  40e7d8:	bl	401340 <sprintf@plt>
  40e7dc:	sub	x0, x29, #0x10
  40e7e0:	mov	x1, x20
  40e7e4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e7e8:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e7ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e7f0:	add	x2, x2, #0x1d8
  40e7f4:	add	x0, x0, #0xc71
  40e7f8:	sub	x1, x29, #0x10
  40e7fc:	mov	x3, x2
  40e800:	mov	x4, x2
  40e804:	mov	x5, x2
  40e808:	bl	405e4c <printf@plt+0x494c>
  40e80c:	sub	x0, x29, #0x10
  40e810:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e814:	ldr	w2, [x19, #4]
  40e818:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e81c:	add	x19, x19, #0x2d7
  40e820:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40e824:	add	x1, x1, #0x8f0
  40e828:	mov	x0, x19
  40e82c:	bl	401340 <sprintf@plt>
  40e830:	sub	x0, x29, #0x10
  40e834:	mov	x1, x19
  40e838:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e83c:	adrp	x2, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e840:	adrp	x0, 414000 <_ZdlPvm@@Base+0x2e18>
  40e844:	add	x2, x2, #0x1d8
  40e848:	add	x0, x0, #0xc7d
  40e84c:	sub	x1, x29, #0x10
  40e850:	mov	x3, x2
  40e854:	mov	x4, x2
  40e858:	mov	x5, x2
  40e85c:	bl	405e4c <printf@plt+0x494c>
  40e860:	sub	x0, x29, #0x10
  40e864:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e868:	ldp	x20, x19, [sp, #128]
  40e86c:	ldp	x22, x21, [sp, #112]
  40e870:	ldp	x24, x23, [sp, #96]
  40e874:	ldp	x26, x25, [sp, #80]
  40e878:	ldp	x28, x27, [sp, #64]
  40e87c:	ldp	x29, x30, [sp, #48]
  40e880:	add	sp, sp, #0x90
  40e884:	ret
  40e888:	mov	x19, x0
  40e88c:	b	40e900 <printf@plt+0xd400>
  40e890:	mov	x19, x0
  40e894:	b	40e900 <printf@plt+0xd400>
  40e898:	mov	x19, x0
  40e89c:	b	40e900 <printf@plt+0xd400>
  40e8a0:	b	40e8e4 <printf@plt+0xd3e4>
  40e8a4:	b	40e8f4 <printf@plt+0xd3f4>
  40e8a8:	mov	x19, x0
  40e8ac:	b	40e900 <printf@plt+0xd400>
  40e8b0:	b	40e8f4 <printf@plt+0xd3f4>
  40e8b4:	mov	x19, x0
  40e8b8:	b	40e900 <printf@plt+0xd400>
  40e8bc:	mov	x19, x0
  40e8c0:	b	40e900 <printf@plt+0xd400>
  40e8c4:	b	40e8e4 <printf@plt+0xd3e4>
  40e8c8:	b	40e8f4 <printf@plt+0xd3f4>
  40e8cc:	mov	x19, x0
  40e8d0:	b	40e900 <printf@plt+0xd400>
  40e8d4:	b	40e8e4 <printf@plt+0xd3e4>
  40e8d8:	b	40e8f4 <printf@plt+0xd3f4>
  40e8dc:	mov	x19, x0
  40e8e0:	b	40e900 <printf@plt+0xd400>
  40e8e4:	mov	x19, x0
  40e8e8:	mov	x0, sp
  40e8ec:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e8f0:	b	40e8f8 <printf@plt+0xd3f8>
  40e8f4:	mov	x19, x0
  40e8f8:	add	x0, sp, #0x10
  40e8fc:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e900:	sub	x0, x29, #0x10
  40e904:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e908:	mov	x0, x19
  40e90c:	bl	4014a0 <_Unwind_Resume@plt>
  40e910:	mov	x19, x0
  40e914:	b	40e900 <printf@plt+0xd400>
  40e918:	sub	sp, sp, #0x70
  40e91c:	stp	x29, x30, [sp, #32]
  40e920:	stp	x26, x25, [sp, #48]
  40e924:	stp	x24, x23, [sp, #64]
  40e928:	stp	x22, x21, [sp, #80]
  40e92c:	stp	x20, x19, [sp, #96]
  40e930:	add	x29, sp, #0x20
  40e934:	ldr	w8, [x0, #4]
  40e938:	cmp	w8, #0x1
  40e93c:	b.lt	40eaf8 <printf@plt+0xd5f8>  // b.tstop
  40e940:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e944:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  40e948:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40e94c:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40e950:	adrp	x25, 414000 <_ZdlPvm@@Base+0x2e18>
  40e954:	mov	x19, x0
  40e958:	mov	x20, xzr
  40e95c:	mov	w26, #0xffffffff            	// #-1
  40e960:	add	x21, x21, #0x23a
  40e964:	add	x22, x22, #0x8bf
  40e968:	add	x23, x23, #0xc89
  40e96c:	add	x24, x24, #0x1d8
  40e970:	add	x25, x25, #0xc97
  40e974:	b	40e9bc <printf@plt+0xd4bc>
  40e978:	bl	401340 <sprintf@plt>
  40e97c:	add	x0, sp, #0x10
  40e980:	mov	x1, x21
  40e984:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e988:	add	x1, sp, #0x10
  40e98c:	mov	x0, x25
  40e990:	mov	x2, x24
  40e994:	mov	x3, x24
  40e998:	mov	x4, x24
  40e99c:	mov	x5, x24
  40e9a0:	bl	405e4c <printf@plt+0x494c>
  40e9a4:	add	x0, sp, #0x10
  40e9a8:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40e9ac:	ldrsw	x8, [x19, #4]
  40e9b0:	add	x20, x20, #0x1
  40e9b4:	cmp	x20, x8
  40e9b8:	b.ge	40ea14 <printf@plt+0xd514>  // b.tcont
  40e9bc:	ldr	x8, [x19, #96]
  40e9c0:	ldrb	w8, [x8, x20]
  40e9c4:	cbz	w8, 40e9ac <printf@plt+0xd4ac>
  40e9c8:	mov	x0, x21
  40e9cc:	mov	x1, x22
  40e9d0:	mov	w2, w20
  40e9d4:	tbz	w26, #31, 40e978 <printf@plt+0xd478>
  40e9d8:	bl	401340 <sprintf@plt>
  40e9dc:	add	x0, sp, #0x10
  40e9e0:	mov	x1, x21
  40e9e4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40e9e8:	add	x1, sp, #0x10
  40e9ec:	mov	x0, x23
  40e9f0:	mov	x2, x24
  40e9f4:	mov	x3, x24
  40e9f8:	mov	x4, x24
  40e9fc:	mov	x5, x24
  40ea00:	bl	405e4c <printf@plt+0x494c>
  40ea04:	add	x0, sp, #0x10
  40ea08:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40ea0c:	mov	w26, w20
  40ea10:	b	40e9ac <printf@plt+0xd4ac>
  40ea14:	tbnz	w26, #31, 40eaf8 <printf@plt+0xd5f8>
  40ea18:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40ea1c:	ldr	x1, [x8, #432]
  40ea20:	mov	w0, #0xa                   	// #10
  40ea24:	bl	4012b0 <putc@plt>
  40ea28:	ldr	w8, [x19, #4]
  40ea2c:	add	w9, w26, #0x1
  40ea30:	cmp	w9, w8
  40ea34:	b.ge	40eaf8 <printf@plt+0xd5f8>  // b.tcont
  40ea38:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40ea3c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x2e18>
  40ea40:	adrp	x23, 414000 <_ZdlPvm@@Base+0x2e18>
  40ea44:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40ea48:	mov	x25, xzr
  40ea4c:	mov	w20, w26
  40ea50:	sxtw	x26, w9
  40ea54:	add	x21, x21, #0x23a
  40ea58:	add	x22, x22, #0x8bf
  40ea5c:	add	x23, x23, #0xca0
  40ea60:	add	x24, x24, #0x1d8
  40ea64:	b	40ea8c <printf@plt+0xd58c>
  40ea68:	mov	x0, sp
  40ea6c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40ea70:	add	x0, sp, #0x10
  40ea74:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40ea78:	ldr	w8, [x19, #4]
  40ea7c:	add	x25, x25, #0x1
  40ea80:	add	x9, x26, x25
  40ea84:	cmp	x9, w8, sxtw
  40ea88:	b.ge	40eaf8 <printf@plt+0xd5f8>  // b.tcont
  40ea8c:	ldr	x9, [x19, #96]
  40ea90:	add	x9, x9, x26
  40ea94:	ldrb	w9, [x9, x25]
  40ea98:	cbz	w9, 40ea7c <printf@plt+0xd57c>
  40ea9c:	add	w8, w20, w25
  40eaa0:	add	w2, w8, #0x1
  40eaa4:	mov	x0, x21
  40eaa8:	mov	x1, x22
  40eaac:	bl	401340 <sprintf@plt>
  40eab0:	add	x0, sp, #0x10
  40eab4:	mov	x1, x21
  40eab8:	bl	411278 <_ZdlPvm@@Base+0x90>
  40eabc:	mov	x0, x21
  40eac0:	mov	x1, x22
  40eac4:	mov	w2, w20
  40eac8:	bl	401340 <sprintf@plt>
  40eacc:	mov	x0, sp
  40ead0:	mov	x1, x21
  40ead4:	bl	411278 <_ZdlPvm@@Base+0x90>
  40ead8:	add	x1, sp, #0x10
  40eadc:	mov	x2, sp
  40eae0:	mov	x0, x23
  40eae4:	mov	x3, x24
  40eae8:	mov	x4, x24
  40eaec:	mov	x5, x24
  40eaf0:	bl	405e4c <printf@plt+0x494c>
  40eaf4:	b	40ea68 <printf@plt+0xd568>
  40eaf8:	ldp	x20, x19, [sp, #96]
  40eafc:	ldp	x22, x21, [sp, #80]
  40eb00:	ldp	x24, x23, [sp, #64]
  40eb04:	ldp	x26, x25, [sp, #48]
  40eb08:	ldp	x29, x30, [sp, #32]
  40eb0c:	add	sp, sp, #0x70
  40eb10:	ret
  40eb14:	mov	x19, x0
  40eb18:	mov	x0, sp
  40eb1c:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40eb20:	b	40eb30 <printf@plt+0xd630>
  40eb24:	b	40eb2c <printf@plt+0xd62c>
  40eb28:	b	40eb2c <printf@plt+0xd62c>
  40eb2c:	mov	x19, x0
  40eb30:	add	x0, sp, #0x10
  40eb34:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40eb38:	mov	x0, x19
  40eb3c:	bl	4014a0 <_Unwind_Resume@plt>
  40eb40:	stp	x29, x30, [sp, #-64]!
  40eb44:	str	x23, [sp, #16]
  40eb48:	stp	x22, x21, [sp, #32]
  40eb4c:	stp	x20, x19, [sp, #48]
  40eb50:	mov	x29, sp
  40eb54:	ldr	x8, [x0, #72]
  40eb58:	mov	x19, x3
  40eb5c:	mov	x20, x0
  40eb60:	mov	w22, w1
  40eb64:	ldrb	w8, [x8, w1, sxtw]
  40eb68:	mov	w21, w2
  40eb6c:	cbz	w8, 40eba8 <printf@plt+0xd6a8>
  40eb70:	ldr	w9, [x20]
  40eb74:	sub	w9, w9, #0x1
  40eb78:	cmp	w9, w22
  40eb7c:	b.le	40eba8 <printf@plt+0xd6a8>
  40eb80:	adrp	x9, 414000 <_ZdlPvm@@Base+0x2e18>
  40eb84:	adrp	x10, 414000 <_ZdlPvm@@Base+0x2e18>
  40eb88:	add	x9, x9, #0xdb4
  40eb8c:	add	x10, x10, #0xda5
  40eb90:	cmp	w8, #0x2
  40eb94:	csel	x1, x10, x9, eq  // eq = none
  40eb98:	mov	x0, x19
  40eb9c:	bl	411420 <_ZdlPvm@@Base+0x238>
  40eba0:	add	w22, w22, #0x1
  40eba4:	b	40ebc4 <printf@plt+0xd6c4>
  40eba8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40ebac:	add	x1, x1, #0xb91
  40ebb0:	mov	x0, x19
  40ebb4:	bl	411420 <_ZdlPvm@@Base+0x238>
  40ebb8:	cbz	w22, 40ed90 <printf@plt+0xd890>
  40ebbc:	ldr	x23, [x20, #24]
  40ebc0:	cbnz	x23, 40ec14 <printf@plt+0xd714>
  40ebc4:	cmp	w21, #0x1
  40ebc8:	b.lt	40ec50 <printf@plt+0xd750>  // b.tstop
  40ebcc:	ldr	x8, [x20, #56]
  40ebd0:	add	x8, x8, w22, sxtw #3
  40ebd4:	ldur	x8, [x8, #-8]
  40ebd8:	add	x8, x8, w21, sxtw #3
  40ebdc:	ldur	x23, [x8, #-8]
  40ebe0:	cbz	x23, 40ec54 <printf@plt+0xd754>
  40ebe4:	ldp	w8, w9, [x23, #32]
  40ebe8:	cmp	w8, w9
  40ebec:	b.ne	40ec50 <printf@plt+0xd750>  // b.any
  40ebf0:	ldr	x8, [x23]
  40ebf4:	mov	x0, x23
  40ebf8:	ldr	x8, [x8, #64]
  40ebfc:	blr	x8
  40ec00:	cbz	x0, 40ecb8 <printf@plt+0xd7b8>
  40ec04:	mov	w23, #0x2                   	// #2
  40ec08:	b	40ec54 <printf@plt+0xd754>
  40ec0c:	ldr	x23, [x23, #8]
  40ec10:	cbz	x23, 40ebc4 <printf@plt+0xd6c4>
  40ec14:	ldr	w8, [x23, #16]
  40ec18:	cmp	w8, w22
  40ec1c:	b.gt	40ebc4 <printf@plt+0xd6c4>
  40ec20:	b.ne	40ec0c <printf@plt+0xd70c>  // b.any
  40ec24:	ldr	x8, [x23]
  40ec28:	mov	x0, x23
  40ec2c:	ldr	x8, [x8, #24]
  40ec30:	blr	x8
  40ec34:	cbnz	w0, 40ed90 <printf@plt+0xd890>
  40ec38:	ldr	x8, [x23]
  40ec3c:	mov	x0, x23
  40ec40:	ldr	x8, [x8, #32]
  40ec44:	blr	x8
  40ec48:	cbz	w0, 40ec0c <printf@plt+0xd70c>
  40ec4c:	b	40ed90 <printf@plt+0xd890>
  40ec50:	mov	w23, wzr
  40ec54:	ldr	w8, [x20, #4]
  40ec58:	cmp	w8, w21
  40ec5c:	b.le	40eca0 <printf@plt+0xd7a0>
  40ec60:	ldr	x8, [x20, #56]
  40ec64:	sxtw	x9, w22
  40ec68:	sub	x22, x9, #0x1
  40ec6c:	ldr	x8, [x8, x22, lsl #3]
  40ec70:	ldr	x21, [x8, w21, sxtw #3]
  40ec74:	cbz	x21, 40ecec <printf@plt+0xd7ec>
  40ec78:	ldp	w8, w9, [x21, #32]
  40ec7c:	cmp	w8, w9
  40ec80:	b.ne	40ecb0 <printf@plt+0xd7b0>  // b.any
  40ec84:	ldr	x8, [x21]
  40ec88:	mov	x0, x21
  40ec8c:	ldr	x8, [x8, #64]
  40ec90:	blr	x8
  40ec94:	cbz	x0, 40ecd4 <printf@plt+0xd7d4>
  40ec98:	mov	w21, #0x2                   	// #2
  40ec9c:	b	40ecec <printf@plt+0xd7ec>
  40eca0:	sub	w8, w22, #0x1
  40eca4:	mov	w21, wzr
  40eca8:	sxtw	x22, w8
  40ecac:	b	40ecec <printf@plt+0xd7ec>
  40ecb0:	mov	w21, wzr
  40ecb4:	b	40ecec <printf@plt+0xd7ec>
  40ecb8:	ldr	x8, [x23]
  40ecbc:	mov	x0, x23
  40ecc0:	ldr	x8, [x8, #56]
  40ecc4:	blr	x8
  40ecc8:	cmp	x0, #0x0
  40eccc:	cset	w23, ne  // ne = any
  40ecd0:	b	40ec54 <printf@plt+0xd754>
  40ecd4:	ldr	x8, [x21]
  40ecd8:	mov	x0, x21
  40ecdc:	ldr	x8, [x8, #56]
  40ece0:	blr	x8
  40ece4:	cmp	x0, #0x0
  40ece8:	cset	w21, ne  // ne = any
  40ecec:	ldr	x8, [x20, #72]
  40ecf0:	ldrb	w8, [x8, x22]
  40ecf4:	cmp	w8, #0x2
  40ecf8:	b.eq	40ed54 <printf@plt+0xd854>  // b.none
  40ecfc:	cbnz	w8, 40ed90 <printf@plt+0xd890>
  40ed00:	orr	w8, w21, w23
  40ed04:	cbz	w8, 40ed90 <printf@plt+0xd890>
  40ed08:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40ed0c:	add	x1, x1, #0xdcc
  40ed10:	mov	x0, x19
  40ed14:	bl	4115f4 <_ZdlPvm@@Base+0x40c>
  40ed18:	cmp	w23, #0x2
  40ed1c:	b.ne	40ed28 <printf@plt+0xd828>  // b.any
  40ed20:	cmp	w21, #0x2
  40ed24:	b.ne	40eda4 <printf@plt+0xd8a4>  // b.any
  40ed28:	cmp	w23, #0x2
  40ed2c:	b.eq	40ed38 <printf@plt+0xd838>  // b.none
  40ed30:	cmp	w21, #0x2
  40ed34:	b.eq	40eda4 <printf@plt+0xd8a4>  // b.none
  40ed38:	cmp	w23, #0x2
  40ed3c:	b.ne	40ed90 <printf@plt+0xd890>  // b.any
  40ed40:	cmp	w21, #0x2
  40ed44:	b.ne	40ed90 <printf@plt+0xd890>  // b.any
  40ed48:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40ed4c:	add	x1, x1, #0xf0f
  40ed50:	b	40edac <printf@plt+0xd8ac>
  40ed54:	cmp	w23, #0x2
  40ed58:	b.ne	40ed64 <printf@plt+0xd864>  // b.any
  40ed5c:	cmp	w21, #0x2
  40ed60:	b.ne	40ed74 <printf@plt+0xd874>  // b.any
  40ed64:	cmp	w23, #0x2
  40ed68:	b.eq	40ed80 <printf@plt+0xd880>  // b.none
  40ed6c:	cmp	w21, #0x2
  40ed70:	b.ne	40ed80 <printf@plt+0xd880>  // b.any
  40ed74:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40ed78:	add	x1, x1, #0xdc0
  40ed7c:	b	40edac <printf@plt+0xd8ac>
  40ed80:	cmp	w23, #0x1
  40ed84:	b.eq	40eda4 <printf@plt+0xd8a4>  // b.none
  40ed88:	cmp	w21, #0x1
  40ed8c:	b.eq	40eda4 <printf@plt+0xd8a4>  // b.none
  40ed90:	ldp	x20, x19, [sp, #48]
  40ed94:	ldp	x22, x21, [sp, #32]
  40ed98:	ldr	x23, [sp, #16]
  40ed9c:	ldp	x29, x30, [sp], #64
  40eda0:	ret
  40eda4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40eda8:	add	x1, x1, #0xdfd
  40edac:	mov	x0, x19
  40edb0:	ldp	x20, x19, [sp, #48]
  40edb4:	ldp	x22, x21, [sp, #32]
  40edb8:	ldr	x23, [sp, #16]
  40edbc:	ldp	x29, x30, [sp], #64
  40edc0:	b	4115f4 <_ZdlPvm@@Base+0x40c>
  40edc4:	stp	x29, x30, [sp, #-80]!
  40edc8:	str	x25, [sp, #16]
  40edcc:	stp	x24, x23, [sp, #32]
  40edd0:	stp	x22, x21, [sp, #48]
  40edd4:	stp	x20, x19, [sp, #64]
  40edd8:	mov	x29, sp
  40eddc:	mov	w22, w1
  40ede0:	mov	x19, x3
  40ede4:	mov	w21, w2
  40ede8:	mov	x20, x0
  40edec:	subs	w8, w1, #0x1
  40edf0:	sxtw	x24, w22
  40edf4:	b.lt	40ee60 <printf@plt+0xd960>  // b.tstop
  40edf8:	ldr	x9, [x20, #72]
  40edfc:	ldrb	w9, [x9, x24]
  40ee00:	cbz	w9, 40ee60 <printf@plt+0xd960>
  40ee04:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40ee08:	add	x1, x1, #0xb91
  40ee0c:	mov	w22, w8
  40ee10:	mov	x0, x19
  40ee14:	bl	411420 <_ZdlPvm@@Base+0x238>
  40ee18:	cmp	w21, #0x1
  40ee1c:	b.lt	40ee80 <printf@plt+0xd980>  // b.tstop
  40ee20:	ldr	x8, [x20, #56]
  40ee24:	add	x8, x8, w22, sxtw #3
  40ee28:	ldr	x8, [x8, #8]
  40ee2c:	add	x8, x8, w21, sxtw #3
  40ee30:	ldur	x23, [x8, #-8]
  40ee34:	cbz	x23, 40ee84 <printf@plt+0xd984>
  40ee38:	ldp	w8, w9, [x23, #32]
  40ee3c:	cmp	w8, w9
  40ee40:	b.ne	40ee80 <printf@plt+0xd980>  // b.any
  40ee44:	ldr	x8, [x23]
  40ee48:	mov	x0, x23
  40ee4c:	ldr	x8, [x8, #64]
  40ee50:	blr	x8
  40ee54:	cbz	x0, 40ef14 <printf@plt+0xda14>
  40ee58:	mov	w23, #0x2                   	// #2
  40ee5c:	b	40ee84 <printf@plt+0xd984>
  40ee60:	ldr	x23, [x20, #24]
  40ee64:	cbz	x23, 40f038 <printf@plt+0xdb38>
  40ee68:	ldr	w8, [x23, #16]
  40ee6c:	cmp	w8, w22
  40ee70:	b.gt	40eee0 <printf@plt+0xd9e0>
  40ee74:	ldr	x23, [x23, #8]
  40ee78:	cbnz	x23, 40ee68 <printf@plt+0xd968>
  40ee7c:	b	40f038 <printf@plt+0xdb38>
  40ee80:	mov	w23, wzr
  40ee84:	ldr	w8, [x20, #4]
  40ee88:	cmp	w8, w21
  40ee8c:	b.le	40eed0 <printf@plt+0xd9d0>
  40ee90:	ldr	x8, [x20, #56]
  40ee94:	sxtw	x9, w22
  40ee98:	add	x22, x9, #0x1
  40ee9c:	ldr	x8, [x8, x22, lsl #3]
  40eea0:	ldr	x21, [x8, w21, sxtw #3]
  40eea4:	cbz	x21, 40ef48 <printf@plt+0xda48>
  40eea8:	ldp	w8, w9, [x21, #32]
  40eeac:	cmp	w8, w9
  40eeb0:	b.ne	40ef0c <printf@plt+0xda0c>  // b.any
  40eeb4:	ldr	x8, [x21]
  40eeb8:	mov	x0, x21
  40eebc:	ldr	x8, [x8, #64]
  40eec0:	blr	x8
  40eec4:	cbz	x0, 40ef30 <printf@plt+0xda30>
  40eec8:	mov	w21, #0x2                   	// #2
  40eecc:	b	40ef48 <printf@plt+0xda48>
  40eed0:	add	w8, w22, #0x1
  40eed4:	mov	w21, wzr
  40eed8:	sxtw	x22, w8
  40eedc:	b	40ef48 <printf@plt+0xda48>
  40eee0:	add	w25, w22, #0x1
  40eee4:	cmp	w8, w25
  40eee8:	b.ne	40f030 <printf@plt+0xdb30>  // b.any
  40eeec:	ldr	x8, [x23]
  40eef0:	mov	x0, x23
  40eef4:	ldr	x8, [x8, #32]
  40eef8:	blr	x8
  40eefc:	cbz	w0, 40f02c <printf@plt+0xdb2c>
  40ef00:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40ef04:	add	x1, x1, #0xdc0
  40ef08:	b	40f050 <printf@plt+0xdb50>
  40ef0c:	mov	w21, wzr
  40ef10:	b	40ef48 <printf@plt+0xda48>
  40ef14:	ldr	x8, [x23]
  40ef18:	mov	x0, x23
  40ef1c:	ldr	x8, [x8, #56]
  40ef20:	blr	x8
  40ef24:	cmp	x0, #0x0
  40ef28:	cset	w23, ne  // ne = any
  40ef2c:	b	40ee84 <printf@plt+0xd984>
  40ef30:	ldr	x8, [x21]
  40ef34:	mov	x0, x21
  40ef38:	ldr	x8, [x8, #56]
  40ef3c:	blr	x8
  40ef40:	cmp	x0, #0x0
  40ef44:	cset	w21, ne  // ne = any
  40ef48:	ldr	x8, [x20, #72]
  40ef4c:	ldrb	w8, [x8, x22]
  40ef50:	cmp	w8, #0x2
  40ef54:	b.eq	40efa0 <printf@plt+0xdaa0>  // b.none
  40ef58:	cbnz	w8, 40f014 <printf@plt+0xdb14>
  40ef5c:	orr	w8, w21, w23
  40ef60:	cbz	w8, 40f014 <printf@plt+0xdb14>
  40ef64:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40ef68:	add	x1, x1, #0xdca
  40ef6c:	mov	x0, x19
  40ef70:	bl	411420 <_ZdlPvm@@Base+0x238>
  40ef74:	cmp	w23, #0x2
  40ef78:	b.ne	40ef84 <printf@plt+0xda84>  // b.any
  40ef7c:	cmp	w21, #0x2
  40ef80:	b.ne	40ef94 <printf@plt+0xda94>  // b.any
  40ef84:	cmp	w23, #0x2
  40ef88:	b.eq	40efe0 <printf@plt+0xdae0>  // b.none
  40ef8c:	cmp	w21, #0x2
  40ef90:	b.ne	40efe0 <printf@plt+0xdae0>  // b.any
  40ef94:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40ef98:	add	x1, x1, #0xf0f
  40ef9c:	b	40eff8 <printf@plt+0xdaf8>
  40efa0:	cmp	w23, #0x2
  40efa4:	b.ne	40efbc <printf@plt+0xdabc>  // b.any
  40efa8:	cmp	w21, #0x2
  40efac:	b.ne	40efbc <printf@plt+0xdabc>  // b.any
  40efb0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40efb4:	add	x1, x1, #0xdc0
  40efb8:	b	40eff8 <printf@plt+0xdaf8>
  40efbc:	cmp	w23, #0x2
  40efc0:	b.eq	40f014 <printf@plt+0xdb14>  // b.none
  40efc4:	cmp	w21, #0x2
  40efc8:	b.eq	40f014 <printf@plt+0xdb14>  // b.none
  40efcc:	cmp	w23, #0x1
  40efd0:	b.eq	40eff0 <printf@plt+0xdaf0>  // b.none
  40efd4:	cmp	w21, #0x1
  40efd8:	b.ne	40f014 <printf@plt+0xdb14>  // b.any
  40efdc:	b	40eff0 <printf@plt+0xdaf0>
  40efe0:	cmp	w23, #0x2
  40efe4:	b.ne	40f014 <printf@plt+0xdb14>  // b.any
  40efe8:	cmp	w21, #0x2
  40efec:	b.ne	40f014 <printf@plt+0xdb14>  // b.any
  40eff0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40eff4:	add	x1, x1, #0xdfd
  40eff8:	mov	x0, x19
  40effc:	ldp	x20, x19, [sp, #64]
  40f000:	ldp	x22, x21, [sp, #48]
  40f004:	ldp	x24, x23, [sp, #32]
  40f008:	ldr	x25, [sp, #16]
  40f00c:	ldp	x29, x30, [sp], #80
  40f010:	b	4115f4 <_ZdlPvm@@Base+0x40c>
  40f014:	ldp	x20, x19, [sp, #64]
  40f018:	ldp	x22, x21, [sp, #48]
  40f01c:	ldp	x24, x23, [sp, #32]
  40f020:	ldr	x25, [sp, #16]
  40f024:	ldp	x29, x30, [sp], #80
  40f028:	ret
  40f02c:	ldr	w8, [x23, #16]
  40f030:	cmp	w8, w25
  40f034:	b.eq	40f048 <printf@plt+0xdb48>  // b.none
  40f038:	ldr	w8, [x20]
  40f03c:	sub	w8, w8, #0x1
  40f040:	cmp	w8, w22
  40f044:	b.ne	40f06c <printf@plt+0xdb6c>  // b.any
  40f048:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40f04c:	add	x1, x1, #0xb91
  40f050:	mov	x0, x19
  40f054:	ldp	x20, x19, [sp, #64]
  40f058:	ldp	x22, x21, [sp, #48]
  40f05c:	ldp	x24, x23, [sp, #32]
  40f060:	ldr	x25, [sp, #16]
  40f064:	ldp	x29, x30, [sp], #80
  40f068:	b	411420 <_ZdlPvm@@Base+0x238>
  40f06c:	ldr	x8, [x20, #72]
  40f070:	add	x8, x24, x8
  40f074:	ldrb	w8, [x8, #1]
  40f078:	cmp	w8, #0x1
  40f07c:	b.eq	40f094 <printf@plt+0xdb94>  // b.none
  40f080:	cmp	w8, #0x2
  40f084:	b.ne	40f0a0 <printf@plt+0xdba0>  // b.any
  40f088:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  40f08c:	add	x1, x1, #0xdc4
  40f090:	b	40ee10 <printf@plt+0xd910>
  40f094:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40f098:	add	x1, x1, #0x5
  40f09c:	b	40ee10 <printf@plt+0xd910>
  40f0a0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40f0a4:	add	x1, x1, #0xb91
  40f0a8:	b	40ee10 <printf@plt+0xd910>
  40f0ac:	stp	x29, x30, [sp, #-64]!
  40f0b0:	stp	x24, x23, [sp, #16]
  40f0b4:	stp	x22, x21, [sp, #32]
  40f0b8:	stp	x20, x19, [sp, #48]
  40f0bc:	mov	x29, sp
  40f0c0:	mov	x22, x0
  40f0c4:	mov	w0, #0x38                  	// #56
  40f0c8:	mov	w24, w4
  40f0cc:	mov	w19, w3
  40f0d0:	mov	w20, w2
  40f0d4:	mov	w23, w1
  40f0d8:	bl	411138 <_Znwm@@Base>
  40f0dc:	ldr	x8, [x22, #16]
  40f0e0:	mov	x21, x0
  40f0e4:	strb	w24, [x0, #20]
  40f0e8:	add	x24, x0, #0x18
  40f0ec:	stp	w23, w20, [x0, #8]
  40f0f0:	str	w19, [x0, #16]
  40f0f4:	str	x8, [x0]
  40f0f8:	mov	x0, x24
  40f0fc:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  40f100:	add	x0, x21, #0x28
  40f104:	bl	4111f4 <_ZdlPvm@@Base+0xc>
  40f108:	mov	x0, x22
  40f10c:	mov	w1, w23
  40f110:	mov	w2, w19
  40f114:	mov	x3, x24
  40f118:	str	x21, [x22, #16]
  40f11c:	bl	40eb40 <printf@plt+0xd640>
  40f120:	ldr	x8, [x22, #16]
  40f124:	mov	x0, x22
  40f128:	mov	w1, w20
  40f12c:	mov	w2, w19
  40f130:	ldp	x20, x19, [sp, #48]
  40f134:	ldp	x22, x21, [sp, #32]
  40f138:	ldp	x24, x23, [sp, #16]
  40f13c:	add	x3, x8, #0x28
  40f140:	ldp	x29, x30, [sp], #64
  40f144:	b	40edc4 <printf@plt+0xd8c4>
  40f148:	mov	x19, x0
  40f14c:	mov	x0, x24
  40f150:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  40f154:	b	40f15c <printf@plt+0xdc5c>
  40f158:	mov	x19, x0
  40f15c:	mov	x0, x21
  40f160:	bl	4111dc <_ZdlPv@@Base>
  40f164:	mov	x0, x19
  40f168:	bl	4014a0 <_Unwind_Resume@plt>
  40f16c:	stp	x29, x30, [sp, #-48]!
  40f170:	str	x21, [sp, #16]
  40f174:	stp	x20, x19, [sp, #32]
  40f178:	mov	x29, sp
  40f17c:	mov	w19, w2
  40f180:	mov	w20, w1
  40f184:	mov	x21, x0
  40f188:	tbnz	w1, #31, 40f1a8 <printf@plt+0xdca8>
  40f18c:	tbnz	w19, #31, 40f1a8 <printf@plt+0xdca8>
  40f190:	ldr	w8, [x21]
  40f194:	cmp	w8, w20
  40f198:	b.le	40f1a8 <printf@plt+0xdca8>
  40f19c:	ldr	w8, [x21, #4]
  40f1a0:	cmp	w8, w19
  40f1a4:	b.ge	40f1b8 <printf@plt+0xdcb8>  // b.tcont
  40f1a8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40f1ac:	add	x1, x1, #0xb26
  40f1b0:	mov	w0, #0xa84                 	// #2692
  40f1b4:	bl	40f604 <printf@plt+0xe104>
  40f1b8:	cbz	w19, 40f1f4 <printf@plt+0xdcf4>
  40f1bc:	ldr	w8, [x21, #4]
  40f1c0:	cmp	w8, w19
  40f1c4:	b.eq	40f1f4 <printf@plt+0xdcf4>  // b.none
  40f1c8:	ldr	x8, [x21, #56]
  40f1cc:	ldr	x8, [x8, w20, sxtw #3]
  40f1d0:	ldr	x0, [x8, w19, sxtw #3]
  40f1d4:	cbz	x0, 40f1f8 <printf@plt+0xdcf8>
  40f1d8:	ldr	w8, [x0, #40]
  40f1dc:	cmp	w8, w19
  40f1e0:	b.eq	40f1f4 <printf@plt+0xdcf4>  // b.none
  40f1e4:	ldr	x8, [x0]
  40f1e8:	ldr	x8, [x8, #64]
  40f1ec:	blr	x8
  40f1f0:	cbz	x0, 40f208 <printf@plt+0xdd08>
  40f1f4:	mov	w0, wzr
  40f1f8:	ldp	x20, x19, [sp, #32]
  40f1fc:	ldr	x21, [sp, #16]
  40f200:	ldp	x29, x30, [sp], #48
  40f204:	ret
  40f208:	ldr	x8, [x21, #56]
  40f20c:	sxtw	x9, w20
  40f210:	ldr	x8, [x8, x9, lsl #3]
  40f214:	sxtw	x9, w19
  40f218:	ldr	x0, [x8, x9, lsl #3]
  40f21c:	ldr	x8, [x0]
  40f220:	ldr	x8, [x8, #56]
  40f224:	blr	x8
  40f228:	cmp	x0, #0x0
  40f22c:	cset	w0, eq  // eq = none
  40f230:	b	40f1f8 <printf@plt+0xdcf8>
  40f234:	stp	x29, x30, [sp, #-32]!
  40f238:	stp	x20, x19, [sp, #16]
  40f23c:	mov	x29, sp
  40f240:	mov	w19, w1
  40f244:	mov	x20, x0
  40f248:	tbnz	w1, #31, 40f258 <printf@plt+0xdd58>
  40f24c:	ldr	w8, [x20]
  40f250:	cmp	w8, w19
  40f254:	b.gt	40f268 <printf@plt+0xdd68>
  40f258:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40f25c:	add	x1, x1, #0xb26
  40f260:	mov	w0, #0xa8e                 	// #2702
  40f264:	bl	40f604 <printf@plt+0xe104>
  40f268:	ldrsw	x8, [x20, #4]
  40f26c:	cmp	w8, #0x1
  40f270:	b.lt	40f2ac <printf@plt+0xddac>  // b.tstop
  40f274:	ldr	x9, [x20, #56]
  40f278:	mov	x10, xzr
  40f27c:	ldr	x9, [x9, w19, sxtw #3]
  40f280:	b	40f290 <printf@plt+0xdd90>
  40f284:	add	x10, x10, #0x1
  40f288:	cmp	x10, x8
  40f28c:	b.ge	40f2ac <printf@plt+0xddac>  // b.tcont
  40f290:	ldr	x11, [x9, x10, lsl #3]
  40f294:	cbz	x11, 40f284 <printf@plt+0xdd84>
  40f298:	ldr	w11, [x11, #32]
  40f29c:	cmp	w11, w19
  40f2a0:	b.eq	40f284 <printf@plt+0xdd84>  // b.none
  40f2a4:	mov	w0, wzr
  40f2a8:	b	40f2b0 <printf@plt+0xddb0>
  40f2ac:	mov	w0, #0x1                   	// #1
  40f2b0:	ldp	x20, x19, [sp, #16]
  40f2b4:	ldp	x29, x30, [sp], #32
  40f2b8:	ret
  40f2bc:	stp	x29, x30, [sp, #-32]!
  40f2c0:	stp	x20, x19, [sp, #16]
  40f2c4:	mov	x29, sp
  40f2c8:	mov	w19, w1
  40f2cc:	mov	x20, x0
  40f2d0:	tbnz	w1, #31, 40f2e0 <printf@plt+0xdde0>
  40f2d4:	ldr	w8, [x20]
  40f2d8:	cmp	w8, w19
  40f2dc:	b.gt	40f2f0 <printf@plt+0xddf0>
  40f2e0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x1e18>
  40f2e4:	add	x1, x1, #0xb26
  40f2e8:	mov	w0, #0xa97                 	// #2711
  40f2ec:	bl	40f604 <printf@plt+0xe104>
  40f2f0:	ldrsw	x8, [x20, #4]
  40f2f4:	cmp	w8, #0x1
  40f2f8:	b.lt	40f334 <printf@plt+0xde34>  // b.tstop
  40f2fc:	ldr	x9, [x20, #56]
  40f300:	mov	x10, xzr
  40f304:	ldr	x9, [x9, w19, sxtw #3]
  40f308:	b	40f318 <printf@plt+0xde18>
  40f30c:	add	x10, x10, #0x1
  40f310:	cmp	x10, x8
  40f314:	b.ge	40f334 <printf@plt+0xde34>  // b.tcont
  40f318:	ldr	x11, [x9, x10, lsl #3]
  40f31c:	cbz	x11, 40f30c <printf@plt+0xde0c>
  40f320:	ldr	w11, [x11, #36]
  40f324:	cmp	w11, w19
  40f328:	b.eq	40f30c <printf@plt+0xde0c>  // b.none
  40f32c:	mov	w0, wzr
  40f330:	b	40f338 <printf@plt+0xde38>
  40f334:	mov	w0, #0x1                   	// #1
  40f338:	ldp	x20, x19, [sp, #16]
  40f33c:	ldp	x29, x30, [sp], #32
  40f340:	ret
  40f344:	ret
  40f348:	ldr	x8, [x0, #64]
  40f34c:	adrp	x9, 412000 <_ZdlPvm@@Base+0xe18>
  40f350:	add	x9, x9, #0xc60
  40f354:	str	x9, [x0]
  40f358:	mov	x0, x8
  40f35c:	b	4012e0 <free@plt>
  40f360:	mov	x8, x0
  40f364:	ldr	x0, [x0, #64]
  40f368:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1e18>
  40f36c:	add	x9, x9, #0xa0
  40f370:	str	x9, [x8]
  40f374:	cbz	x0, 40f37c <printf@plt+0xde7c>
  40f378:	b	4013e0 <_ZdaPv@plt>
  40f37c:	ret
  40f380:	ret
  40f384:	b	4111dc <_ZdlPv@@Base>
  40f388:	b	4111dc <_ZdlPv@@Base>
  40f38c:	stp	x29, x30, [sp, #-32]!
  40f390:	str	x19, [sp, #16]
  40f394:	mov	x19, x0
  40f398:	ldr	x0, [x0, #64]
  40f39c:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  40f3a0:	add	x8, x8, #0xc60
  40f3a4:	mov	x29, sp
  40f3a8:	str	x8, [x19]
  40f3ac:	bl	4012e0 <free@plt>
  40f3b0:	mov	x0, x19
  40f3b4:	ldr	x19, [sp, #16]
  40f3b8:	ldp	x29, x30, [sp], #32
  40f3bc:	b	4111dc <_ZdlPv@@Base>
  40f3c0:	stp	x29, x30, [sp, #-32]!
  40f3c4:	str	x19, [sp, #16]
  40f3c8:	mov	x19, x0
  40f3cc:	ldr	x0, [x0, #64]
  40f3d0:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  40f3d4:	add	x8, x8, #0xc60
  40f3d8:	mov	x29, sp
  40f3dc:	str	x8, [x19]
  40f3e0:	bl	4012e0 <free@plt>
  40f3e4:	mov	x0, x19
  40f3e8:	ldr	x19, [sp, #16]
  40f3ec:	ldp	x29, x30, [sp], #32
  40f3f0:	b	4111dc <_ZdlPv@@Base>
  40f3f4:	stp	x29, x30, [sp, #-32]!
  40f3f8:	str	x19, [sp, #16]
  40f3fc:	mov	x19, x0
  40f400:	ldr	x0, [x0, #64]
  40f404:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  40f408:	add	x8, x8, #0xc60
  40f40c:	mov	x29, sp
  40f410:	str	x8, [x19]
  40f414:	bl	4012e0 <free@plt>
  40f418:	mov	x0, x19
  40f41c:	ldr	x19, [sp, #16]
  40f420:	ldp	x29, x30, [sp], #32
  40f424:	b	4111dc <_ZdlPv@@Base>
  40f428:	stp	x29, x30, [sp, #-32]!
  40f42c:	str	x19, [sp, #16]
  40f430:	mov	x19, x0
  40f434:	ldr	x0, [x0, #64]
  40f438:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  40f43c:	add	x8, x8, #0xc60
  40f440:	mov	x29, sp
  40f444:	str	x8, [x19]
  40f448:	bl	4012e0 <free@plt>
  40f44c:	mov	x0, x19
  40f450:	ldr	x19, [sp, #16]
  40f454:	ldp	x29, x30, [sp], #32
  40f458:	b	4111dc <_ZdlPv@@Base>
  40f45c:	stp	x29, x30, [sp, #-32]!
  40f460:	str	x19, [sp, #16]
  40f464:	mov	x19, x0
  40f468:	ldr	x0, [x0, #64]
  40f46c:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  40f470:	add	x8, x8, #0xc60
  40f474:	mov	x29, sp
  40f478:	str	x8, [x19]
  40f47c:	bl	4012e0 <free@plt>
  40f480:	mov	x0, x19
  40f484:	ldr	x19, [sp, #16]
  40f488:	ldp	x29, x30, [sp], #32
  40f48c:	b	4111dc <_ZdlPv@@Base>
  40f490:	stp	x29, x30, [sp, #-32]!
  40f494:	str	x19, [sp, #16]
  40f498:	mov	x19, x0
  40f49c:	ldr	x0, [x0, #64]
  40f4a0:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  40f4a4:	add	x8, x8, #0xc60
  40f4a8:	mov	x29, sp
  40f4ac:	str	x8, [x19]
  40f4b0:	bl	4012e0 <free@plt>
  40f4b4:	mov	x0, x19
  40f4b8:	ldr	x19, [sp, #16]
  40f4bc:	ldp	x29, x30, [sp], #32
  40f4c0:	b	4111dc <_ZdlPv@@Base>
  40f4c4:	stp	x29, x30, [sp, #-32]!
  40f4c8:	str	x19, [sp, #16]
  40f4cc:	mov	x19, x0
  40f4d0:	ldr	x0, [x0, #64]
  40f4d4:	adrp	x8, 412000 <_ZdlPvm@@Base+0xe18>
  40f4d8:	add	x8, x8, #0xc60
  40f4dc:	mov	x29, sp
  40f4e0:	str	x8, [x19]
  40f4e4:	bl	4012e0 <free@plt>
  40f4e8:	mov	x0, x19
  40f4ec:	ldr	x19, [sp, #16]
  40f4f0:	ldp	x29, x30, [sp], #32
  40f4f4:	b	4111dc <_ZdlPv@@Base>
  40f4f8:	stp	x29, x30, [sp, #-32]!
  40f4fc:	str	x19, [sp, #16]
  40f500:	mov	x19, x0
  40f504:	ldr	x0, [x0, #64]
  40f508:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40f50c:	add	x8, x8, #0xa0
  40f510:	mov	x29, sp
  40f514:	str	x8, [x19]
  40f518:	cbz	x0, 40f520 <printf@plt+0xe020>
  40f51c:	bl	4013e0 <_ZdaPv@plt>
  40f520:	mov	x0, x19
  40f524:	ldr	x19, [sp, #16]
  40f528:	ldp	x29, x30, [sp], #32
  40f52c:	b	4111dc <_ZdlPv@@Base>
  40f530:	stp	x29, x30, [sp, #-32]!
  40f534:	str	x19, [sp, #16]
  40f538:	mov	x19, x0
  40f53c:	ldr	x0, [x0, #64]
  40f540:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40f544:	add	x8, x8, #0xa0
  40f548:	mov	x29, sp
  40f54c:	str	x8, [x19]
  40f550:	cbz	x0, 40f558 <printf@plt+0xe058>
  40f554:	bl	4013e0 <_ZdaPv@plt>
  40f558:	mov	x0, x19
  40f55c:	ldr	x19, [sp, #16]
  40f560:	ldp	x29, x30, [sp], #32
  40f564:	b	4111dc <_ZdlPv@@Base>
  40f568:	stp	x29, x30, [sp, #-32]!
  40f56c:	str	x19, [sp, #16]
  40f570:	mov	x19, x0
  40f574:	ldr	x0, [x0, #64]
  40f578:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40f57c:	add	x8, x8, #0xa0
  40f580:	mov	x29, sp
  40f584:	str	x8, [x19]
  40f588:	cbz	x0, 40f590 <printf@plt+0xe090>
  40f58c:	bl	4013e0 <_ZdaPv@plt>
  40f590:	mov	x0, x19
  40f594:	ldr	x19, [sp, #16]
  40f598:	ldp	x29, x30, [sp], #32
  40f59c:	b	4111dc <_ZdlPv@@Base>
  40f5a0:	stp	x29, x30, [sp, #-32]!
  40f5a4:	str	x19, [sp, #16]
  40f5a8:	mov	x19, x0
  40f5ac:	ldr	x0, [x0, #64]
  40f5b0:	adrp	x8, 413000 <_ZdlPvm@@Base+0x1e18>
  40f5b4:	add	x8, x8, #0xa0
  40f5b8:	mov	x29, sp
  40f5bc:	str	x8, [x19]
  40f5c0:	cbz	x0, 40f5c8 <printf@plt+0xe0c8>
  40f5c4:	bl	4013e0 <_ZdaPv@plt>
  40f5c8:	mov	x0, x19
  40f5cc:	ldr	x19, [sp, #16]
  40f5d0:	ldp	x29, x30, [sp], #32
  40f5d4:	b	4111dc <_ZdlPv@@Base>
  40f5d8:	brk	#0x1
  40f5dc:	b	4111dc <_ZdlPv@@Base>
  40f5e0:	b	4111dc <_ZdlPv@@Base>
  40f5e4:	b	4111dc <_ZdlPv@@Base>
  40f5e8:	b	4111dc <_ZdlPv@@Base>
  40f5ec:	mov	w0, wzr
  40f5f0:	ret
  40f5f4:	mov	w0, wzr
  40f5f8:	ret
  40f5fc:	b	4111dc <_ZdlPv@@Base>
  40f600:	b	4111dc <_ZdlPv@@Base>
  40f604:	stp	x29, x30, [sp, #-48]!
  40f608:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40f60c:	ldr	x2, [x8, #144]
  40f610:	str	x21, [sp, #16]
  40f614:	stp	x20, x19, [sp, #32]
  40f618:	mov	x19, x1
  40f61c:	mov	w20, w0
  40f620:	adrp	x21, 428000 <_Znam@GLIBCXX_3.4>
  40f624:	mov	x29, sp
  40f628:	cbz	x2, 40f63c <printf@plt+0xe13c>
  40f62c:	ldr	x0, [x21, #440]
  40f630:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40f634:	add	x1, x1, #0x21c
  40f638:	bl	4012a0 <fprintf@plt>
  40f63c:	ldr	x0, [x21, #440]
  40f640:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40f644:	add	x1, x1, #0x221
  40f648:	mov	w2, w20
  40f64c:	mov	x3, x19
  40f650:	bl	4012a0 <fprintf@plt>
  40f654:	ldr	x0, [x21, #440]
  40f658:	bl	4013d0 <fflush@plt>
  40f65c:	bl	401450 <abort@plt>
  40f660:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f664:	ldr	q0, [x8, #592]
  40f668:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f66c:	ldr	q1, [x8, #608]
  40f670:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f674:	ldr	q2, [x8, #624]
  40f678:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f67c:	ldr	q3, [x8, #640]
  40f680:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f684:	ldr	q4, [x8, #656]
  40f688:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f68c:	ldr	q5, [x8, #672]
  40f690:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f694:	ldr	q6, [x8, #688]
  40f698:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f69c:	ldr	q7, [x8, #704]
  40f6a0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6a4:	ldr	q16, [x8, #720]
  40f6a8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6ac:	ldr	q17, [x8, #736]
  40f6b0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6b4:	stp	q0, q1, [x0]
  40f6b8:	ldr	q0, [x8, #752]
  40f6bc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6c0:	ldr	q1, [x8, #768]
  40f6c4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6c8:	stp	q2, q3, [x0, #32]
  40f6cc:	ldr	q2, [x8, #784]
  40f6d0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6d4:	ldr	q3, [x8, #800]
  40f6d8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6dc:	stp	q4, q5, [x0, #64]
  40f6e0:	ldr	q4, [x8, #816]
  40f6e4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  40f6e8:	stp	q0, q1, [x0, #160]
  40f6ec:	ldr	q0, [x8, #832]
  40f6f0:	stp	q6, q7, [x0, #96]
  40f6f4:	stp	q16, q17, [x0, #128]
  40f6f8:	stp	q2, q3, [x0, #192]
  40f6fc:	stp	q4, q0, [x0, #224]
  40f700:	ret
  40f704:	ret
  40f708:	stp	x29, x30, [sp, #-48]!
  40f70c:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40f710:	ldr	w9, [x8, #1280]
  40f714:	stp	x22, x21, [sp, #16]
  40f718:	stp	x20, x19, [sp, #32]
  40f71c:	mov	x29, sp
  40f720:	cbz	w9, 40f734 <printf@plt+0xe234>
  40f724:	ldp	x20, x19, [sp, #32]
  40f728:	ldp	x22, x21, [sp, #16]
  40f72c:	ldp	x29, x30, [sp], #48
  40f730:	ret
  40f734:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40f738:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40f73c:	mov	x20, xzr
  40f740:	mov	w9, #0x1                   	// #1
  40f744:	add	x21, x21, #0x400
  40f748:	add	x22, x22, #0x300
  40f74c:	str	w9, [x8, #1280]
  40f750:	b	40f76c <printf@plt+0xe26c>
  40f754:	strb	w20, [x21, x20]
  40f758:	mov	w8, w20
  40f75c:	strb	w8, [x22, x20]
  40f760:	add	x20, x20, #0x1
  40f764:	cmp	x20, #0x100
  40f768:	b.eq	40f724 <printf@plt+0xe224>  // b.none
  40f76c:	tst	w20, #0x7fffff80
  40f770:	b.ne	40f754 <printf@plt+0xe254>  // b.any
  40f774:	bl	4013a0 <__ctype_b_loc@plt>
  40f778:	ldr	x8, [x0]
  40f77c:	mov	x19, x0
  40f780:	ldrh	w8, [x8, x20, lsl #1]
  40f784:	tbnz	w8, #9, 40f790 <printf@plt+0xe290>
  40f788:	mov	w8, w20
  40f78c:	b	40f79c <printf@plt+0xe29c>
  40f790:	bl	401270 <__ctype_toupper_loc@plt>
  40f794:	ldr	x8, [x0]
  40f798:	ldr	w8, [x8, x20, lsl #2]
  40f79c:	strb	w8, [x21, x20]
  40f7a0:	ldr	x8, [x19]
  40f7a4:	ldrh	w8, [x8, x20, lsl #1]
  40f7a8:	tbz	w8, #8, 40f758 <printf@plt+0xe258>
  40f7ac:	bl	401400 <__ctype_tolower_loc@plt>
  40f7b0:	ldr	x8, [x0]
  40f7b4:	ldr	w8, [x8, x20, lsl #2]
  40f7b8:	b	40f75c <printf@plt+0xe25c>
  40f7bc:	movi	v0.2d, #0x0
  40f7c0:	stp	q0, q0, [x0, #224]
  40f7c4:	stp	q0, q0, [x0, #192]
  40f7c8:	stp	q0, q0, [x0, #160]
  40f7cc:	stp	q0, q0, [x0, #128]
  40f7d0:	stp	q0, q0, [x0, #96]
  40f7d4:	stp	q0, q0, [x0, #64]
  40f7d8:	stp	q0, q0, [x0, #32]
  40f7dc:	stp	q0, q0, [x0]
  40f7e0:	ret
  40f7e4:	movi	v0.2d, #0x0
  40f7e8:	stp	q0, q0, [x0, #224]
  40f7ec:	stp	q0, q0, [x0, #192]
  40f7f0:	stp	q0, q0, [x0, #160]
  40f7f4:	stp	q0, q0, [x0, #128]
  40f7f8:	stp	q0, q0, [x0, #96]
  40f7fc:	stp	q0, q0, [x0, #64]
  40f800:	stp	q0, q0, [x0, #32]
  40f804:	stp	q0, q0, [x0]
  40f808:	ret
  40f80c:	movi	v0.2d, #0x0
  40f810:	stp	q0, q0, [x0, #224]
  40f814:	stp	q0, q0, [x0, #192]
  40f818:	stp	q0, q0, [x0, #160]
  40f81c:	stp	q0, q0, [x0, #128]
  40f820:	stp	q0, q0, [x0, #96]
  40f824:	stp	q0, q0, [x0, #64]
  40f828:	stp	q0, q0, [x0, #32]
  40f82c:	stp	q0, q0, [x0]
  40f830:	ldrb	w8, [x1]
  40f834:	cbz	w8, 40f850 <printf@plt+0xe350>
  40f838:	add	x9, x1, #0x1
  40f83c:	mov	w10, #0x1                   	// #1
  40f840:	and	x8, x8, #0xff
  40f844:	strb	w10, [x0, x8]
  40f848:	ldrb	w8, [x9], #1
  40f84c:	cbnz	w8, 40f840 <printf@plt+0xe340>
  40f850:	ret
  40f854:	movi	v0.2d, #0x0
  40f858:	stp	q0, q0, [x0, #224]
  40f85c:	stp	q0, q0, [x0, #192]
  40f860:	stp	q0, q0, [x0, #160]
  40f864:	stp	q0, q0, [x0, #128]
  40f868:	stp	q0, q0, [x0, #96]
  40f86c:	stp	q0, q0, [x0, #64]
  40f870:	stp	q0, q0, [x0, #32]
  40f874:	stp	q0, q0, [x0]
  40f878:	ldrb	w8, [x1]
  40f87c:	cbz	w8, 40f898 <printf@plt+0xe398>
  40f880:	add	x9, x1, #0x1
  40f884:	mov	w10, #0x1                   	// #1
  40f888:	and	x8, x8, #0xff
  40f88c:	strb	w10, [x0, x8]
  40f890:	ldrb	w8, [x9], #1
  40f894:	cbnz	w8, 40f888 <printf@plt+0xe388>
  40f898:	ret
  40f89c:	ret
  40f8a0:	add	x8, x1, #0x100
  40f8a4:	cmp	x0, x8
  40f8a8:	b.cs	40f8e0 <printf@plt+0xe3e0>  // b.hs, b.nlast
  40f8ac:	add	x8, x0, #0x100
  40f8b0:	cmp	x1, x8
  40f8b4:	b.cs	40f8e0 <printf@plt+0xe3e0>  // b.hs, b.nlast
  40f8b8:	mov	x8, xzr
  40f8bc:	mov	w9, #0x1                   	// #1
  40f8c0:	b	40f8d0 <printf@plt+0xe3d0>
  40f8c4:	add	x8, x8, #0x1
  40f8c8:	cmp	x8, #0x100
  40f8cc:	b.eq	40f9c4 <printf@plt+0xe4c4>  // b.none
  40f8d0:	ldrb	w10, [x1, x8]
  40f8d4:	cbz	w10, 40f8c4 <printf@plt+0xe3c4>
  40f8d8:	strb	w9, [x0, x8]
  40f8dc:	b	40f8c4 <printf@plt+0xe3c4>
  40f8e0:	mov	x8, xzr
  40f8e4:	add	x9, x0, #0x7
  40f8e8:	mov	w10, #0x1                   	// #1
  40f8ec:	b	40f8fc <printf@plt+0xe3fc>
  40f8f0:	add	x8, x8, #0x8
  40f8f4:	cmp	x8, #0x100
  40f8f8:	b.eq	40f9c4 <printf@plt+0xe4c4>  // b.none
  40f8fc:	ldr	d0, [x1, x8]
  40f900:	cmeq	v0.8b, v0.8b, #0
  40f904:	mvn	v0.8b, v0.8b
  40f908:	umov	w11, v0.b[0]
  40f90c:	tbnz	w11, #0, 40f94c <printf@plt+0xe44c>
  40f910:	umov	w11, v0.b[1]
  40f914:	tbnz	w11, #0, 40f95c <printf@plt+0xe45c>
  40f918:	umov	w11, v0.b[2]
  40f91c:	tbnz	w11, #0, 40f96c <printf@plt+0xe46c>
  40f920:	umov	w11, v0.b[3]
  40f924:	tbnz	w11, #0, 40f97c <printf@plt+0xe47c>
  40f928:	umov	w11, v0.b[4]
  40f92c:	tbnz	w11, #0, 40f98c <printf@plt+0xe48c>
  40f930:	umov	w11, v0.b[5]
  40f934:	tbnz	w11, #0, 40f99c <printf@plt+0xe49c>
  40f938:	umov	w11, v0.b[6]
  40f93c:	tbnz	w11, #0, 40f9ac <printf@plt+0xe4ac>
  40f940:	umov	w11, v0.b[7]
  40f944:	tbz	w11, #0, 40f8f0 <printf@plt+0xe3f0>
  40f948:	b	40f9bc <printf@plt+0xe4bc>
  40f94c:	add	x11, x9, x8
  40f950:	sturb	w10, [x11, #-7]
  40f954:	umov	w11, v0.b[1]
  40f958:	tbz	w11, #0, 40f918 <printf@plt+0xe418>
  40f95c:	add	x11, x9, x8
  40f960:	sturb	w10, [x11, #-6]
  40f964:	umov	w11, v0.b[2]
  40f968:	tbz	w11, #0, 40f920 <printf@plt+0xe420>
  40f96c:	add	x11, x9, x8
  40f970:	sturb	w10, [x11, #-5]
  40f974:	umov	w11, v0.b[3]
  40f978:	tbz	w11, #0, 40f928 <printf@plt+0xe428>
  40f97c:	add	x11, x9, x8
  40f980:	sturb	w10, [x11, #-4]
  40f984:	umov	w11, v0.b[4]
  40f988:	tbz	w11, #0, 40f930 <printf@plt+0xe430>
  40f98c:	add	x11, x9, x8
  40f990:	sturb	w10, [x11, #-3]
  40f994:	umov	w11, v0.b[5]
  40f998:	tbz	w11, #0, 40f938 <printf@plt+0xe438>
  40f99c:	add	x11, x9, x8
  40f9a0:	sturb	w10, [x11, #-2]
  40f9a4:	umov	w11, v0.b[6]
  40f9a8:	tbz	w11, #0, 40f940 <printf@plt+0xe440>
  40f9ac:	add	x11, x9, x8
  40f9b0:	sturb	w10, [x11, #-1]
  40f9b4:	umov	w11, v0.b[7]
  40f9b8:	tbz	w11, #0, 40f8f0 <printf@plt+0xe3f0>
  40f9bc:	strb	w10, [x9, x8]
  40f9c0:	b	40f8f0 <printf@plt+0xe3f0>
  40f9c4:	ret
  40f9c8:	stp	x29, x30, [sp, #-96]!
  40f9cc:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40f9d0:	ldr	w9, [x8, #4]
  40f9d4:	stp	x28, x27, [sp, #16]
  40f9d8:	stp	x26, x25, [sp, #32]
  40f9dc:	stp	x24, x23, [sp, #48]
  40f9e0:	stp	x22, x21, [sp, #64]
  40f9e4:	stp	x20, x19, [sp, #80]
  40f9e8:	mov	x29, sp
  40f9ec:	cbz	w9, 40fa0c <printf@plt+0xe50c>
  40f9f0:	ldp	x20, x19, [sp, #80]
  40f9f4:	ldp	x22, x21, [sp, #64]
  40f9f8:	ldp	x24, x23, [sp, #48]
  40f9fc:	ldp	x26, x25, [sp, #32]
  40fa00:	ldp	x28, x27, [sp, #16]
  40fa04:	ldp	x29, x30, [sp], #96
  40fa08:	ret
  40fa0c:	mov	w9, #0x1                   	// #1
  40fa10:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa14:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa18:	adrp	x24, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa1c:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa20:	adrp	x26, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa24:	adrp	x27, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa28:	adrp	x28, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa2c:	adrp	x20, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa30:	adrp	x18, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa34:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa38:	str	w9, [x8, #4]
  40fa3c:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fa40:	mov	x19, xzr
  40fa44:	add	x22, x22, #0x504
  40fa48:	add	x23, x23, #0x604
  40fa4c:	add	x24, x24, #0x704
  40fa50:	add	x25, x25, #0x804
  40fa54:	add	x26, x26, #0x904
  40fa58:	add	x27, x27, #0xa04
  40fa5c:	add	x28, x28, #0xb04
  40fa60:	add	x20, x20, #0xc04
  40fa64:	add	x18, x18, #0xd04
  40fa68:	add	x21, x21, #0xe04
  40fa6c:	add	x9, x9, #0xf04
  40fa70:	b	40fab0 <printf@plt+0xe5b0>
  40fa74:	mov	w8, wzr
  40fa78:	strb	wzr, [x22, x19]
  40fa7c:	strb	wzr, [x23, x19]
  40fa80:	strb	wzr, [x24, x19]
  40fa84:	strb	wzr, [x25, x19]
  40fa88:	strb	wzr, [x26, x19]
  40fa8c:	strb	wzr, [x27, x19]
  40fa90:	strb	wzr, [x28, x19]
  40fa94:	strb	wzr, [x20, x19]
  40fa98:	strb	wzr, [x18, x19]
  40fa9c:	strb	wzr, [x21, x19]
  40faa0:	strb	w8, [x9, x19]
  40faa4:	add	x19, x19, #0x1
  40faa8:	cmp	x19, #0x100
  40faac:	b.eq	40f9f0 <printf@plt+0xe4f0>  // b.none
  40fab0:	tst	x19, #0x7fffff80
  40fab4:	b.ne	40fa74 <printf@plt+0xe574>  // b.any
  40fab8:	bl	4013a0 <__ctype_b_loc@plt>
  40fabc:	ldr	x8, [x0]
  40fac0:	lsl	x9, x19, #1
  40fac4:	adrp	x18, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fac8:	add	x18, x18, #0xd04
  40facc:	ldrh	w8, [x8, x9]
  40fad0:	ubfx	w8, w8, #10, #1
  40fad4:	strb	w8, [x22, x19]
  40fad8:	ldr	x8, [x0]
  40fadc:	add	x8, x8, x9
  40fae0:	ldrb	w8, [x8, #1]
  40fae4:	and	w8, w8, #0x1
  40fae8:	strb	w8, [x23, x19]
  40faec:	ldr	x8, [x0]
  40faf0:	ldrh	w8, [x8, x9]
  40faf4:	ubfx	w8, w8, #9, #1
  40faf8:	strb	w8, [x24, x19]
  40fafc:	ldr	x8, [x0]
  40fb00:	ldrh	w8, [x8, x9]
  40fb04:	ubfx	w8, w8, #11, #1
  40fb08:	strb	w8, [x25, x19]
  40fb0c:	ldr	x8, [x0]
  40fb10:	ldrh	w8, [x8, x9]
  40fb14:	ubfx	w8, w8, #12, #1
  40fb18:	strb	w8, [x26, x19]
  40fb1c:	ldr	x8, [x0]
  40fb20:	ldrh	w8, [x8, x9]
  40fb24:	ubfx	w8, w8, #13, #1
  40fb28:	strb	w8, [x27, x19]
  40fb2c:	ldr	x8, [x0]
  40fb30:	ldrb	w8, [x8, x9]
  40fb34:	ubfx	w8, w8, #2, #1
  40fb38:	strb	w8, [x28, x19]
  40fb3c:	ldr	x8, [x0]
  40fb40:	ldrb	w8, [x8, x9]
  40fb44:	ubfx	w8, w8, #3, #1
  40fb48:	strb	w8, [x20, x19]
  40fb4c:	ldr	x8, [x0]
  40fb50:	ldrh	w8, [x8, x9]
  40fb54:	ubfx	w8, w8, #14, #1
  40fb58:	strb	w8, [x18, x19]
  40fb5c:	ldr	x8, [x0]
  40fb60:	ldrh	w8, [x8, x9]
  40fb64:	lsr	w8, w8, #15
  40fb68:	strb	w8, [x21, x19]
  40fb6c:	ldr	x8, [x0]
  40fb70:	ldrb	w8, [x8, x9]
  40fb74:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  40fb78:	add	x9, x9, #0xf04
  40fb7c:	ubfx	w8, w8, #1, #1
  40fb80:	b	40faa0 <printf@plt+0xe5a0>
  40fb84:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3e18>
  40fb88:	mov	w8, #0x1                   	// #1
  40fb8c:	add	x9, x9, #0x364
  40fb90:	cmp	x1, #0x0
  40fb94:	str	w8, [x0]
  40fb98:	csel	x8, x9, x1, eq  // eq = none
  40fb9c:	str	x8, [x0, #8]
  40fba0:	ret
  40fba4:	str	wzr, [x0]
  40fba8:	ret
  40fbac:	mov	w8, #0x3                   	// #3
  40fbb0:	str	w8, [x0]
  40fbb4:	str	w1, [x0, #8]
  40fbb8:	ret
  40fbbc:	mov	w8, #0x4                   	// #4
  40fbc0:	str	w8, [x0]
  40fbc4:	str	w1, [x0, #8]
  40fbc8:	ret
  40fbcc:	mov	w8, #0x2                   	// #2
  40fbd0:	str	w8, [x0]
  40fbd4:	strb	w1, [x0, #8]
  40fbd8:	ret
  40fbdc:	mov	w8, #0x2                   	// #2
  40fbe0:	str	w8, [x0]
  40fbe4:	strb	w1, [x0, #8]
  40fbe8:	ret
  40fbec:	mov	w8, #0x5                   	// #5
  40fbf0:	str	w8, [x0]
  40fbf4:	str	d0, [x0, #8]
  40fbf8:	ret
  40fbfc:	ldr	w8, [x0]
  40fc00:	cmp	w8, #0x0
  40fc04:	cset	w0, eq  // eq = none
  40fc08:	ret
  40fc0c:	stp	x29, x30, [sp, #-16]!
  40fc10:	mov	x29, sp
  40fc14:	ldr	w8, [x0]
  40fc18:	sub	w8, w8, #0x1
  40fc1c:	cmp	w8, #0x4
  40fc20:	b.hi	40fc50 <printf@plt+0xe750>  // b.pmore
  40fc24:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3e18>
  40fc28:	add	x9, x9, #0x350
  40fc2c:	adr	x10, 40fc3c <printf@plt+0xe73c>
  40fc30:	ldrb	w11, [x9, x8]
  40fc34:	add	x10, x10, x11, lsl #2
  40fc38:	br	x10
  40fc3c:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40fc40:	ldrb	w0, [x0, #8]
  40fc44:	ldr	x1, [x8, #440]
  40fc48:	ldp	x29, x30, [sp], #16
  40fc4c:	b	4012b0 <putc@plt>
  40fc50:	ldp	x29, x30, [sp], #16
  40fc54:	ret
  40fc58:	ldr	x0, [x0, #8]
  40fc5c:	b	40fc74 <printf@plt+0xe774>
  40fc60:	ldr	w0, [x0, #8]
  40fc64:	bl	410ed0 <printf@plt+0xf9d0>
  40fc68:	b	40fc74 <printf@plt+0xe774>
  40fc6c:	ldr	w0, [x0, #8]
  40fc70:	bl	410f6c <printf@plt+0xfa6c>
  40fc74:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40fc78:	ldr	x1, [x8, #440]
  40fc7c:	ldp	x29, x30, [sp], #16
  40fc80:	b	401240 <fputs@plt>
  40fc84:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  40fc88:	ldr	x8, [x8, #440]
  40fc8c:	ldr	d0, [x0, #8]
  40fc90:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40fc94:	add	x1, x1, #0x36b
  40fc98:	mov	x0, x8
  40fc9c:	ldp	x29, x30, [sp], #16
  40fca0:	b	4012a0 <fprintf@plt>
  40fca4:	stp	x29, x30, [sp, #-80]!
  40fca8:	stp	x26, x25, [sp, #16]
  40fcac:	stp	x24, x23, [sp, #32]
  40fcb0:	stp	x22, x21, [sp, #48]
  40fcb4:	stp	x20, x19, [sp, #64]
  40fcb8:	mov	x29, sp
  40fcbc:	mov	x19, x3
  40fcc0:	mov	x20, x2
  40fcc4:	mov	x21, x1
  40fcc8:	mov	x23, x0
  40fccc:	cbnz	x0, 40fce0 <printf@plt+0xe7e0>
  40fcd0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40fcd4:	add	x1, x1, #0x36e
  40fcd8:	mov	w0, #0x62                  	// #98
  40fcdc:	bl	40f604 <printf@plt+0xe104>
  40fce0:	adrp	x22, 415000 <_ZdlPvm@@Base+0x3e18>
  40fce4:	adrp	x24, 415000 <_ZdlPvm@@Base+0x3e18>
  40fce8:	add	x22, x22, #0x36e
  40fcec:	add	x24, x24, #0x355
  40fcf0:	adrp	x25, 428000 <_Znam@GLIBCXX_3.4>
  40fcf4:	b	40fd04 <printf@plt+0xe804>
  40fcf8:	mov	w0, #0x78                  	// #120
  40fcfc:	mov	x1, x22
  40fd00:	bl	40f604 <printf@plt+0xe104>
  40fd04:	mov	x26, x23
  40fd08:	ldrb	w0, [x26], #1
  40fd0c:	cmp	w0, #0x25
  40fd10:	b.eq	40fd28 <printf@plt+0xe828>  // b.none
  40fd14:	cbz	w0, 40fdbc <printf@plt+0xe8bc>
  40fd18:	ldr	x1, [x25, #440]
  40fd1c:	bl	4012b0 <putc@plt>
  40fd20:	mov	x23, x26
  40fd24:	b	40fd04 <printf@plt+0xe804>
  40fd28:	ldrb	w8, [x23, #1]
  40fd2c:	add	x23, x23, #0x2
  40fd30:	sub	w8, w8, #0x25
  40fd34:	cmp	w8, #0xe
  40fd38:	b.hi	40fcf8 <printf@plt+0xe7f8>  // b.pmore
  40fd3c:	adr	x9, 40fcf8 <printf@plt+0xe7f8>
  40fd40:	ldrb	w10, [x24, x8]
  40fd44:	add	x9, x9, x10, lsl #2
  40fd48:	br	x9
  40fd4c:	ldr	w8, [x21]
  40fd50:	cbnz	w8, 40fd60 <printf@plt+0xe860>
  40fd54:	mov	w0, #0x6c                  	// #108
  40fd58:	mov	x1, x22
  40fd5c:	bl	40f604 <printf@plt+0xe104>
  40fd60:	mov	x0, x21
  40fd64:	bl	40fc0c <printf@plt+0xe70c>
  40fd68:	b	40fd04 <printf@plt+0xe804>
  40fd6c:	ldr	w8, [x20]
  40fd70:	cbnz	w8, 40fd80 <printf@plt+0xe880>
  40fd74:	mov	w0, #0x70                  	// #112
  40fd78:	mov	x1, x22
  40fd7c:	bl	40f604 <printf@plt+0xe104>
  40fd80:	mov	x0, x20
  40fd84:	bl	40fc0c <printf@plt+0xe70c>
  40fd88:	b	40fd04 <printf@plt+0xe804>
  40fd8c:	ldr	w8, [x19]
  40fd90:	cbnz	w8, 40fda0 <printf@plt+0xe8a0>
  40fd94:	mov	w0, #0x74                  	// #116
  40fd98:	mov	x1, x22
  40fd9c:	bl	40f604 <printf@plt+0xe104>
  40fda0:	mov	x0, x19
  40fda4:	bl	40fc0c <printf@plt+0xe70c>
  40fda8:	b	40fd04 <printf@plt+0xe804>
  40fdac:	ldr	x1, [x25, #440]
  40fdb0:	mov	w0, #0x25                  	// #37
  40fdb4:	bl	401390 <fputc@plt>
  40fdb8:	b	40fd04 <printf@plt+0xe804>
  40fdbc:	ldp	x20, x19, [sp, #64]
  40fdc0:	ldp	x22, x21, [sp, #48]
  40fdc4:	ldp	x24, x23, [sp, #32]
  40fdc8:	ldp	x26, x25, [sp, #16]
  40fdcc:	ldp	x29, x30, [sp], #80
  40fdd0:	ret
  40fdd4:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fdd8:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fddc:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fde0:	ldr	x8, [x8, #24]
  40fde4:	mov	x6, x2
  40fde8:	mov	x5, x1
  40fdec:	ldr	x1, [x9, #32]
  40fdf0:	ldr	w2, [x10, #140]
  40fdf4:	mov	x7, x3
  40fdf8:	mov	w3, #0x1                   	// #1
  40fdfc:	mov	x4, x0
  40fe00:	mov	x0, x8
  40fe04:	b	40fe90 <printf@plt+0xe990>
  40fe08:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fe0c:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fe10:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fe14:	ldr	x8, [x8, #24]
  40fe18:	mov	x6, x2
  40fe1c:	mov	x5, x1
  40fe20:	ldr	x1, [x9, #32]
  40fe24:	ldr	w2, [x10, #140]
  40fe28:	mov	x7, x3
  40fe2c:	mov	x4, x0
  40fe30:	mov	x0, x8
  40fe34:	mov	w3, wzr
  40fe38:	b	40fe90 <printf@plt+0xe990>
  40fe3c:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fe40:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fe44:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40fe48:	ldr	x8, [x8, #24]
  40fe4c:	mov	x6, x2
  40fe50:	mov	x5, x1
  40fe54:	ldr	x1, [x9, #32]
  40fe58:	ldr	w2, [x10, #140]
  40fe5c:	mov	x7, x3
  40fe60:	mov	w3, #0x2                   	// #2
  40fe64:	mov	x4, x0
  40fe68:	mov	x0, x8
  40fe6c:	b	40fe90 <printf@plt+0xe990>
  40fe70:	mov	x7, x5
  40fe74:	mov	x6, x4
  40fe78:	mov	x5, x3
  40fe7c:	mov	x4, x2
  40fe80:	mov	w2, w1
  40fe84:	mov	w3, #0x1                   	// #1
  40fe88:	mov	x1, xzr
  40fe8c:	b	40fe90 <printf@plt+0xe990>
  40fe90:	stp	x29, x30, [sp, #-96]!
  40fe94:	str	x27, [sp, #16]
  40fe98:	stp	x26, x25, [sp, #32]
  40fe9c:	stp	x24, x23, [sp, #48]
  40fea0:	stp	x22, x21, [sp, #64]
  40fea4:	stp	x20, x19, [sp, #80]
  40fea8:	mov	x29, sp
  40feac:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  40feb0:	mov	w24, w2
  40feb4:	ldr	x2, [x8, #144]
  40feb8:	mov	x20, x7
  40febc:	mov	x21, x6
  40fec0:	mov	x22, x5
  40fec4:	mov	x23, x4
  40fec8:	mov	w19, w3
  40fecc:	mov	x25, x1
  40fed0:	mov	x26, x0
  40fed4:	adrp	x27, 428000 <_Znam@GLIBCXX_3.4>
  40fed8:	cbnz	x2, 40fee8 <printf@plt+0xe9e8>
  40fedc:	mov	w8, wzr
  40fee0:	cbnz	x26, 40ff00 <printf@plt+0xea00>
  40fee4:	b	40ff44 <printf@plt+0xea44>
  40fee8:	ldr	x0, [x27, #440]
  40feec:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40fef0:	add	x1, x1, #0x38b
  40fef4:	bl	4012a0 <fprintf@plt>
  40fef8:	mov	w8, #0x1                   	// #1
  40fefc:	cbz	x26, 40ff44 <printf@plt+0xea44>
  40ff00:	tbnz	w24, #31, 40ff44 <printf@plt+0xea44>
  40ff04:	adrp	x1, 412000 <_ZdlPvm@@Base+0xe18>
  40ff08:	add	x1, x1, #0xa9b
  40ff0c:	mov	x0, x26
  40ff10:	bl	401420 <strcmp@plt>
  40ff14:	mov	w8, w0
  40ff18:	ldr	x0, [x27, #440]
  40ff1c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3e18>
  40ff20:	add	x9, x9, #0x38f
  40ff24:	cmp	w8, #0x0
  40ff28:	csel	x2, x9, x26, eq  // eq = none
  40ff2c:	cbnz	x25, 40ff68 <printf@plt+0xea68>
  40ff30:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40ff34:	add	x1, x1, #0x3ac
  40ff38:	mov	w3, w24
  40ff3c:	bl	4012a0 <fprintf@plt>
  40ff40:	b	40ff7c <printf@plt+0xea7c>
  40ff44:	cbnz	w8, 40ff7c <printf@plt+0xea7c>
  40ff48:	cbz	w19, 40ff8c <printf@plt+0xea8c>
  40ff4c:	cmp	w19, #0x2
  40ff50:	b.ne	40ffb0 <printf@plt+0xeab0>  // b.any
  40ff54:	ldr	x3, [x27, #440]
  40ff58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40ff5c:	add	x0, x0, #0x3b3
  40ff60:	mov	w1, #0xc                   	// #12
  40ff64:	b	40ff9c <printf@plt+0xea9c>
  40ff68:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  40ff6c:	add	x1, x1, #0x3a0
  40ff70:	mov	x3, x25
  40ff74:	mov	w4, w24
  40ff78:	bl	4012a0 <fprintf@plt>
  40ff7c:	ldr	x1, [x27, #440]
  40ff80:	mov	w0, #0x20                  	// #32
  40ff84:	bl	401390 <fputc@plt>
  40ff88:	cbnz	w19, 40ff4c <printf@plt+0xea4c>
  40ff8c:	ldr	x3, [x27, #440]
  40ff90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  40ff94:	add	x0, x0, #0x3c0
  40ff98:	mov	w1, #0x8                   	// #8
  40ff9c:	mov	w2, #0x1                   	// #1
  40ffa0:	bl	401490 <fwrite@plt>
  40ffa4:	ldr	x1, [x27, #440]
  40ffa8:	mov	w0, #0x20                  	// #32
  40ffac:	bl	401390 <fputc@plt>
  40ffb0:	mov	x0, x23
  40ffb4:	mov	x1, x22
  40ffb8:	mov	x2, x21
  40ffbc:	mov	x3, x20
  40ffc0:	bl	40fca4 <printf@plt+0xe7a4>
  40ffc4:	ldr	x1, [x27, #440]
  40ffc8:	mov	w0, #0xa                   	// #10
  40ffcc:	bl	401390 <fputc@plt>
  40ffd0:	ldr	x0, [x27, #440]
  40ffd4:	bl	4013d0 <fflush@plt>
  40ffd8:	cmp	w19, #0x2
  40ffdc:	b.ne	40fffc <printf@plt+0xeafc>  // b.any
  40ffe0:	ldp	x20, x19, [sp, #80]
  40ffe4:	ldp	x22, x21, [sp, #64]
  40ffe8:	ldp	x24, x23, [sp, #48]
  40ffec:	ldp	x26, x25, [sp, #32]
  40fff0:	ldr	x27, [sp, #16]
  40fff4:	ldp	x29, x30, [sp], #96
  40fff8:	b	410058 <printf@plt+0xeb58>
  40fffc:	ldp	x20, x19, [sp, #80]
  410000:	ldp	x22, x21, [sp, #64]
  410004:	ldp	x24, x23, [sp, #48]
  410008:	ldp	x26, x25, [sp, #32]
  41000c:	ldr	x27, [sp, #16]
  410010:	ldp	x29, x30, [sp], #96
  410014:	ret
  410018:	mov	x7, x5
  41001c:	mov	x6, x4
  410020:	mov	x5, x3
  410024:	mov	x4, x2
  410028:	mov	w2, w1
  41002c:	mov	x1, xzr
  410030:	mov	w3, wzr
  410034:	b	40fe90 <printf@plt+0xe990>
  410038:	mov	x7, x5
  41003c:	mov	x6, x4
  410040:	mov	x5, x3
  410044:	mov	x4, x2
  410048:	mov	w2, w1
  41004c:	mov	w3, #0x2                   	// #2
  410050:	mov	x1, xzr
  410054:	b	40fe90 <printf@plt+0xe990>
  410058:	stp	x29, x30, [sp, #-16]!
  41005c:	mov	w0, #0x3                   	// #3
  410060:	mov	x29, sp
  410064:	bl	401480 <exit@plt>
  410068:	sub	sp, sp, #0xd0
  41006c:	stp	x29, x30, [sp, #112]
  410070:	stp	x28, x27, [sp, #128]
  410074:	stp	x26, x25, [sp, #144]
  410078:	stp	x24, x23, [sp, #160]
  41007c:	stp	x22, x21, [sp, #176]
  410080:	stp	x20, x19, [sp, #192]
  410084:	ldrb	w8, [x2]
  410088:	ldr	w9, [x7, #4]
  41008c:	add	x29, sp, #0x70
  410090:	cmp	w8, #0x3a
  410094:	csel	w26, wzr, w9, eq  // eq = none
  410098:	cmp	w0, #0x1
  41009c:	b.lt	41075c <printf@plt+0xf25c>  // b.tstop
  4100a0:	ldr	w23, [x7]
  4100a4:	mov	x19, x7
  4100a8:	mov	w28, w5
  4100ac:	mov	x27, x3
  4100b0:	mov	x24, x2
  4100b4:	mov	w21, w0
  4100b8:	mov	x20, x1
  4100bc:	mov	x22, x4
  4100c0:	str	xzr, [x7, #16]
  4100c4:	stur	x4, [x29, #-24]
  4100c8:	stp	w26, w5, [x29, #-12]
  4100cc:	cbz	w23, 41016c <printf@plt+0xec6c>
  4100d0:	ldr	w8, [x19, #24]
  4100d4:	cbz	w8, 410174 <printf@plt+0xec74>
  4100d8:	mov	x22, x19
  4100dc:	ldr	x25, [x22, #32]!
  4100e0:	cbz	x25, 410278 <printf@plt+0xed78>
  4100e4:	ldrb	w8, [x25]
  4100e8:	cbz	w8, 410278 <printf@plt+0xed78>
  4100ec:	cbz	x27, 410860 <printf@plt+0xf360>
  4100f0:	ldr	x8, [x20, w23, sxtw #3]
  4100f4:	ldrb	w9, [x8, #1]
  4100f8:	str	x8, [sp, #56]
  4100fc:	cmp	w9, #0x2d
  410100:	b.eq	410114 <printf@plt+0xec14>  // b.none
  410104:	cbz	w28, 410860 <printf@plt+0xf360>
  410108:	ldr	x8, [sp, #56]
  41010c:	ldrb	w8, [x8, #2]
  410110:	cbz	w8, 410848 <printf@plt+0xf348>
  410114:	sxtw	x10, w23
  410118:	mov	x26, x25
  41011c:	ldrb	w8, [x26]
  410120:	cbz	w8, 410138 <printf@plt+0xec38>
  410124:	cmp	w8, #0x3d
  410128:	b.eq	410138 <printf@plt+0xec38>  // b.none
  41012c:	add	x26, x26, #0x1
  410130:	ldrb	w8, [x26]
  410134:	cbnz	w8, 410124 <printf@plt+0xec24>
  410138:	ldr	x28, [x27]
  41013c:	cbz	x28, 4107f8 <printf@plt+0xf2f8>
  410140:	stp	x24, x22, [sp, #32]
  410144:	mov	w22, wzr
  410148:	mov	x24, x27
  41014c:	sub	x27, x26, x25
  410150:	mov	w8, #0xffffffff            	// #-1
  410154:	str	x10, [sp, #16]
  410158:	str	w9, [sp, #28]
  41015c:	stur	xzr, [x29, #-32]
  410160:	stp	w8, wzr, [x29, #-44]
  410164:	str	x24, [sp, #8]
  410168:	b	41019c <printf@plt+0xec9c>
  41016c:	mov	w23, #0x1                   	// #1
  410170:	str	w23, [x19]
  410174:	stp	w23, w23, [x19, #48]
  410178:	str	xzr, [x19, #32]
  41017c:	cbz	w6, 410210 <printf@plt+0xed10>
  410180:	mov	w8, #0x1                   	// #1
  410184:	b	410224 <printf@plt+0xed24>
  410188:	mov	w8, #0x1                   	// #1
  41018c:	stur	w8, [x29, #-40]
  410190:	ldr	x28, [x24, #32]!
  410194:	add	w22, w22, #0x1
  410198:	cbz	x28, 410784 <printf@plt+0xf284>
  41019c:	mov	x0, x28
  4101a0:	mov	x1, x25
  4101a4:	mov	x2, x27
  4101a8:	bl	401380 <strncmp@plt>
  4101ac:	cbnz	w0, 410190 <printf@plt+0xec90>
  4101b0:	mov	x0, x28
  4101b4:	bl	401290 <strlen@plt>
  4101b8:	cmp	w27, w0
  4101bc:	b.eq	4107ac <printf@plt+0xf2ac>  // b.none
  4101c0:	ldur	x10, [x29, #-32]
  4101c4:	cbz	x10, 410204 <printf@plt+0xed04>
  4101c8:	ldur	w8, [x29, #-8]
  4101cc:	cbnz	w8, 410188 <printf@plt+0xec88>
  4101d0:	ldr	w8, [x10, #8]
  4101d4:	ldr	w9, [x24, #8]
  4101d8:	cmp	w8, w9
  4101dc:	b.ne	410188 <printf@plt+0xec88>  // b.any
  4101e0:	ldr	x8, [x10, #16]
  4101e4:	ldr	x9, [x24, #16]
  4101e8:	cmp	x8, x9
  4101ec:	b.ne	410188 <printf@plt+0xec88>  // b.any
  4101f0:	ldr	w8, [x10, #24]
  4101f4:	ldr	w9, [x24, #24]
  4101f8:	cmp	w8, w9
  4101fc:	b.ne	410188 <printf@plt+0xec88>  // b.any
  410200:	b	410190 <printf@plt+0xec90>
  410204:	stur	x24, [x29, #-32]
  410208:	stur	w22, [x29, #-44]
  41020c:	b	410190 <printf@plt+0xec90>
  410210:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  410214:	add	x0, x0, #0x554
  410218:	bl	401460 <getenv@plt>
  41021c:	cmp	x0, #0x0
  410220:	cset	w8, ne  // ne = any
  410224:	str	w8, [x19, #44]
  410228:	ldrb	w9, [x24]
  41022c:	cmp	w9, #0x2b
  410230:	b.eq	41024c <printf@plt+0xed4c>  // b.none
  410234:	cmp	w9, #0x2d
  410238:	b.ne	410258 <printf@plt+0xed58>  // b.any
  41023c:	mov	w8, #0x2                   	// #2
  410240:	str	w8, [x19, #40]
  410244:	add	x24, x24, #0x1
  410248:	b	41026c <printf@plt+0xed6c>
  41024c:	str	wzr, [x19, #40]
  410250:	add	x24, x24, #0x1
  410254:	b	41026c <printf@plt+0xed6c>
  410258:	cbz	w8, 410264 <printf@plt+0xed64>
  41025c:	str	wzr, [x19, #40]
  410260:	b	41026c <printf@plt+0xed6c>
  410264:	mov	w8, #0x1                   	// #1
  410268:	str	w8, [x19, #40]
  41026c:	mov	w8, #0x1                   	// #1
  410270:	add	x22, x19, #0x20
  410274:	str	w8, [x19, #24]
  410278:	mov	x25, x27
  41027c:	ldr	w27, [x19, #52]
  410280:	cmp	w27, w23
  410284:	b.le	410290 <printf@plt+0xed90>
  410288:	mov	w27, w23
  41028c:	str	w23, [x19, #52]
  410290:	ldr	w26, [x19, #48]
  410294:	cmp	w26, w23
  410298:	b.le	4102a4 <printf@plt+0xeda4>
  41029c:	mov	w26, w23
  4102a0:	str	w23, [x19, #48]
  4102a4:	ldr	w28, [x19, #40]
  4102a8:	cmp	w28, #0x1
  4102ac:	b.ne	4104d8 <printf@plt+0xefd8>  // b.any
  4102b0:	cmp	w26, w27
  4102b4:	b.eq	41046c <printf@plt+0xef6c>  // b.none
  4102b8:	cmp	w27, w23
  4102bc:	b.eq	41046c <printf@plt+0xef6c>  // b.none
  4102c0:	cmp	w23, w27
  4102c4:	b.le	410480 <printf@plt+0xef80>
  4102c8:	cmp	w26, w27
  4102cc:	b.ge	410480 <printf@plt+0xef80>  // b.tcont
  4102d0:	add	x9, x20, w27, sxtw #3
  4102d4:	sxtw	x8, w27
  4102d8:	add	x10, x20, #0x10
  4102dc:	add	x11, x9, #0x10
  4102e0:	mov	w12, w26
  4102e4:	mov	w13, w23
  4102e8:	sub	w14, w13, w27
  4102ec:	sub	w15, w27, w12
  4102f0:	cmp	w14, w15
  4102f4:	b.le	410374 <printf@plt+0xee74>
  4102f8:	cmp	w15, #0x1
  4102fc:	sub	w13, w13, w15
  410300:	b.lt	4103e0 <printf@plt+0xeee0>  // b.tstop
  410304:	sxtw	x14, w12
  410308:	sxtw	x16, w13
  41030c:	cmp	w15, #0x4
  410310:	mov	w15, w15
  410314:	b.cc	410340 <printf@plt+0xee40>  // b.lo, b.ul, b.last
  410318:	add	x18, x16, x15
  41031c:	add	x17, x20, x14, lsl #3
  410320:	add	x18, x20, x18, lsl #3
  410324:	cmp	x17, x18
  410328:	b.cs	4103f4 <printf@plt+0xeef4>  // b.hs, b.nlast
  41032c:	add	x17, x14, x15
  410330:	add	x17, x20, x17, lsl #3
  410334:	add	x18, x20, x16, lsl #3
  410338:	cmp	x18, x17
  41033c:	b.cs	4103f4 <printf@plt+0xeef4>  // b.hs, b.nlast
  410340:	mov	x17, xzr
  410344:	add	x16, x17, x16
  410348:	add	x18, x17, x14
  41034c:	add	x14, x20, x16, lsl #3
  410350:	add	x16, x20, x18, lsl #3
  410354:	sub	x15, x15, x17
  410358:	ldr	x17, [x14]
  41035c:	ldr	x18, [x16]
  410360:	subs	x15, x15, #0x1
  410364:	str	x17, [x16], #8
  410368:	str	x18, [x14], #8
  41036c:	b.ne	410358 <printf@plt+0xee58>  // b.any
  410370:	b	4103e0 <printf@plt+0xeee0>
  410374:	cmp	w14, #0x1
  410378:	b.lt	4103dc <printf@plt+0xeedc>  // b.tstop
  41037c:	sxtw	x15, w12
  410380:	cmp	w14, #0x3
  410384:	mov	w16, w14
  410388:	b.ls	4103ac <printf@plt+0xeeac>  // b.plast
  41038c:	add	x17, x20, x15, lsl #3
  410390:	add	x18, x9, x16, lsl #3
  410394:	cmp	x17, x18
  410398:	b.cs	410430 <printf@plt+0xef30>  // b.hs, b.nlast
  41039c:	add	x17, x15, x16
  4103a0:	add	x17, x20, x17, lsl #3
  4103a4:	cmp	x9, x17
  4103a8:	b.cs	410430 <printf@plt+0xef30>  // b.hs, b.nlast
  4103ac:	mov	x17, xzr
  4103b0:	add	x18, x8, x17
  4103b4:	add	x0, x17, x15
  4103b8:	add	x15, x20, x18, lsl #3
  4103bc:	add	x18, x20, x0, lsl #3
  4103c0:	sub	x16, x16, x17
  4103c4:	ldr	x17, [x15]
  4103c8:	ldr	x0, [x18]
  4103cc:	subs	x16, x16, #0x1
  4103d0:	str	x17, [x18], #8
  4103d4:	str	x0, [x15], #8
  4103d8:	b.ne	4103c4 <printf@plt+0xeec4>  // b.any
  4103dc:	add	w12, w14, w12
  4103e0:	cmp	w13, w27
  4103e4:	b.le	410480 <printf@plt+0xef80>
  4103e8:	cmp	w27, w12
  4103ec:	b.gt	4102e8 <printf@plt+0xede8>
  4103f0:	b	410480 <printf@plt+0xef80>
  4103f4:	and	x17, x15, #0xfffffffc
  4103f8:	add	x18, x10, x14, lsl #3
  4103fc:	add	x0, x10, x16, lsl #3
  410400:	mov	x1, x17
  410404:	ldp	q0, q3, [x18, #-16]
  410408:	ldp	q1, q2, [x0, #-16]
  41040c:	subs	x1, x1, #0x4
  410410:	stp	q1, q2, [x18, #-16]
  410414:	stp	q0, q3, [x0, #-16]
  410418:	add	x18, x18, #0x20
  41041c:	add	x0, x0, #0x20
  410420:	b.ne	410404 <printf@plt+0xef04>  // b.any
  410424:	cmp	x17, x15
  410428:	b.eq	4103e0 <printf@plt+0xeee0>  // b.none
  41042c:	b	410344 <printf@plt+0xee44>
  410430:	and	x17, x16, #0xfffffffc
  410434:	add	x18, x10, x15, lsl #3
  410438:	mov	x0, x17
  41043c:	mov	x1, x11
  410440:	ldp	q0, q3, [x18, #-16]
  410444:	ldp	q1, q2, [x1, #-16]
  410448:	subs	x0, x0, #0x4
  41044c:	stp	q1, q2, [x18, #-16]
  410450:	stp	q0, q3, [x1, #-16]
  410454:	add	x18, x18, #0x20
  410458:	add	x1, x1, #0x20
  41045c:	b.ne	410440 <printf@plt+0xef40>  // b.any
  410460:	cmp	x17, x16
  410464:	b.ne	4103b0 <printf@plt+0xeeb0>  // b.any
  410468:	b	4103dc <printf@plt+0xeedc>
  41046c:	cmp	w27, w23
  410470:	b.eq	41048c <printf@plt+0xef8c>  // b.none
  410474:	mov	w26, w23
  410478:	str	w23, [x19, #48]
  41047c:	b	41048c <printf@plt+0xef8c>
  410480:	add	w8, w26, w23
  410484:	sub	w26, w8, w27
  410488:	stp	w26, w23, [x19, #48]
  41048c:	cmp	w23, w21
  410490:	b.ge	4104d0 <printf@plt+0xefd0>  // b.tcont
  410494:	add	x8, x20, w23, sxtw #3
  410498:	b	4104b0 <printf@plt+0xefb0>
  41049c:	add	w23, w23, #0x1
  4104a0:	cmp	w21, w23
  4104a4:	add	x8, x8, #0x8
  4104a8:	str	w23, [x19]
  4104ac:	b.eq	4104cc <printf@plt+0xefcc>  // b.none
  4104b0:	ldr	x9, [x8]
  4104b4:	ldrb	w10, [x9]
  4104b8:	cmp	w10, #0x2d
  4104bc:	b.ne	41049c <printf@plt+0xef9c>  // b.any
  4104c0:	ldrb	w9, [x9, #1]
  4104c4:	cbz	w9, 41049c <printf@plt+0xef9c>
  4104c8:	b	4104d0 <printf@plt+0xefd0>
  4104cc:	mov	w23, w21
  4104d0:	mov	w27, w23
  4104d4:	str	w23, [x19, #52]
  4104d8:	cmp	w23, w21
  4104dc:	b.eq	410750 <printf@plt+0xf250>  // b.none
  4104e0:	ldr	x0, [x20, w23, sxtw #3]
  4104e4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  4104e8:	add	x1, x1, #0x3c9
  4104ec:	bl	401420 <strcmp@plt>
  4104f0:	cbz	w0, 410548 <printf@plt+0xf048>
  4104f4:	cmp	w23, w21
  4104f8:	b.eq	410750 <printf@plt+0xf250>  // b.none
  4104fc:	sxtw	x8, w23
  410500:	ldr	x8, [x20, x8, lsl #3]
  410504:	ldrb	w9, [x8]
  410508:	cmp	w9, #0x2d
  41050c:	b.ne	41070c <printf@plt+0xf20c>  // b.any
  410510:	mov	x9, x8
  410514:	ldrb	w10, [x9, #1]!
  410518:	cbz	w10, 41070c <printf@plt+0xf20c>
  41051c:	cmp	x25, #0x0
  410520:	cset	w8, ne  // ne = any
  410524:	cmp	w10, #0x2d
  410528:	cset	w10, eq  // eq = none
  41052c:	and	w8, w8, w10
  410530:	mov	x27, x25
  410534:	add	x25, x9, x8
  410538:	str	x25, [x22]
  41053c:	ldp	w26, w28, [x29, #-12]
  410540:	cbnz	x27, 4100f0 <printf@plt+0xebf0>
  410544:	b	410860 <printf@plt+0xf360>
  410548:	add	w8, w23, #0x1
  41054c:	cmp	w26, w27
  410550:	str	w8, [x19]
  410554:	b.eq	410724 <printf@plt+0xf224>  // b.none
  410558:	cmp	w27, w8
  41055c:	b.eq	410724 <printf@plt+0xf224>  // b.none
  410560:	cmp	w23, w27
  410564:	b.lt	410738 <printf@plt+0xf238>  // b.tstop
  410568:	cmp	w26, w27
  41056c:	b.ge	410738 <printf@plt+0xf238>  // b.tcont
  410570:	add	x10, x20, w27, sxtw #3
  410574:	sxtw	x9, w27
  410578:	add	x11, x20, #0x10
  41057c:	add	x12, x10, #0x10
  410580:	mov	w13, w26
  410584:	mov	w14, w8
  410588:	sub	w15, w14, w27
  41058c:	sub	w16, w27, w13
  410590:	cmp	w15, w16
  410594:	b.le	410614 <printf@plt+0xf114>
  410598:	cmp	w16, #0x1
  41059c:	sub	w14, w14, w16
  4105a0:	b.lt	410680 <printf@plt+0xf180>  // b.tstop
  4105a4:	sxtw	x15, w13
  4105a8:	sxtw	x17, w14
  4105ac:	cmp	w16, #0x4
  4105b0:	mov	w16, w16
  4105b4:	b.cc	4105e0 <printf@plt+0xf0e0>  // b.lo, b.ul, b.last
  4105b8:	add	x0, x17, x16
  4105bc:	add	x18, x20, x15, lsl #3
  4105c0:	add	x0, x20, x0, lsl #3
  4105c4:	cmp	x18, x0
  4105c8:	b.cs	410694 <printf@plt+0xf194>  // b.hs, b.nlast
  4105cc:	add	x18, x15, x16
  4105d0:	add	x18, x20, x18, lsl #3
  4105d4:	add	x0, x20, x17, lsl #3
  4105d8:	cmp	x0, x18
  4105dc:	b.cs	410694 <printf@plt+0xf194>  // b.hs, b.nlast
  4105e0:	mov	x18, xzr
  4105e4:	add	x17, x18, x17
  4105e8:	add	x0, x18, x15
  4105ec:	add	x15, x20, x17, lsl #3
  4105f0:	add	x17, x20, x0, lsl #3
  4105f4:	sub	x16, x16, x18
  4105f8:	ldr	x18, [x15]
  4105fc:	ldr	x0, [x17]
  410600:	subs	x16, x16, #0x1
  410604:	str	x18, [x17], #8
  410608:	str	x0, [x15], #8
  41060c:	b.ne	4105f8 <printf@plt+0xf0f8>  // b.any
  410610:	b	410680 <printf@plt+0xf180>
  410614:	cmp	w15, #0x1
  410618:	b.lt	41067c <printf@plt+0xf17c>  // b.tstop
  41061c:	sxtw	x16, w13
  410620:	cmp	w15, #0x3
  410624:	mov	w17, w15
  410628:	b.ls	41064c <printf@plt+0xf14c>  // b.plast
  41062c:	add	x18, x20, x16, lsl #3
  410630:	add	x0, x10, x17, lsl #3
  410634:	cmp	x18, x0
  410638:	b.cs	4106d0 <printf@plt+0xf1d0>  // b.hs, b.nlast
  41063c:	add	x18, x16, x17
  410640:	add	x18, x20, x18, lsl #3
  410644:	cmp	x10, x18
  410648:	b.cs	4106d0 <printf@plt+0xf1d0>  // b.hs, b.nlast
  41064c:	mov	x18, xzr
  410650:	add	x0, x9, x18
  410654:	add	x1, x18, x16
  410658:	add	x16, x20, x0, lsl #3
  41065c:	add	x0, x20, x1, lsl #3
  410660:	sub	x17, x17, x18
  410664:	ldr	x18, [x16]
  410668:	ldr	x1, [x0]
  41066c:	subs	x17, x17, #0x1
  410670:	str	x18, [x0], #8
  410674:	str	x1, [x16], #8
  410678:	b.ne	410664 <printf@plt+0xf164>  // b.any
  41067c:	add	w13, w15, w13
  410680:	cmp	w14, w27
  410684:	b.le	410738 <printf@plt+0xf238>
  410688:	cmp	w27, w13
  41068c:	b.gt	410588 <printf@plt+0xf088>
  410690:	b	410738 <printf@plt+0xf238>
  410694:	and	x18, x16, #0xfffffffc
  410698:	add	x0, x11, x15, lsl #3
  41069c:	add	x1, x11, x17, lsl #3
  4106a0:	mov	x2, x18
  4106a4:	ldp	q0, q3, [x0, #-16]
  4106a8:	ldp	q1, q2, [x1, #-16]
  4106ac:	subs	x2, x2, #0x4
  4106b0:	stp	q1, q2, [x0, #-16]
  4106b4:	stp	q0, q3, [x1, #-16]
  4106b8:	add	x0, x0, #0x20
  4106bc:	add	x1, x1, #0x20
  4106c0:	b.ne	4106a4 <printf@plt+0xf1a4>  // b.any
  4106c4:	cmp	x18, x16
  4106c8:	b.eq	410680 <printf@plt+0xf180>  // b.none
  4106cc:	b	4105e4 <printf@plt+0xf0e4>
  4106d0:	and	x18, x17, #0xfffffffc
  4106d4:	add	x0, x11, x16, lsl #3
  4106d8:	mov	x1, x18
  4106dc:	mov	x2, x12
  4106e0:	ldp	q0, q3, [x0, #-16]
  4106e4:	ldp	q1, q2, [x2, #-16]
  4106e8:	subs	x1, x1, #0x4
  4106ec:	stp	q1, q2, [x0, #-16]
  4106f0:	stp	q0, q3, [x2, #-16]
  4106f4:	add	x0, x0, #0x20
  4106f8:	add	x2, x2, #0x20
  4106fc:	b.ne	4106e0 <printf@plt+0xf1e0>  // b.any
  410700:	cmp	x18, x17
  410704:	b.ne	410650 <printf@plt+0xf150>  // b.any
  410708:	b	41067c <printf@plt+0xf17c>
  41070c:	cbz	w28, 41075c <printf@plt+0xf25c>
  410710:	add	w9, w23, #0x1
  410714:	str	x8, [x19, #16]
  410718:	str	w9, [x19]
  41071c:	mov	w27, #0x1                   	// #1
  410720:	b	410760 <printf@plt+0xf260>
  410724:	cmp	w26, w27
  410728:	b.ne	410744 <printf@plt+0xf244>  // b.any
  41072c:	mov	w26, w8
  410730:	str	w8, [x19, #48]
  410734:	b	410744 <printf@plt+0xf244>
  410738:	add	w9, w26, w8
  41073c:	sub	w26, w9, w27
  410740:	stp	w26, w8, [x19, #48]
  410744:	str	w21, [x19, #52]
  410748:	str	w21, [x19]
  41074c:	mov	w27, w21
  410750:	cmp	w26, w27
  410754:	b.eq	41075c <printf@plt+0xf25c>  // b.none
  410758:	str	w26, [x19]
  41075c:	mov	w27, #0xffffffff            	// #-1
  410760:	mov	w0, w27
  410764:	ldp	x20, x19, [sp, #192]
  410768:	ldp	x22, x21, [sp, #176]
  41076c:	ldp	x24, x23, [sp, #160]
  410770:	ldp	x26, x25, [sp, #144]
  410774:	ldp	x28, x27, [sp, #128]
  410778:	ldp	x29, x30, [sp, #112]
  41077c:	add	sp, sp, #0xd0
  410780:	ret
  410784:	ldur	w8, [x29, #-40]
  410788:	cbz	w8, 4107c0 <printf@plt+0xf2c0>
  41078c:	ldur	w8, [x29, #-12]
  410790:	cbnz	w8, 410c28 <printf@plt+0xf728>
  410794:	mov	x0, x25
  410798:	bl	401290 <strlen@plt>
  41079c:	add	x8, x25, x0
  4107a0:	add	w9, w23, #0x1
  4107a4:	str	wzr, [x19, #8]
  4107a8:	b	410a90 <printf@plt+0xf590>
  4107ac:	mov	x28, x24
  4107b0:	stur	w22, [x29, #-44]
  4107b4:	ldp	x24, x22, [sp, #32]
  4107b8:	ldr	x8, [sp, #16]
  4107bc:	b	4107d4 <printf@plt+0xf2d4>
  4107c0:	ldp	x24, x22, [sp, #32]
  4107c4:	ldp	x27, x8, [sp, #8]
  4107c8:	ldur	x28, [x29, #-32]
  4107cc:	ldr	w9, [sp, #28]
  4107d0:	cbz	x28, 4107f8 <printf@plt+0xf2f8>
  4107d4:	add	x8, x8, #0x1
  4107d8:	str	w8, [x19]
  4107dc:	ldrb	w10, [x26]
  4107e0:	ldr	w9, [x28, #8]
  4107e4:	cbz	w10, 410918 <printf@plt+0xf418>
  4107e8:	cbz	w9, 410980 <printf@plt+0xf480>
  4107ec:	add	x8, x26, #0x1
  4107f0:	str	x8, [x19, #16]
  4107f4:	b	410938 <printf@plt+0xf438>
  4107f8:	ldp	w26, w8, [x29, #-12]
  4107fc:	cbz	w8, 410820 <printf@plt+0xf320>
  410800:	cmp	w9, #0x2d
  410804:	b.eq	410820 <printf@plt+0xf320>  // b.none
  410808:	ldrb	w1, [x25]
  41080c:	mov	x0, x24
  410810:	mov	w28, w9
  410814:	bl	401300 <strchr@plt>
  410818:	mov	w9, w28
  41081c:	cbnz	x0, 410860 <printf@plt+0xf360>
  410820:	cbnz	w26, 410bdc <printf@plt+0xf6dc>
  410824:	ldr	w8, [x19]
  410828:	adrp	x9, 413000 <_ZdlPvm@@Base+0x1e18>
  41082c:	add	x9, x9, #0xb91
  410830:	str	wzr, [x19, #8]
  410834:	add	w8, w8, #0x1
  410838:	str	x9, [x19, #32]
  41083c:	str	w8, [x19]
  410840:	mov	w27, #0x3f                  	// #63
  410844:	b	410760 <printf@plt+0xf260>
  410848:	mov	x0, x24
  41084c:	mov	w1, w9
  410850:	str	w9, [sp, #28]
  410854:	bl	401300 <strchr@plt>
  410858:	ldr	w9, [sp, #28]
  41085c:	cbz	x0, 410114 <printf@plt+0xec14>
  410860:	add	x28, x25, #0x1
  410864:	str	x28, [x22]
  410868:	str	w21, [sp, #52]
  41086c:	mov	x21, x27
  410870:	ldrb	w27, [x25]
  410874:	mov	x0, x24
  410878:	mov	w1, w27
  41087c:	bl	401300 <strchr@plt>
  410880:	ldrb	w8, [x25, #1]
  410884:	cbnz	w8, 410890 <printf@plt+0xf390>
  410888:	add	w23, w23, #0x1
  41088c:	str	w23, [x19]
  410890:	cmp	w27, #0x3a
  410894:	b.eq	4108cc <printf@plt+0xf3cc>  // b.none
  410898:	cbz	x0, 4108cc <printf@plt+0xf3cc>
  41089c:	ldrb	w9, [x0]
  4108a0:	ldrb	w8, [x0, #1]
  4108a4:	cmp	w9, #0x57
  4108a8:	b.ne	4108dc <printf@plt+0xf3dc>  // b.any
  4108ac:	cmp	w8, #0x3b
  4108b0:	b.ne	4108dc <printf@plt+0xf3dc>  // b.any
  4108b4:	ldrb	w8, [x28]
  4108b8:	cbz	w8, 410900 <printf@plt+0xf400>
  4108bc:	add	w9, w23, #0x1
  4108c0:	str	x28, [x19, #16]
  4108c4:	str	w9, [x19]
  4108c8:	b	4109bc <printf@plt+0xf4bc>
  4108cc:	cbnz	w26, 410afc <printf@plt+0xf5fc>
  4108d0:	str	w27, [x19, #8]
  4108d4:	mov	w27, #0x3f                  	// #63
  4108d8:	b	410760 <printf@plt+0xf260>
  4108dc:	cmp	w8, #0x3a
  4108e0:	b.ne	410760 <printf@plt+0xf260>  // b.any
  4108e4:	ldrb	w9, [x0, #2]
  4108e8:	ldrb	w8, [x28]
  4108ec:	cmp	w9, #0x3a
  4108f0:	b.ne	410968 <printf@plt+0xf468>  // b.any
  4108f4:	cbnz	w8, 41096c <printf@plt+0xf46c>
  4108f8:	str	xzr, [x19, #16]
  4108fc:	b	410978 <printf@plt+0xf478>
  410900:	ldr	w8, [sp, #52]
  410904:	cmp	w23, w8
  410908:	b.ne	4109ac <printf@plt+0xf4ac>  // b.any
  41090c:	cbnz	w26, 410d04 <printf@plt+0xf804>
  410910:	str	w27, [x19, #8]
  410914:	b	410c94 <printf@plt+0xf794>
  410918:	cmp	w9, #0x1
  41091c:	b.ne	410938 <printf@plt+0xf438>  // b.any
  410920:	cmp	w8, w21
  410924:	b.ge	410bb8 <printf@plt+0xf6b8>  // b.tcont
  410928:	add	w9, w23, #0x2
  41092c:	str	w9, [x19]
  410930:	ldr	x8, [x20, x8, lsl #3]
  410934:	b	4107f0 <printf@plt+0xf2f0>
  410938:	mov	x0, x25
  41093c:	bl	401290 <strlen@plt>
  410940:	add	x8, x25, x0
  410944:	str	x8, [x22]
  410948:	ldur	x8, [x29, #-24]
  41094c:	cbz	x8, 410958 <printf@plt+0xf458>
  410950:	ldur	w9, [x29, #-44]
  410954:	str	w9, [x8]
  410958:	ldr	x8, [x28, #16]
  41095c:	ldr	w27, [x28, #24]
  410960:	cbnz	x8, 410bac <printf@plt+0xf6ac>
  410964:	b	410760 <printf@plt+0xf260>
  410968:	cbz	w8, 410b30 <printf@plt+0xf630>
  41096c:	add	w8, w23, #0x1
  410970:	str	x28, [x19, #16]
  410974:	str	w8, [x19]
  410978:	str	xzr, [x22]
  41097c:	b	410760 <printf@plt+0xf260>
  410980:	ldur	w8, [x29, #-12]
  410984:	cbnz	w8, 410cd4 <printf@plt+0xf7d4>
  410988:	ldr	x20, [x19, #32]
  41098c:	mov	x0, x20
  410990:	bl	401290 <strlen@plt>
  410994:	add	x8, x20, x0
  410998:	str	x8, [x19, #32]
  41099c:	ldr	w8, [x28, #24]
  4109a0:	mov	w27, #0x3f                  	// #63
  4109a4:	str	w8, [x19, #8]
  4109a8:	b	410760 <printf@plt+0xf260>
  4109ac:	add	w9, w23, #0x1
  4109b0:	str	w9, [x19]
  4109b4:	ldr	x28, [x20, w23, sxtw #3]
  4109b8:	str	x28, [x19, #16]
  4109bc:	mov	x8, x21
  4109c0:	str	x22, [sp, #40]
  4109c4:	str	x28, [x22]
  4109c8:	stur	x28, [x29, #-8]
  4109cc:	ldrb	w22, [x28]
  4109d0:	cbz	w22, 4109e8 <printf@plt+0xf4e8>
  4109d4:	cmp	w22, #0x3d
  4109d8:	b.eq	4109e8 <printf@plt+0xf4e8>  // b.none
  4109dc:	add	x28, x28, #0x1
  4109e0:	ldrb	w22, [x28]
  4109e4:	cbnz	w22, 4109d4 <printf@plt+0xf4d4>
  4109e8:	ldr	x27, [x8]
  4109ec:	cbz	x27, 410aec <printf@plt+0xf5ec>
  4109f0:	ldur	x8, [x29, #-8]
  4109f4:	str	x24, [sp, #32]
  4109f8:	mov	w24, wzr
  4109fc:	mov	w25, wzr
  410a00:	sub	x26, x28, x8
  410a04:	mov	x23, xzr
  410a08:	and	x8, x26, #0xffffffff
  410a0c:	stur	w9, [x29, #-44]
  410a10:	stur	wzr, [x29, #-32]
  410a14:	stur	x8, [x29, #-40]
  410a18:	b	410a28 <printf@plt+0xf528>
  410a1c:	ldr	x27, [x21, #32]!
  410a20:	add	w24, w24, #0x1
  410a24:	cbz	x27, 410a6c <printf@plt+0xf56c>
  410a28:	ldur	x1, [x29, #-8]
  410a2c:	mov	x0, x27
  410a30:	mov	x2, x26
  410a34:	bl	401380 <strncmp@plt>
  410a38:	cbnz	w0, 410a1c <printf@plt+0xf51c>
  410a3c:	mov	x0, x27
  410a40:	bl	401290 <strlen@plt>
  410a44:	ldur	x8, [x29, #-40]
  410a48:	cmp	x8, x0
  410a4c:	b.eq	410aa0 <printf@plt+0xf5a0>  // b.none
  410a50:	ldur	w8, [x29, #-32]
  410a54:	cmp	x23, #0x0
  410a58:	csel	x23, x21, x23, eq  // eq = none
  410a5c:	csinc	w25, w25, wzr, eq  // eq = none
  410a60:	csel	w8, w24, w8, eq  // eq = none
  410a64:	stur	w8, [x29, #-32]
  410a68:	b	410a1c <printf@plt+0xf51c>
  410a6c:	cbz	w25, 410ab8 <printf@plt+0xf5b8>
  410a70:	ldur	w8, [x29, #-12]
  410a74:	cbnz	w8, 410ca8 <printf@plt+0xf7a8>
  410a78:	ldur	x20, [x29, #-8]
  410a7c:	ldur	w21, [x29, #-44]
  410a80:	mov	x0, x20
  410a84:	bl	401290 <strlen@plt>
  410a88:	add	x8, x20, x0
  410a8c:	add	w9, w21, #0x1
  410a90:	str	x8, [x19, #32]
  410a94:	str	w9, [x19]
  410a98:	mov	w27, #0x3f                  	// #63
  410a9c:	b	410760 <printf@plt+0xf260>
  410aa0:	mov	w25, w24
  410aa4:	ldr	x24, [sp, #32]
  410aa8:	ldur	w9, [x29, #-12]
  410aac:	ldur	w10, [x29, #-44]
  410ab0:	mov	x23, x21
  410ab4:	b	410acc <printf@plt+0xf5cc>
  410ab8:	ldr	x24, [sp, #32]
  410abc:	ldur	w9, [x29, #-12]
  410ac0:	ldur	w10, [x29, #-44]
  410ac4:	ldur	w25, [x29, #-32]
  410ac8:	cbz	x23, 410aec <printf@plt+0xf5ec>
  410acc:	ldr	w8, [x23, #8]
  410ad0:	cbz	w22, 410b58 <printf@plt+0xf658>
  410ad4:	cbz	w8, 410c04 <printf@plt+0xf704>
  410ad8:	ldr	x22, [sp, #40]
  410adc:	ldur	x21, [x29, #-8]
  410ae0:	add	x8, x28, #0x1
  410ae4:	str	x8, [x19, #16]
  410ae8:	b	410b84 <printf@plt+0xf684>
  410aec:	ldr	x8, [sp, #40]
  410af0:	mov	w27, #0x57                  	// #87
  410af4:	str	xzr, [x8]
  410af8:	b	410760 <printf@plt+0xf260>
  410afc:	ldr	w8, [x19, #44]
  410b00:	adrp	x9, 428000 <_Znam@GLIBCXX_3.4>
  410b04:	ldr	x0, [x9, #440]
  410b08:	ldr	x2, [x20]
  410b0c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x3e18>
  410b10:	adrp	x10, 415000 <_ZdlPvm@@Base+0x3e18>
  410b14:	add	x9, x9, #0x4aa
  410b18:	add	x10, x10, #0x4c4
  410b1c:	cmp	w8, #0x0
  410b20:	csel	x1, x10, x9, eq  // eq = none
  410b24:	mov	w3, w27
  410b28:	bl	4012a0 <fprintf@plt>
  410b2c:	b	4108d0 <printf@plt+0xf3d0>
  410b30:	ldr	w8, [sp, #52]
  410b34:	cmp	w23, w8
  410b38:	b.ne	410c50 <printf@plt+0xf750>  // b.any
  410b3c:	cbnz	w26, 410d88 <printf@plt+0xf888>
  410b40:	str	w27, [x19, #8]
  410b44:	ldrb	w8, [x24]
  410b48:	mov	w9, #0x3f                  	// #63
  410b4c:	cmp	w8, #0x3a
  410b50:	csel	w27, w8, w9, eq  // eq = none
  410b54:	b	410978 <printf@plt+0xf478>
  410b58:	ldr	x22, [sp, #40]
  410b5c:	ldur	x21, [x29, #-8]
  410b60:	cmp	w8, #0x1
  410b64:	b.ne	410b84 <printf@plt+0xf684>  // b.any
  410b68:	ldr	w8, [sp, #52]
  410b6c:	cmp	w10, w8
  410b70:	b.ge	410c80 <printf@plt+0xf780>  // b.tcont
  410b74:	add	w8, w10, #0x1
  410b78:	str	w8, [x19]
  410b7c:	ldr	x8, [x20, w10, sxtw #3]
  410b80:	b	410ae4 <printf@plt+0xf5e4>
  410b84:	mov	x0, x21
  410b88:	bl	401290 <strlen@plt>
  410b8c:	add	x8, x21, x0
  410b90:	str	x8, [x22]
  410b94:	ldur	x8, [x29, #-24]
  410b98:	cbz	x8, 410ba0 <printf@plt+0xf6a0>
  410b9c:	str	w25, [x8]
  410ba0:	ldr	x8, [x23, #16]
  410ba4:	ldr	w27, [x23, #24]
  410ba8:	cbz	x8, 410760 <printf@plt+0xf260>
  410bac:	str	w27, [x8]
  410bb0:	mov	w27, wzr
  410bb4:	b	410760 <printf@plt+0xf260>
  410bb8:	ldur	w8, [x29, #-12]
  410bbc:	cbnz	w8, 410d3c <printf@plt+0xf83c>
  410bc0:	mov	x0, x25
  410bc4:	bl	401290 <strlen@plt>
  410bc8:	add	x8, x25, x0
  410bcc:	str	x8, [x19, #32]
  410bd0:	ldr	w8, [x28, #24]
  410bd4:	str	w8, [x19, #8]
  410bd8:	b	410c94 <printf@plt+0xf794>
  410bdc:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410be0:	ldr	x0, [x8, #440]
  410be4:	ldr	x2, [x20]
  410be8:	cmp	w9, #0x2d
  410bec:	b.ne	410c64 <printf@plt+0xf764>  // b.any
  410bf0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410bf4:	add	x1, x1, #0x46a
  410bf8:	mov	x3, x25
  410bfc:	bl	4012a0 <fprintf@plt>
  410c00:	b	410824 <printf@plt+0xf324>
  410c04:	ldr	x19, [sp, #40]
  410c08:	cbnz	w9, 410d60 <printf@plt+0xf860>
  410c0c:	ldur	x20, [x29, #-8]
  410c10:	mov	x0, x20
  410c14:	bl	401290 <strlen@plt>
  410c18:	add	x8, x20, x0
  410c1c:	str	x8, [x19]
  410c20:	mov	w27, #0x3f                  	// #63
  410c24:	b	410760 <printf@plt+0xf260>
  410c28:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410c2c:	ldr	x0, [x8, #440]
  410c30:	ldr	x2, [x20]
  410c34:	ldr	x3, [sp, #56]
  410c38:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410c3c:	add	x1, x1, #0x3cc
  410c40:	bl	4012a0 <fprintf@plt>
  410c44:	ldr	x25, [x19, #32]
  410c48:	ldr	w23, [x19]
  410c4c:	b	410794 <printf@plt+0xf294>
  410c50:	add	w8, w23, #0x1
  410c54:	str	w8, [x19]
  410c58:	ldr	x8, [x20, w23, sxtw #3]
  410c5c:	str	x8, [x19, #16]
  410c60:	b	410978 <printf@plt+0xf478>
  410c64:	ldr	x8, [sp, #56]
  410c68:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410c6c:	add	x1, x1, #0x48a
  410c70:	mov	x4, x25
  410c74:	ldrb	w3, [x8]
  410c78:	bl	4012a0 <fprintf@plt>
  410c7c:	b	410824 <printf@plt+0xf324>
  410c80:	cbnz	w9, 410da8 <printf@plt+0xf8a8>
  410c84:	mov	x0, x21
  410c88:	bl	401290 <strlen@plt>
  410c8c:	add	x8, x21, x0
  410c90:	str	x8, [x22]
  410c94:	ldrb	w8, [x24]
  410c98:	mov	w9, #0x3f                  	// #63
  410c9c:	cmp	w8, #0x3a
  410ca0:	csel	w27, w8, w9, eq  // eq = none
  410ca4:	b	410760 <printf@plt+0xf260>
  410ca8:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410cac:	ldr	x0, [x8, #440]
  410cb0:	ldur	w8, [x29, #-44]
  410cb4:	ldr	x2, [x20]
  410cb8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410cbc:	add	x1, x1, #0x505
  410cc0:	ldr	x3, [x20, w8, sxtw #3]
  410cc4:	bl	4012a0 <fprintf@plt>
  410cc8:	ldr	x20, [x19, #32]
  410ccc:	ldr	w21, [x19]
  410cd0:	b	410a80 <printf@plt+0xf580>
  410cd4:	ldr	x10, [sp, #56]
  410cd8:	adrp	x9, 428000 <_Znam@GLIBCXX_3.4>
  410cdc:	ldr	x0, [x9, #440]
  410ce0:	ldr	x2, [x20]
  410ce4:	ldrb	w8, [x10, #1]
  410ce8:	cmp	w8, #0x2d
  410cec:	b.ne	410d24 <printf@plt+0xf824>  // b.any
  410cf0:	ldr	x3, [x28]
  410cf4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410cf8:	add	x1, x1, #0x3ea
  410cfc:	bl	4012a0 <fprintf@plt>
  410d00:	b	410988 <printf@plt+0xf488>
  410d04:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410d08:	ldr	x0, [x8, #440]
  410d0c:	ldr	x2, [x20]
  410d10:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410d14:	add	x1, x1, #0x4de
  410d18:	mov	w3, w27
  410d1c:	bl	4012a0 <fprintf@plt>
  410d20:	b	410910 <printf@plt+0xf410>
  410d24:	ldrb	w3, [x10]
  410d28:	ldr	x4, [x28]
  410d2c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410d30:	add	x1, x1, #0x417
  410d34:	bl	4012a0 <fprintf@plt>
  410d38:	b	410988 <printf@plt+0xf488>
  410d3c:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410d40:	ldr	x0, [x8, #440]
  410d44:	ldr	x2, [x20]
  410d48:	ldr	x3, [sp, #56]
  410d4c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410d50:	add	x1, x1, #0x444
  410d54:	bl	4012a0 <fprintf@plt>
  410d58:	ldr	x25, [x22]
  410d5c:	b	410bc0 <printf@plt+0xf6c0>
  410d60:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410d64:	ldr	x2, [x20]
  410d68:	ldr	x0, [x8, #440]
  410d6c:	ldr	x3, [x23]
  410d70:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410d74:	add	x1, x1, #0x526
  410d78:	bl	4012a0 <fprintf@plt>
  410d7c:	ldr	x8, [x19]
  410d80:	stur	x8, [x29, #-8]
  410d84:	b	410c0c <printf@plt+0xf70c>
  410d88:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410d8c:	ldr	x0, [x8, #440]
  410d90:	ldr	x2, [x20]
  410d94:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410d98:	add	x1, x1, #0x4de
  410d9c:	mov	w3, w27
  410da0:	bl	4012a0 <fprintf@plt>
  410da4:	b	410b40 <printf@plt+0xf640>
  410da8:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410dac:	add	x9, x20, w10, sxtw #3
  410db0:	ldr	x2, [x20]
  410db4:	ldr	x0, [x8, #440]
  410db8:	ldur	x3, [x9, #-8]
  410dbc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  410dc0:	add	x1, x1, #0x444
  410dc4:	bl	4012a0 <fprintf@plt>
  410dc8:	ldr	x21, [x22]
  410dcc:	b	410c84 <printf@plt+0xf784>
  410dd0:	stp	x29, x30, [sp, #-32]!
  410dd4:	stp	x20, x19, [sp, #16]
  410dd8:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  410ddc:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410de0:	ldr	w9, [x20, #384]
  410de4:	ldr	w8, [x8, #388]
  410de8:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  410dec:	add	x19, x19, #0x28
  410df0:	mov	x7, x19
  410df4:	mov	x29, sp
  410df8:	stp	w9, w8, [x19]
  410dfc:	bl	410068 <printf@plt+0xeb68>
  410e00:	ldr	w8, [x19]
  410e04:	ldr	x9, [x19, #16]
  410e08:	ldr	w11, [x19, #8]
  410e0c:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  410e10:	str	w8, [x20, #384]
  410e14:	ldp	x20, x19, [sp, #16]
  410e18:	adrp	x12, 428000 <_Znam@GLIBCXX_3.4>
  410e1c:	str	x9, [x10, #168]
  410e20:	str	w11, [x12, #392]
  410e24:	ldp	x29, x30, [sp], #32
  410e28:	ret
  410e2c:	stp	x29, x30, [sp, #-32]!
  410e30:	stp	x20, x19, [sp, #16]
  410e34:	adrp	x20, 428000 <_Znam@GLIBCXX_3.4>
  410e38:	adrp	x8, 428000 <_Znam@GLIBCXX_3.4>
  410e3c:	ldr	w9, [x20, #384]
  410e40:	ldr	w8, [x8, #388]
  410e44:	adrp	x19, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  410e48:	add	x19, x19, #0x28
  410e4c:	mov	w6, #0x1                   	// #1
  410e50:	mov	x3, xzr
  410e54:	mov	x4, xzr
  410e58:	mov	w5, wzr
  410e5c:	mov	x7, x19
  410e60:	mov	x29, sp
  410e64:	stp	w9, w8, [x19]
  410e68:	bl	410068 <printf@plt+0xeb68>
  410e6c:	ldr	w8, [x19]
  410e70:	ldr	x9, [x19, #16]
  410e74:	ldr	w11, [x19, #8]
  410e78:	adrp	x10, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  410e7c:	str	w8, [x20, #384]
  410e80:	ldp	x20, x19, [sp, #16]
  410e84:	adrp	x12, 428000 <_Znam@GLIBCXX_3.4>
  410e88:	str	x9, [x10, #168]
  410e8c:	str	w11, [x12, #392]
  410e90:	ldp	x29, x30, [sp], #32
  410e94:	ret
  410e98:	mov	w5, wzr
  410e9c:	mov	w6, wzr
  410ea0:	b	410dd0 <printf@plt+0xf8d0>
  410ea4:	mov	x7, x5
  410ea8:	mov	w5, wzr
  410eac:	mov	w6, wzr
  410eb0:	b	410068 <printf@plt+0xeb68>
  410eb4:	mov	w5, #0x1                   	// #1
  410eb8:	mov	w6, wzr
  410ebc:	b	410dd0 <printf@plt+0xf8d0>
  410ec0:	mov	x7, x5
  410ec4:	mov	w5, #0x1                   	// #1
  410ec8:	mov	w6, wzr
  410ecc:	b	410068 <printf@plt+0xeb68>
  410ed0:	mov	w8, w0
  410ed4:	tbnz	w0, #31, 410f1c <printf@plt+0xfa1c>
  410ed8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  410edc:	mov	w9, #0x6667                	// #26215
  410ee0:	add	x0, x0, #0x74
  410ee4:	movk	w9, #0x6666, lsl #16
  410ee8:	mov	w10, #0xa                   	// #10
  410eec:	smull	x11, w8, w9
  410ef0:	lsr	x13, x11, #63
  410ef4:	asr	x11, x11, #34
  410ef8:	add	w11, w11, w13
  410efc:	add	w12, w8, #0x9
  410f00:	msub	w8, w11, w10, w8
  410f04:	add	w8, w8, #0x30
  410f08:	cmp	w12, #0x12
  410f0c:	strb	w8, [x0, #-1]!
  410f10:	mov	w8, w11
  410f14:	b.hi	410eec <printf@plt+0xf9ec>  // b.pmore
  410f18:	ret
  410f1c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  410f20:	mov	w9, #0x6667                	// #26215
  410f24:	add	x0, x0, #0x73
  410f28:	movk	w9, #0x6666, lsl #16
  410f2c:	mov	w10, #0xa                   	// #10
  410f30:	smull	x11, w8, w9
  410f34:	lsr	x13, x11, #63
  410f38:	asr	x11, x11, #34
  410f3c:	neg	w12, w8
  410f40:	add	w11, w11, w13
  410f44:	madd	w12, w11, w10, w12
  410f48:	add	w8, w8, #0x9
  410f4c:	add	w12, w12, #0x30
  410f50:	cmp	w8, #0x12
  410f54:	strb	w12, [x0], #-1
  410f58:	mov	w8, w11
  410f5c:	b.hi	410f30 <printf@plt+0xfa30>  // b.pmore
  410f60:	mov	w8, #0x2d                  	// #45
  410f64:	strb	w8, [x0]
  410f68:	ret
  410f6c:	mov	w8, w0
  410f70:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  410f74:	mov	w9, #0xcccd                	// #52429
  410f78:	add	x0, x0, #0x89
  410f7c:	movk	w9, #0xcccc, lsl #16
  410f80:	mov	w10, #0xa                   	// #10
  410f84:	umull	x11, w8, w9
  410f88:	lsr	x11, x11, #35
  410f8c:	msub	w12, w11, w10, w8
  410f90:	orr	w12, w12, #0x30
  410f94:	cmp	w8, #0x9
  410f98:	strb	w12, [x0, #-1]!
  410f9c:	mov	w8, w11
  410fa0:	b.hi	410f84 <printf@plt+0xfa84>  // b.pmore
  410fa4:	ret
  410fa8:	sub	sp, sp, #0x30
  410fac:	stp	x29, x30, [sp, #16]
  410fb0:	stp	x20, x19, [sp, #32]
  410fb4:	add	x29, sp, #0x10
  410fb8:	sub	x1, x0, #0x1
  410fbc:	ldrb	w8, [x1, #1]!
  410fc0:	cmp	x8, #0x20
  410fc4:	b.eq	410fbc <printf@plt+0xfabc>  // b.none
  410fc8:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1e48>
  410fcc:	add	x9, x9, #0x804
  410fd0:	ldrb	w10, [x9, x8]
  410fd4:	cbz	w10, 411050 <printf@plt+0xfb50>
  410fd8:	mov	w19, wzr
  410fdc:	mov	w10, #0xa                   	// #10
  410fe0:	ldrb	w11, [x1, #1]!
  410fe4:	mul	w13, w19, w10
  410fe8:	add	w8, w13, w8, uxtb
  410fec:	sub	w19, w8, #0x30
  410ff0:	ldrb	w12, [x9, x11]
  410ff4:	mov	w8, w11
  410ff8:	cbnz	w12, 410fe0 <printf@plt+0xfae0>
  410ffc:	cmp	w8, #0x20
  411000:	mov	w20, wzr
  411004:	b.hi	41110c <printf@plt+0xfc0c>  // b.pmore
  411008:	mov	w9, #0x1                   	// #1
  41100c:	mov	x10, #0x401                 	// #1025
  411010:	lsl	x9, x9, x8
  411014:	movk	x10, #0x1, lsl #32
  411018:	tst	x9, x10
  41101c:	b.eq	41110c <printf@plt+0xfc0c>  // b.none
  411020:	and	w9, w8, #0xff
  411024:	cmp	w9, #0x20
  411028:	b.ne	411034 <printf@plt+0xfb34>  // b.any
  41102c:	ldrb	w8, [x1, #1]!
  411030:	b	411020 <printf@plt+0xfb20>
  411034:	cbz	w9, 411040 <printf@plt+0xfb40>
  411038:	cmp	w9, #0xa
  41103c:	b.ne	411058 <printf@plt+0xfb58>  // b.any
  411040:	mov	w0, w19
  411044:	bl	411ed8 <_ZdlPvm@@Base+0xcf0>
  411048:	mov	w20, #0x1                   	// #1
  41104c:	b	41110c <printf@plt+0xfc0c>
  411050:	mov	w20, wzr
  411054:	b	41110c <printf@plt+0xfc0c>
  411058:	mov	x10, #0x401                 	// #1025
  41105c:	mov	w9, #0x1                   	// #1
  411060:	movk	x10, #0x1, lsl #32
  411064:	mov	x20, x1
  411068:	and	w11, w8, #0xff
  41106c:	cmp	w11, #0x20
  411070:	b.hi	411084 <printf@plt+0xfb84>  // b.pmore
  411074:	and	x8, x8, #0xff
  411078:	lsl	x8, x9, x8
  41107c:	tst	x8, x10
  411080:	b.ne	411094 <printf@plt+0xfb94>  // b.any
  411084:	cmp	w11, #0x5c
  411088:	b.eq	411094 <printf@plt+0xfb94>  // b.none
  41108c:	ldrb	w8, [x20, #1]!
  411090:	b	411068 <printf@plt+0xfb68>
  411094:	sub	w2, w20, w1
  411098:	mov	x0, sp
  41109c:	bl	4111fc <_ZdlPvm@@Base+0x14>
  4110a0:	ldrb	w8, [x20]
  4110a4:	cmp	w8, #0x20
  4110a8:	b.ne	4110b4 <printf@plt+0xfbb4>  // b.any
  4110ac:	add	x20, x20, #0x1
  4110b0:	b	4110a0 <printf@plt+0xfba0>
  4110b4:	cbz	w8, 4110c0 <printf@plt+0xfbc0>
  4110b8:	cmp	w8, #0xa
  4110bc:	b.ne	411100 <printf@plt+0xfc00>  // b.any
  4110c0:	ldp	w8, w9, [sp, #8]
  4110c4:	cmp	w8, w9
  4110c8:	b.lt	4110d8 <printf@plt+0xfbd8>  // b.tstop
  4110cc:	mov	x0, sp
  4110d0:	bl	41155c <_ZdlPvm@@Base+0x374>
  4110d4:	ldr	w8, [sp, #8]
  4110d8:	ldr	x9, [sp]
  4110dc:	add	w10, w8, #0x1
  4110e0:	str	w10, [sp, #8]
  4110e4:	strb	wzr, [x9, w8, sxtw]
  4110e8:	ldr	x0, [sp]
  4110ec:	bl	411e94 <_ZdlPvm@@Base+0xcac>
  4110f0:	mov	w0, w19
  4110f4:	bl	411ed8 <_ZdlPvm@@Base+0xcf0>
  4110f8:	mov	w20, #0x1                   	// #1
  4110fc:	b	411104 <printf@plt+0xfc04>
  411100:	mov	w20, wzr
  411104:	mov	x0, sp
  411108:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  41110c:	mov	w0, w20
  411110:	ldp	x20, x19, [sp, #32]
  411114:	ldp	x29, x30, [sp, #16]
  411118:	add	sp, sp, #0x30
  41111c:	ret
  411120:	mov	x19, x0
  411124:	mov	x0, sp
  411128:	bl	411394 <_ZdlPvm@@Base+0x1ac>
  41112c:	mov	x0, x19
  411130:	bl	4014a0 <_Unwind_Resume@plt>
  411134:	ret

0000000000411138 <_Znwm@@Base>:
  411138:	stp	x29, x30, [sp, #-32]!
  41113c:	str	x19, [sp, #16]
  411140:	mov	x29, sp
  411144:	and	x8, x0, #0xffffffff
  411148:	cmp	x0, #0x0
  41114c:	csinc	x0, x8, xzr, ne  // ne = any
  411150:	bl	401440 <malloc@plt>
  411154:	cbz	x0, 411164 <_Znwm@@Base+0x2c>
  411158:	ldr	x19, [sp, #16]
  41115c:	ldp	x29, x30, [sp], #32
  411160:	ret
  411164:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  411168:	ldr	x19, [x8, #144]
  41116c:	cbz	x19, 41119c <_Znwm@@Base+0x64>
  411170:	mov	x0, x19
  411174:	bl	401290 <strlen@plt>
  411178:	mov	x2, x0
  41117c:	mov	w0, #0x2                   	// #2
  411180:	mov	x1, x19
  411184:	bl	401430 <write@plt>
  411188:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  41118c:	add	x1, x1, #0x21e
  411190:	mov	w0, #0x2                   	// #2
  411194:	mov	w2, #0x2                   	// #2
  411198:	bl	401430 <write@plt>
  41119c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x3e18>
  4111a0:	add	x0, x0, #0x564
  4111a4:	bl	4111b0 <_Znwm@@Base+0x78>
  4111a8:	mov	w0, #0xffffffff            	// #-1
  4111ac:	bl	401310 <_exit@plt>
  4111b0:	stp	x29, x30, [sp, #-32]!
  4111b4:	str	x19, [sp, #16]
  4111b8:	mov	x29, sp
  4111bc:	mov	x19, x0
  4111c0:	bl	401290 <strlen@plt>
  4111c4:	mov	x1, x19
  4111c8:	ldr	x19, [sp, #16]
  4111cc:	mov	x2, x0
  4111d0:	mov	w0, #0x2                   	// #2
  4111d4:	ldp	x29, x30, [sp], #32
  4111d8:	b	401430 <write@plt>

00000000004111dc <_ZdlPv@@Base>:
  4111dc:	cbz	x0, 4111e4 <_ZdlPv@@Base+0x8>
  4111e0:	b	4012e0 <free@plt>
  4111e4:	ret

00000000004111e8 <_ZdlPvm@@Base>:
  4111e8:	cbz	x0, 4111f0 <_ZdlPvm@@Base+0x8>
  4111ec:	b	4012e0 <free@plt>
  4111f0:	ret
  4111f4:	stp	xzr, xzr, [x0]
  4111f8:	ret
  4111fc:	stp	x29, x30, [sp, #-48]!
  411200:	str	x21, [sp, #16]
  411204:	stp	x20, x19, [sp, #32]
  411208:	mov	x29, sp
  41120c:	mov	w21, w2
  411210:	mov	x20, x1
  411214:	mov	x19, x0
  411218:	str	w2, [x0, #8]
  41121c:	tbnz	w2, #31, 41123c <_ZdlPvm@@Base+0x54>
  411220:	cbnz	w21, 41124c <_ZdlPvm@@Base+0x64>
  411224:	str	wzr, [x19, #12]
  411228:	str	xzr, [x19]
  41122c:	ldp	x20, x19, [sp, #32]
  411230:	ldr	x21, [sp, #16]
  411234:	ldp	x29, x30, [sp], #48
  411238:	ret
  41123c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  411240:	add	x1, x1, #0x580
  411244:	mov	w0, #0x57                  	// #87
  411248:	bl	40f604 <printf@plt+0xe104>
  41124c:	lsl	w8, w21, #1
  411250:	sxtw	x0, w8
  411254:	str	w8, [x19, #12]
  411258:	bl	401230 <_Znam@plt>
  41125c:	str	x0, [x19]
  411260:	sxtw	x2, w21
  411264:	mov	x1, x20
  411268:	ldp	x20, x19, [sp, #32]
  41126c:	ldr	x21, [sp, #16]
  411270:	ldp	x29, x30, [sp], #48
  411274:	b	401250 <memcpy@plt>
  411278:	stp	x29, x30, [sp, #-48]!
  41127c:	str	x21, [sp, #16]
  411280:	stp	x20, x19, [sp, #32]
  411284:	mov	x29, sp
  411288:	mov	x19, x0
  41128c:	cbz	x1, 4112d4 <_ZdlPvm@@Base+0xec>
  411290:	mov	x0, x1
  411294:	mov	x20, x1
  411298:	bl	401290 <strlen@plt>
  41129c:	mov	x21, x0
  4112a0:	str	w21, [x19, #8]
  4112a4:	cbz	w21, 4112dc <_ZdlPvm@@Base+0xf4>
  4112a8:	lsl	w8, w21, #1
  4112ac:	sxtw	x0, w8
  4112b0:	str	w8, [x19, #12]
  4112b4:	bl	401230 <_Znam@plt>
  4112b8:	str	x0, [x19]
  4112bc:	sxtw	x2, w21
  4112c0:	mov	x1, x20
  4112c4:	ldp	x20, x19, [sp, #32]
  4112c8:	ldr	x21, [sp, #16]
  4112cc:	ldp	x29, x30, [sp], #48
  4112d0:	b	401250 <memcpy@plt>
  4112d4:	str	xzr, [x19, #8]
  4112d8:	b	4112e0 <_ZdlPvm@@Base+0xf8>
  4112dc:	str	wzr, [x19, #12]
  4112e0:	str	xzr, [x19]
  4112e4:	ldp	x20, x19, [sp, #32]
  4112e8:	ldr	x21, [sp, #16]
  4112ec:	ldp	x29, x30, [sp], #48
  4112f0:	ret
  4112f4:	stp	x29, x30, [sp, #-32]!
  4112f8:	stp	x20, x19, [sp, #16]
  4112fc:	mov	x29, sp
  411300:	adrp	x8, 415000 <_ZdlPvm@@Base+0x3e18>
  411304:	ldr	d0, [x8, #1400]
  411308:	mov	x20, x0
  41130c:	mov	w19, w1
  411310:	str	d0, [x0, #8]
  411314:	mov	w0, #0x2                   	// #2
  411318:	bl	401230 <_Znam@plt>
  41131c:	str	x0, [x20]
  411320:	strb	w19, [x0]
  411324:	ldp	x20, x19, [sp, #16]
  411328:	ldp	x29, x30, [sp], #32
  41132c:	ret
  411330:	stp	x29, x30, [sp, #-48]!
  411334:	str	x21, [sp, #16]
  411338:	stp	x20, x19, [sp, #32]
  41133c:	mov	x29, sp
  411340:	ldrsw	x19, [x1, #8]
  411344:	mov	x20, x0
  411348:	str	w19, [x0, #8]
  41134c:	cbz	w19, 41137c <_ZdlPvm@@Base+0x194>
  411350:	lsl	x0, x19, #1
  411354:	mov	x21, x1
  411358:	str	w0, [x20, #12]
  41135c:	bl	401230 <_Znam@plt>
  411360:	str	x0, [x20]
  411364:	ldr	x1, [x21]
  411368:	mov	x2, x19
  41136c:	ldp	x20, x19, [sp, #32]
  411370:	ldr	x21, [sp, #16]
  411374:	ldp	x29, x30, [sp], #48
  411378:	b	401250 <memcpy@plt>
  41137c:	str	wzr, [x20, #12]
  411380:	str	xzr, [x20]
  411384:	ldp	x20, x19, [sp, #32]
  411388:	ldr	x21, [sp, #16]
  41138c:	ldp	x29, x30, [sp], #48
  411390:	ret
  411394:	ldr	x0, [x0]
  411398:	cbz	x0, 4113a0 <_ZdlPvm@@Base+0x1b8>
  41139c:	b	4013e0 <_ZdaPv@plt>
  4113a0:	ret
  4113a4:	stp	x29, x30, [sp, #-48]!
  4113a8:	str	x21, [sp, #16]
  4113ac:	stp	x20, x19, [sp, #32]
  4113b0:	mov	x29, sp
  4113b4:	ldr	w8, [x0, #12]
  4113b8:	ldrsw	x21, [x1, #8]
  4113bc:	mov	x19, x0
  4113c0:	ldr	x0, [x0]
  4113c4:	mov	x20, x1
  4113c8:	cmp	w8, w21
  4113cc:	b.ge	4113f4 <_ZdlPvm@@Base+0x20c>  // b.tcont
  4113d0:	cbz	x0, 4113d8 <_ZdlPvm@@Base+0x1f0>
  4113d4:	bl	4013e0 <_ZdaPv@plt>
  4113d8:	cbz	w21, 4113ec <_ZdlPvm@@Base+0x204>
  4113dc:	lsl	x0, x21, #1
  4113e0:	str	w0, [x19, #12]
  4113e4:	bl	401230 <_Znam@plt>
  4113e8:	b	4113f4 <_ZdlPvm@@Base+0x20c>
  4113ec:	mov	x0, xzr
  4113f0:	str	wzr, [x19, #12]
  4113f4:	str	x0, [x19]
  4113f8:	ldrsw	x2, [x20, #8]
  4113fc:	str	w2, [x19, #8]
  411400:	cbz	w2, 41140c <_ZdlPvm@@Base+0x224>
  411404:	ldr	x1, [x20]
  411408:	bl	401250 <memcpy@plt>
  41140c:	mov	x0, x19
  411410:	ldp	x20, x19, [sp, #32]
  411414:	ldr	x21, [sp, #16]
  411418:	ldp	x29, x30, [sp], #48
  41141c:	ret
  411420:	stp	x29, x30, [sp, #-48]!
  411424:	str	x21, [sp, #16]
  411428:	stp	x20, x19, [sp, #32]
  41142c:	mov	x29, sp
  411430:	mov	x19, x0
  411434:	cbz	x1, 41149c <_ZdlPvm@@Base+0x2b4>
  411438:	mov	x0, x1
  41143c:	mov	x20, x1
  411440:	bl	401290 <strlen@plt>
  411444:	ldr	w9, [x19, #12]
  411448:	ldr	x8, [x19]
  41144c:	mov	x21, x0
  411450:	cmp	w9, w21
  411454:	b.ge	41147c <_ZdlPvm@@Base+0x294>  // b.tcont
  411458:	cbz	x8, 411464 <_ZdlPvm@@Base+0x27c>
  41145c:	mov	x0, x8
  411460:	bl	4013e0 <_ZdaPv@plt>
  411464:	cbz	w21, 4114a8 <_ZdlPvm@@Base+0x2c0>
  411468:	lsl	w8, w21, #1
  41146c:	sxtw	x0, w8
  411470:	str	w8, [x19, #12]
  411474:	bl	401230 <_Znam@plt>
  411478:	mov	x8, x0
  41147c:	str	x8, [x19]
  411480:	str	w21, [x19, #8]
  411484:	cbz	w21, 4114ac <_ZdlPvm@@Base+0x2c4>
  411488:	sxtw	x2, w21
  41148c:	mov	x0, x8
  411490:	mov	x1, x20
  411494:	bl	401250 <memcpy@plt>
  411498:	b	4114ac <_ZdlPvm@@Base+0x2c4>
  41149c:	ldr	x0, [x19]
  4114a0:	cbz	x0, 4114a8 <_ZdlPvm@@Base+0x2c0>
  4114a4:	bl	4013e0 <_ZdaPv@plt>
  4114a8:	stp	xzr, xzr, [x19]
  4114ac:	mov	x0, x19
  4114b0:	ldp	x20, x19, [sp, #32]
  4114b4:	ldr	x21, [sp, #16]
  4114b8:	ldp	x29, x30, [sp], #48
  4114bc:	ret
  4114c0:	stp	x29, x30, [sp, #-32]!
  4114c4:	stp	x20, x19, [sp, #16]
  4114c8:	mov	x29, sp
  4114cc:	ldr	w8, [x0, #12]
  4114d0:	mov	x19, x0
  4114d4:	ldr	x0, [x0]
  4114d8:	mov	w20, w1
  4114dc:	cmp	w8, #0x0
  4114e0:	b.gt	4114fc <_ZdlPvm@@Base+0x314>
  4114e4:	cbz	x0, 4114ec <_ZdlPvm@@Base+0x304>
  4114e8:	bl	4013e0 <_ZdaPv@plt>
  4114ec:	mov	w8, #0x2                   	// #2
  4114f0:	mov	w0, #0x2                   	// #2
  4114f4:	str	w8, [x19, #12]
  4114f8:	bl	401230 <_Znam@plt>
  4114fc:	mov	w8, #0x1                   	// #1
  411500:	str	x0, [x19]
  411504:	str	w8, [x19, #8]
  411508:	strb	w20, [x0]
  41150c:	mov	x0, x19
  411510:	ldp	x20, x19, [sp, #16]
  411514:	ldp	x29, x30, [sp], #32
  411518:	ret
  41151c:	stp	x29, x30, [sp, #-32]!
  411520:	stp	x20, x19, [sp, #16]
  411524:	mov	x20, x0
  411528:	ldr	x0, [x0]
  41152c:	mov	x19, x1
  411530:	mov	x29, sp
  411534:	cbz	x0, 41153c <_ZdlPvm@@Base+0x354>
  411538:	bl	4013e0 <_ZdaPv@plt>
  41153c:	ldr	x8, [x19]
  411540:	str	x8, [x20]
  411544:	ldr	x8, [x19, #8]
  411548:	str	x8, [x20, #8]
  41154c:	stp	xzr, xzr, [x19]
  411550:	ldp	x20, x19, [sp, #16]
  411554:	ldp	x29, x30, [sp], #32
  411558:	ret
  41155c:	stp	x29, x30, [sp, #-48]!
  411560:	stp	x22, x21, [sp, #16]
  411564:	stp	x20, x19, [sp, #32]
  411568:	mov	x29, sp
  41156c:	ldp	w22, w8, [x0, #8]
  411570:	ldr	x20, [x0]
  411574:	mov	x19, x0
  411578:	sxtw	x22, w22
  41157c:	cmp	w8, w22
  411580:	b.le	41158c <_ZdlPvm@@Base+0x3a4>
  411584:	mov	x21, x20
  411588:	b	4115e0 <_ZdlPvm@@Base+0x3f8>
  41158c:	add	w8, w22, #0x1
  411590:	cbz	w8, 4115cc <_ZdlPvm@@Base+0x3e4>
  411594:	lsl	w8, w8, #1
  411598:	sxtw	x0, w8
  41159c:	str	w8, [x19, #12]
  4115a0:	bl	401230 <_Znam@plt>
  4115a4:	mov	x21, x0
  4115a8:	cbz	w22, 4115bc <_ZdlPvm@@Base+0x3d4>
  4115ac:	mov	x0, x21
  4115b0:	mov	x1, x20
  4115b4:	mov	x2, x22
  4115b8:	bl	401250 <memcpy@plt>
  4115bc:	cbz	x20, 4115e0 <_ZdlPvm@@Base+0x3f8>
  4115c0:	mov	x0, x20
  4115c4:	bl	4013e0 <_ZdaPv@plt>
  4115c8:	b	4115e0 <_ZdlPvm@@Base+0x3f8>
  4115cc:	cbz	x20, 4115d8 <_ZdlPvm@@Base+0x3f0>
  4115d0:	mov	x0, x20
  4115d4:	bl	4013e0 <_ZdaPv@plt>
  4115d8:	mov	x21, xzr
  4115dc:	str	wzr, [x19, #12]
  4115e0:	str	x21, [x19]
  4115e4:	ldp	x20, x19, [sp, #32]
  4115e8:	ldp	x22, x21, [sp, #16]
  4115ec:	ldp	x29, x30, [sp], #48
  4115f0:	ret
  4115f4:	stp	x29, x30, [sp, #-80]!
  4115f8:	str	x25, [sp, #16]
  4115fc:	stp	x24, x23, [sp, #32]
  411600:	stp	x22, x21, [sp, #48]
  411604:	stp	x20, x19, [sp, #64]
  411608:	mov	x29, sp
  41160c:	mov	x19, x0
  411610:	cbz	x1, 4116b0 <_ZdlPvm@@Base+0x4c8>
  411614:	mov	x0, x1
  411618:	mov	x20, x1
  41161c:	bl	401290 <strlen@plt>
  411620:	ldp	w25, w8, [x19, #8]
  411624:	ldr	x22, [x19]
  411628:	mov	x21, x0
  41162c:	add	w24, w25, w21
  411630:	cmp	w24, w8
  411634:	b.le	41169c <_ZdlPvm@@Base+0x4b4>
  411638:	cbz	w24, 41167c <_ZdlPvm@@Base+0x494>
  41163c:	lsl	w8, w24, #1
  411640:	sxtw	x0, w8
  411644:	str	w8, [x19, #12]
  411648:	bl	401230 <_Znam@plt>
  41164c:	mov	x23, x0
  411650:	cbz	w25, 41166c <_ZdlPvm@@Base+0x484>
  411654:	cmp	w21, #0x1
  411658:	b.lt	41166c <_ZdlPvm@@Base+0x484>  // b.tstop
  41165c:	sxtw	x2, w25
  411660:	mov	x0, x23
  411664:	mov	x1, x22
  411668:	bl	401250 <memcpy@plt>
  41166c:	cbz	x22, 411690 <_ZdlPvm@@Base+0x4a8>
  411670:	mov	x0, x22
  411674:	bl	4013e0 <_ZdaPv@plt>
  411678:	b	411690 <_ZdlPvm@@Base+0x4a8>
  41167c:	cbz	x22, 411688 <_ZdlPvm@@Base+0x4a0>
  411680:	mov	x0, x22
  411684:	bl	4013e0 <_ZdaPv@plt>
  411688:	mov	x23, xzr
  41168c:	str	wzr, [x19, #12]
  411690:	ldr	w25, [x19, #8]
  411694:	mov	x22, x23
  411698:	str	x23, [x19]
  41169c:	add	x0, x22, w25, sxtw
  4116a0:	sxtw	x2, w21
  4116a4:	mov	x1, x20
  4116a8:	bl	401250 <memcpy@plt>
  4116ac:	str	w24, [x19, #8]
  4116b0:	mov	x0, x19
  4116b4:	ldp	x20, x19, [sp, #64]
  4116b8:	ldp	x22, x21, [sp, #48]
  4116bc:	ldp	x24, x23, [sp, #32]
  4116c0:	ldr	x25, [sp, #16]
  4116c4:	ldp	x29, x30, [sp], #80
  4116c8:	ret
  4116cc:	stp	x29, x30, [sp, #-80]!
  4116d0:	str	x25, [sp, #16]
  4116d4:	stp	x24, x23, [sp, #32]
  4116d8:	stp	x22, x21, [sp, #48]
  4116dc:	stp	x20, x19, [sp, #64]
  4116e0:	mov	x29, sp
  4116e4:	ldr	w25, [x1, #8]
  4116e8:	mov	x19, x0
  4116ec:	cbz	w25, 411784 <_ZdlPvm@@Base+0x59c>
  4116f0:	ldp	w24, w8, [x19, #8]
  4116f4:	ldr	x21, [x19]
  4116f8:	mov	x20, x1
  4116fc:	add	w23, w24, w25
  411700:	cmp	w23, w8
  411704:	b.le	411770 <_ZdlPvm@@Base+0x588>
  411708:	cbz	w23, 41174c <_ZdlPvm@@Base+0x564>
  41170c:	lsl	w8, w23, #1
  411710:	sxtw	x0, w8
  411714:	str	w8, [x19, #12]
  411718:	bl	401230 <_Znam@plt>
  41171c:	cmp	w25, #0x1
  411720:	mov	x22, x0
  411724:	b.lt	41173c <_ZdlPvm@@Base+0x554>  // b.tstop
  411728:	cbz	w24, 41173c <_ZdlPvm@@Base+0x554>
  41172c:	sxtw	x2, w24
  411730:	mov	x0, x22
  411734:	mov	x1, x21
  411738:	bl	401250 <memcpy@plt>
  41173c:	cbz	x21, 411760 <_ZdlPvm@@Base+0x578>
  411740:	mov	x0, x21
  411744:	bl	4013e0 <_ZdaPv@plt>
  411748:	b	411760 <_ZdlPvm@@Base+0x578>
  41174c:	cbz	x21, 411758 <_ZdlPvm@@Base+0x570>
  411750:	mov	x0, x21
  411754:	bl	4013e0 <_ZdaPv@plt>
  411758:	mov	x22, xzr
  41175c:	str	wzr, [x19, #12]
  411760:	str	x22, [x19]
  411764:	ldr	w24, [x19, #8]
  411768:	ldr	w25, [x20, #8]
  41176c:	mov	x21, x22
  411770:	ldr	x1, [x20]
  411774:	add	x0, x21, w24, sxtw
  411778:	sxtw	x2, w25
  41177c:	bl	401250 <memcpy@plt>
  411780:	str	w23, [x19, #8]
  411784:	mov	x0, x19
  411788:	ldp	x20, x19, [sp, #64]
  41178c:	ldp	x22, x21, [sp, #48]
  411790:	ldp	x24, x23, [sp, #32]
  411794:	ldr	x25, [sp, #16]
  411798:	ldp	x29, x30, [sp], #80
  41179c:	ret
  4117a0:	cmp	w2, #0x1
  4117a4:	b.lt	411864 <_ZdlPvm@@Base+0x67c>  // b.tstop
  4117a8:	stp	x29, x30, [sp, #-80]!
  4117ac:	str	x25, [sp, #16]
  4117b0:	stp	x24, x23, [sp, #32]
  4117b4:	stp	x22, x21, [sp, #48]
  4117b8:	stp	x20, x19, [sp, #64]
  4117bc:	mov	x29, sp
  4117c0:	ldp	w25, w8, [x0, #8]
  4117c4:	ldr	x22, [x0]
  4117c8:	mov	w21, w2
  4117cc:	mov	x20, x1
  4117d0:	add	w24, w25, w2
  4117d4:	mov	x19, x0
  4117d8:	cmp	w24, w8
  4117dc:	b.le	41183c <_ZdlPvm@@Base+0x654>
  4117e0:	cbz	w24, 41181c <_ZdlPvm@@Base+0x634>
  4117e4:	lsl	w8, w24, #1
  4117e8:	sxtw	x0, w8
  4117ec:	str	w8, [x19, #12]
  4117f0:	bl	401230 <_Znam@plt>
  4117f4:	mov	x23, x0
  4117f8:	cbz	w25, 41180c <_ZdlPvm@@Base+0x624>
  4117fc:	sxtw	x2, w25
  411800:	mov	x0, x23
  411804:	mov	x1, x22
  411808:	bl	401250 <memcpy@plt>
  41180c:	cbz	x22, 411830 <_ZdlPvm@@Base+0x648>
  411810:	mov	x0, x22
  411814:	bl	4013e0 <_ZdaPv@plt>
  411818:	b	411830 <_ZdlPvm@@Base+0x648>
  41181c:	cbz	x22, 411828 <_ZdlPvm@@Base+0x640>
  411820:	mov	x0, x22
  411824:	bl	4013e0 <_ZdaPv@plt>
  411828:	mov	x23, xzr
  41182c:	str	wzr, [x19, #12]
  411830:	ldr	w25, [x19, #8]
  411834:	mov	x22, x23
  411838:	str	x23, [x19]
  41183c:	add	x0, x22, w25, sxtw
  411840:	mov	w2, w21
  411844:	mov	x1, x20
  411848:	bl	401250 <memcpy@plt>
  41184c:	str	w24, [x19, #8]
  411850:	ldp	x20, x19, [sp, #64]
  411854:	ldp	x22, x21, [sp, #48]
  411858:	ldp	x24, x23, [sp, #32]
  41185c:	ldr	x25, [sp, #16]
  411860:	ldp	x29, x30, [sp], #80
  411864:	ret
  411868:	stp	x29, x30, [sp, #-64]!
  41186c:	stp	x24, x23, [sp, #16]
  411870:	stp	x22, x21, [sp, #32]
  411874:	stp	x20, x19, [sp, #48]
  411878:	mov	x29, sp
  41187c:	mov	w20, w4
  411880:	mov	x19, x3
  411884:	mov	w22, w2
  411888:	mov	x21, x1
  41188c:	orr	w8, w4, w2
  411890:	mov	x23, x0
  411894:	tbz	w8, #31, 4118a8 <_ZdlPvm@@Base+0x6c0>
  411898:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  41189c:	add	x1, x1, #0x580
  4118a0:	mov	w0, #0xd7                  	// #215
  4118a4:	bl	40f604 <printf@plt+0xe104>
  4118a8:	adds	w8, w20, w22
  4118ac:	str	w8, [x23, #8]
  4118b0:	b.eq	4118f4 <_ZdlPvm@@Base+0x70c>  // b.none
  4118b4:	lsl	w8, w8, #1
  4118b8:	sxtw	x0, w8
  4118bc:	str	w8, [x23, #12]
  4118c0:	bl	401230 <_Znam@plt>
  4118c4:	mov	x24, x0
  4118c8:	str	x0, [x23]
  4118cc:	cbz	w22, 411910 <_ZdlPvm@@Base+0x728>
  4118d0:	sxtw	x22, w22
  4118d4:	mov	x0, x24
  4118d8:	mov	x1, x21
  4118dc:	mov	x2, x22
  4118e0:	bl	401250 <memcpy@plt>
  4118e4:	cbz	w20, 4118fc <_ZdlPvm@@Base+0x714>
  4118e8:	add	x0, x24, x22
  4118ec:	sxtw	x2, w20
  4118f0:	b	411918 <_ZdlPvm@@Base+0x730>
  4118f4:	str	wzr, [x23, #12]
  4118f8:	str	xzr, [x23]
  4118fc:	ldp	x20, x19, [sp, #48]
  411900:	ldp	x22, x21, [sp, #32]
  411904:	ldp	x24, x23, [sp, #16]
  411908:	ldp	x29, x30, [sp], #64
  41190c:	ret
  411910:	sxtw	x2, w20
  411914:	mov	x0, x24
  411918:	mov	x1, x19
  41191c:	ldp	x20, x19, [sp, #48]
  411920:	ldp	x22, x21, [sp, #32]
  411924:	ldp	x24, x23, [sp, #16]
  411928:	ldp	x29, x30, [sp], #64
  41192c:	b	401250 <memcpy@plt>
  411930:	stp	x29, x30, [sp, #-16]!
  411934:	ldrsw	x2, [x0, #8]
  411938:	ldrsw	x8, [x1, #8]
  41193c:	mov	x29, sp
  411940:	cmp	w2, w8
  411944:	b.le	411968 <_ZdlPvm@@Base+0x780>
  411948:	cbz	w8, 411988 <_ZdlPvm@@Base+0x7a0>
  41194c:	ldr	x0, [x0]
  411950:	ldr	x1, [x1]
  411954:	mov	x2, x8
  411958:	bl	4012d0 <memcmp@plt>
  41195c:	lsr	w0, w0, #31
  411960:	ldp	x29, x30, [sp], #16
  411964:	ret
  411968:	cbz	w2, 411994 <_ZdlPvm@@Base+0x7ac>
  41196c:	ldr	x0, [x0]
  411970:	ldr	x1, [x1]
  411974:	bl	4012d0 <memcmp@plt>
  411978:	cmp	w0, #0x1
  41197c:	cset	w0, lt  // lt = tstop
  411980:	ldp	x29, x30, [sp], #16
  411984:	ret
  411988:	mov	w0, wzr
  41198c:	ldp	x29, x30, [sp], #16
  411990:	ret
  411994:	mov	w0, #0x1                   	// #1
  411998:	ldp	x29, x30, [sp], #16
  41199c:	ret
  4119a0:	stp	x29, x30, [sp, #-16]!
  4119a4:	ldrsw	x2, [x0, #8]
  4119a8:	ldrsw	x8, [x1, #8]
  4119ac:	mov	x29, sp
  4119b0:	cmp	w2, w8
  4119b4:	b.ge	4119d8 <_ZdlPvm@@Base+0x7f0>  // b.tcont
  4119b8:	cbz	w2, 4119f8 <_ZdlPvm@@Base+0x810>
  4119bc:	ldr	x0, [x0]
  4119c0:	ldr	x1, [x1]
  4119c4:	bl	4012d0 <memcmp@plt>
  4119c8:	cmp	w0, #0x1
  4119cc:	cset	w0, lt  // lt = tstop
  4119d0:	ldp	x29, x30, [sp], #16
  4119d4:	ret
  4119d8:	cbz	w8, 411a04 <_ZdlPvm@@Base+0x81c>
  4119dc:	ldr	x0, [x0]
  4119e0:	ldr	x1, [x1]
  4119e4:	mov	x2, x8
  4119e8:	bl	4012d0 <memcmp@plt>
  4119ec:	lsr	w0, w0, #31
  4119f0:	ldp	x29, x30, [sp], #16
  4119f4:	ret
  4119f8:	mov	w0, #0x1                   	// #1
  4119fc:	ldp	x29, x30, [sp], #16
  411a00:	ret
  411a04:	mov	w0, wzr
  411a08:	ldp	x29, x30, [sp], #16
  411a0c:	ret
  411a10:	stp	x29, x30, [sp, #-16]!
  411a14:	ldrsw	x2, [x0, #8]
  411a18:	ldrsw	x8, [x1, #8]
  411a1c:	mov	x29, sp
  411a20:	cmp	w2, w8
  411a24:	b.ge	411a48 <_ZdlPvm@@Base+0x860>  // b.tcont
  411a28:	cbz	w2, 411a6c <_ZdlPvm@@Base+0x884>
  411a2c:	ldr	x0, [x0]
  411a30:	ldr	x1, [x1]
  411a34:	bl	4012d0 <memcmp@plt>
  411a38:	cmp	w0, #0x0
  411a3c:	cset	w0, gt
  411a40:	ldp	x29, x30, [sp], #16
  411a44:	ret
  411a48:	cbz	w8, 411a78 <_ZdlPvm@@Base+0x890>
  411a4c:	ldr	x0, [x0]
  411a50:	ldr	x1, [x1]
  411a54:	mov	x2, x8
  411a58:	bl	4012d0 <memcmp@plt>
  411a5c:	mvn	w8, w0
  411a60:	lsr	w0, w8, #31
  411a64:	ldp	x29, x30, [sp], #16
  411a68:	ret
  411a6c:	mov	w0, wzr
  411a70:	ldp	x29, x30, [sp], #16
  411a74:	ret
  411a78:	mov	w0, #0x1                   	// #1
  411a7c:	ldp	x29, x30, [sp], #16
  411a80:	ret
  411a84:	stp	x29, x30, [sp, #-16]!
  411a88:	ldrsw	x2, [x0, #8]
  411a8c:	ldrsw	x8, [x1, #8]
  411a90:	mov	x29, sp
  411a94:	cmp	w2, w8
  411a98:	b.le	411ac0 <_ZdlPvm@@Base+0x8d8>
  411a9c:	cbz	w8, 411ae0 <_ZdlPvm@@Base+0x8f8>
  411aa0:	ldr	x0, [x0]
  411aa4:	ldr	x1, [x1]
  411aa8:	mov	x2, x8
  411aac:	bl	4012d0 <memcmp@plt>
  411ab0:	mvn	w8, w0
  411ab4:	lsr	w0, w8, #31
  411ab8:	ldp	x29, x30, [sp], #16
  411abc:	ret
  411ac0:	cbz	w2, 411aec <_ZdlPvm@@Base+0x904>
  411ac4:	ldr	x0, [x0]
  411ac8:	ldr	x1, [x1]
  411acc:	bl	4012d0 <memcmp@plt>
  411ad0:	cmp	w0, #0x0
  411ad4:	cset	w0, gt
  411ad8:	ldp	x29, x30, [sp], #16
  411adc:	ret
  411ae0:	mov	w0, #0x1                   	// #1
  411ae4:	ldp	x29, x30, [sp], #16
  411ae8:	ret
  411aec:	mov	w0, wzr
  411af0:	ldp	x29, x30, [sp], #16
  411af4:	ret
  411af8:	stp	x29, x30, [sp, #-64]!
  411afc:	str	x23, [sp, #16]
  411b00:	stp	x22, x21, [sp, #32]
  411b04:	stp	x20, x19, [sp, #48]
  411b08:	mov	x29, sp
  411b0c:	mov	w19, w1
  411b10:	mov	x20, x0
  411b14:	tbz	w1, #31, 411b28 <_ZdlPvm@@Base+0x940>
  411b18:	adrp	x1, 415000 <_ZdlPvm@@Base+0x3e18>
  411b1c:	add	x1, x1, #0x580
  411b20:	mov	w0, #0x107                 	// #263
  411b24:	bl	40f604 <printf@plt+0xe104>
  411b28:	ldr	w8, [x20, #12]
  411b2c:	cmp	w8, w19
  411b30:	b.ge	411b98 <_ZdlPvm@@Base+0x9b0>  // b.tcont
  411b34:	ldr	x21, [x20]
  411b38:	cbz	w19, 411b80 <_ZdlPvm@@Base+0x998>
  411b3c:	ldrsw	x23, [x20, #8]
  411b40:	lsl	w8, w19, #1
  411b44:	sxtw	x0, w8
  411b48:	str	w8, [x20, #12]
  411b4c:	bl	401230 <_Znam@plt>
  411b50:	mov	x22, x0
  411b54:	cbz	w23, 411b70 <_ZdlPvm@@Base+0x988>
  411b58:	cmp	w23, w19
  411b5c:	b.ge	411b70 <_ZdlPvm@@Base+0x988>  // b.tcont
  411b60:	mov	x0, x22
  411b64:	mov	x1, x21
  411b68:	mov	x2, x23
  411b6c:	bl	401250 <memcpy@plt>
  411b70:	cbz	x21, 411b94 <_ZdlPvm@@Base+0x9ac>
  411b74:	mov	x0, x21
  411b78:	bl	4013e0 <_ZdaPv@plt>
  411b7c:	b	411b94 <_ZdlPvm@@Base+0x9ac>
  411b80:	cbz	x21, 411b8c <_ZdlPvm@@Base+0x9a4>
  411b84:	mov	x0, x21
  411b88:	bl	4013e0 <_ZdaPv@plt>
  411b8c:	mov	x22, xzr
  411b90:	str	wzr, [x20, #12]
  411b94:	str	x22, [x20]
  411b98:	str	w19, [x20, #8]
  411b9c:	ldp	x20, x19, [sp, #48]
  411ba0:	ldp	x22, x21, [sp, #32]
  411ba4:	ldr	x23, [sp, #16]
  411ba8:	ldp	x29, x30, [sp], #64
  411bac:	ret
  411bb0:	str	wzr, [x0, #8]
  411bb4:	ret
  411bb8:	stp	x29, x30, [sp, #-32]!
  411bbc:	str	x19, [sp, #16]
  411bc0:	ldr	x19, [x0]
  411bc4:	mov	x29, sp
  411bc8:	cbz	x19, 411be8 <_ZdlPvm@@Base+0xa00>
  411bcc:	ldrsw	x2, [x0, #8]
  411bd0:	and	w1, w1, #0xff
  411bd4:	mov	x0, x19
  411bd8:	bl	401360 <memchr@plt>
  411bdc:	cbz	x0, 411be8 <_ZdlPvm@@Base+0xa00>
  411be0:	sub	w0, w0, w19
  411be4:	b	411bec <_ZdlPvm@@Base+0xa04>
  411be8:	mov	w0, #0xffffffff            	// #-1
  411bec:	ldr	x19, [sp, #16]
  411bf0:	ldp	x29, x30, [sp], #32
  411bf4:	ret
  411bf8:	stp	x29, x30, [sp, #-32]!
  411bfc:	stp	x20, x19, [sp, #16]
  411c00:	ldr	w19, [x0, #8]
  411c04:	ldr	x20, [x0]
  411c08:	mov	x29, sp
  411c0c:	cmp	w19, #0x1
  411c10:	b.lt	411c28 <_ZdlPvm@@Base+0xa40>  // b.tstop
  411c14:	cmp	w19, #0x1
  411c18:	b.ne	411c30 <_ZdlPvm@@Base+0xa48>  // b.any
  411c1c:	mov	x8, xzr
  411c20:	mov	w9, wzr
  411c24:	b	411c70 <_ZdlPvm@@Base+0xa88>
  411c28:	mov	w9, wzr
  411c2c:	b	411c8c <_ZdlPvm@@Base+0xaa4>
  411c30:	and	x8, x19, #0xfffffffe
  411c34:	mov	w9, wzr
  411c38:	mov	w10, wzr
  411c3c:	add	x11, x20, #0x1
  411c40:	mov	x12, x8
  411c44:	ldurb	w13, [x11, #-1]
  411c48:	ldrb	w14, [x11], #2
  411c4c:	cmp	w13, #0x0
  411c50:	cinc	w9, w9, eq  // eq = none
  411c54:	cmp	w14, #0x0
  411c58:	cinc	w10, w10, eq  // eq = none
  411c5c:	subs	x12, x12, #0x2
  411c60:	b.ne	411c44 <_ZdlPvm@@Base+0xa5c>  // b.any
  411c64:	cmp	x8, x19
  411c68:	add	w9, w10, w9
  411c6c:	b.eq	411c8c <_ZdlPvm@@Base+0xaa4>  // b.none
  411c70:	add	x10, x20, x8
  411c74:	sub	x8, x19, x8
  411c78:	ldrb	w11, [x10], #1
  411c7c:	cmp	w11, #0x0
  411c80:	cinc	w9, w9, eq  // eq = none
  411c84:	subs	x8, x8, #0x1
  411c88:	b.ne	411c78 <_ZdlPvm@@Base+0xa90>  // b.any
  411c8c:	sub	w8, w19, w9
  411c90:	add	w8, w8, #0x1
  411c94:	sxtw	x0, w8
  411c98:	bl	401440 <malloc@plt>
  411c9c:	cmp	w19, #0x1
  411ca0:	mov	x8, x0
  411ca4:	b.lt	411ccc <_ZdlPvm@@Base+0xae4>  // b.tstop
  411ca8:	mov	x8, x0
  411cac:	b	411cbc <_ZdlPvm@@Base+0xad4>
  411cb0:	subs	x19, x19, #0x1
  411cb4:	add	x20, x20, #0x1
  411cb8:	b.eq	411ccc <_ZdlPvm@@Base+0xae4>  // b.none
  411cbc:	ldrb	w9, [x20]
  411cc0:	cbz	w9, 411cb0 <_ZdlPvm@@Base+0xac8>
  411cc4:	strb	w9, [x8], #1
  411cc8:	b	411cb0 <_ZdlPvm@@Base+0xac8>
  411ccc:	ldp	x20, x19, [sp, #16]
  411cd0:	strb	wzr, [x8]
  411cd4:	ldp	x29, x30, [sp], #32
  411cd8:	ret
  411cdc:	stp	x29, x30, [sp, #-64]!
  411ce0:	str	x23, [sp, #16]
  411ce4:	stp	x22, x21, [sp, #32]
  411ce8:	stp	x20, x19, [sp, #48]
  411cec:	mov	x29, sp
  411cf0:	ldrsw	x9, [x0, #8]
  411cf4:	ldr	x20, [x0]
  411cf8:	mov	x19, x0
  411cfc:	mov	x10, x9
  411d00:	subs	x8, x10, #0x1
  411d04:	b.lt	411d4c <_ZdlPvm@@Base+0xb64>  // b.tstop
  411d08:	add	x10, x20, x10
  411d0c:	ldurb	w10, [x10, #-1]
  411d10:	cmp	w10, #0x20
  411d14:	mov	x10, x8
  411d18:	b.eq	411d00 <_ZdlPvm@@Base+0xb18>  // b.none
  411d1c:	add	w10, w8, #0x1
  411d20:	cmp	w10, #0x2
  411d24:	b.lt	411d50 <_ZdlPvm@@Base+0xb68>  // b.tstop
  411d28:	ldrb	w10, [x20]
  411d2c:	cmp	w10, #0x20
  411d30:	b.ne	411d50 <_ZdlPvm@@Base+0xb68>  // b.any
  411d34:	mov	x21, x20
  411d38:	ldrb	w10, [x21, #1]!
  411d3c:	sub	w8, w8, #0x1
  411d40:	cmp	w10, #0x20
  411d44:	b.eq	411d38 <_ZdlPvm@@Base+0xb50>  // b.none
  411d48:	b	411d54 <_ZdlPvm@@Base+0xb6c>
  411d4c:	sub	w8, w10, #0x1
  411d50:	mov	x21, x20
  411d54:	sub	w9, w9, #0x1
  411d58:	cmp	w9, w8
  411d5c:	b.eq	411db0 <_ZdlPvm@@Base+0xbc8>  // b.none
  411d60:	tbnz	w8, #31, 411d98 <_ZdlPvm@@Base+0xbb0>
  411d64:	ldrsw	x0, [x19, #12]
  411d68:	add	w23, w8, #0x1
  411d6c:	str	w23, [x19, #8]
  411d70:	bl	401230 <_Znam@plt>
  411d74:	sxtw	x2, w23
  411d78:	mov	x1, x21
  411d7c:	mov	x22, x0
  411d80:	bl	401250 <memcpy@plt>
  411d84:	cbz	x20, 411d90 <_ZdlPvm@@Base+0xba8>
  411d88:	mov	x0, x20
  411d8c:	bl	4013e0 <_ZdaPv@plt>
  411d90:	str	x22, [x19]
  411d94:	b	411db0 <_ZdlPvm@@Base+0xbc8>
  411d98:	str	wzr, [x19, #8]
  411d9c:	cbz	x20, 411db0 <_ZdlPvm@@Base+0xbc8>
  411da0:	mov	x0, x20
  411da4:	bl	4013e0 <_ZdaPv@plt>
  411da8:	str	xzr, [x19]
  411dac:	str	wzr, [x19, #12]
  411db0:	ldp	x20, x19, [sp, #48]
  411db4:	ldp	x22, x21, [sp, #32]
  411db8:	ldr	x23, [sp, #16]
  411dbc:	ldp	x29, x30, [sp], #64
  411dc0:	ret
  411dc4:	stp	x29, x30, [sp, #-48]!
  411dc8:	stp	x20, x19, [sp, #32]
  411dcc:	ldr	w20, [x0, #8]
  411dd0:	str	x21, [sp, #16]
  411dd4:	mov	x29, sp
  411dd8:	cmp	w20, #0x1
  411ddc:	b.lt	411dfc <_ZdlPvm@@Base+0xc14>  // b.tstop
  411de0:	ldr	x21, [x0]
  411de4:	mov	x19, x1
  411de8:	ldrb	w0, [x21], #1
  411dec:	mov	x1, x19
  411df0:	bl	4012b0 <putc@plt>
  411df4:	subs	x20, x20, #0x1
  411df8:	b.ne	411de8 <_ZdlPvm@@Base+0xc00>  // b.any
  411dfc:	ldp	x20, x19, [sp, #32]
  411e00:	ldr	x21, [sp, #16]
  411e04:	ldp	x29, x30, [sp], #48
  411e08:	ret
  411e0c:	stp	x29, x30, [sp, #-48]!
  411e10:	str	x21, [sp, #16]
  411e14:	stp	x20, x19, [sp, #32]
  411e18:	mov	x29, sp
  411e1c:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  411e20:	add	x20, x20, #0x98
  411e24:	adrp	x1, 414000 <_ZdlPvm@@Base+0x2e18>
  411e28:	mov	w2, w0
  411e2c:	add	x1, x1, #0x8b2
  411e30:	mov	x0, x20
  411e34:	mov	x19, x8
  411e38:	bl	401340 <sprintf@plt>
  411e3c:	mov	x0, x20
  411e40:	bl	401290 <strlen@plt>
  411e44:	mov	x21, x0
  411e48:	str	w21, [x19, #8]
  411e4c:	cbz	w21, 411e78 <_ZdlPvm@@Base+0xc90>
  411e50:	lsl	w8, w21, #1
  411e54:	sxtw	x0, w8
  411e58:	str	w8, [x19, #12]
  411e5c:	bl	401230 <_Znam@plt>
  411e60:	adrp	x1, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  411e64:	sxtw	x2, w21
  411e68:	add	x1, x1, #0x98
  411e6c:	mov	x20, x0
  411e70:	bl	401250 <memcpy@plt>
  411e74:	b	411e80 <_ZdlPvm@@Base+0xc98>
  411e78:	mov	x20, xzr
  411e7c:	str	wzr, [x19, #12]
  411e80:	str	x20, [x19]
  411e84:	ldp	x20, x19, [sp, #32]
  411e88:	ldr	x21, [sp, #16]
  411e8c:	ldp	x29, x30, [sp], #48
  411e90:	ret
  411e94:	stp	x29, x30, [sp, #-32]!
  411e98:	stp	x20, x19, [sp, #16]
  411e9c:	mov	x29, sp
  411ea0:	adrp	x20, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  411ea4:	ldr	x8, [x20, #24]
  411ea8:	mov	x19, x0
  411eac:	cbz	x8, 411ec0 <_ZdlPvm@@Base+0xcd8>
  411eb0:	mov	x0, x8
  411eb4:	mov	x1, x19
  411eb8:	bl	401420 <strcmp@plt>
  411ebc:	cbz	w0, 411ecc <_ZdlPvm@@Base+0xce4>
  411ec0:	mov	x0, x19
  411ec4:	bl	411ee4 <_ZdlPvm@@Base+0xcfc>
  411ec8:	str	x0, [x20, #24]
  411ecc:	ldp	x20, x19, [sp, #16]
  411ed0:	ldp	x29, x30, [sp], #32
  411ed4:	ret
  411ed8:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2e48>
  411edc:	str	w0, [x8, #140]
  411ee0:	ret
  411ee4:	cbz	x0, 411f14 <_ZdlPvm@@Base+0xd2c>
  411ee8:	stp	x29, x30, [sp, #-32]!
  411eec:	str	x19, [sp, #16]
  411ef0:	mov	x29, sp
  411ef4:	mov	x19, x0
  411ef8:	bl	401290 <strlen@plt>
  411efc:	add	x0, x0, #0x1
  411f00:	bl	401440 <malloc@plt>
  411f04:	mov	x1, x19
  411f08:	bl	401330 <strcpy@plt>
  411f0c:	ldr	x19, [sp, #16]
  411f10:	ldp	x29, x30, [sp], #32
  411f14:	ret
  411f18:	stp	x29, x30, [sp, #-64]!
  411f1c:	mov	x29, sp
  411f20:	stp	x19, x20, [sp, #16]
  411f24:	adrp	x20, 427000 <_ZdlPvm@@Base+0x15e18>
  411f28:	add	x20, x20, #0xd10
  411f2c:	stp	x21, x22, [sp, #32]
  411f30:	adrp	x21, 427000 <_ZdlPvm@@Base+0x15e18>
  411f34:	add	x21, x21, #0xce0
  411f38:	sub	x20, x20, x21
  411f3c:	mov	w22, w0
  411f40:	stp	x23, x24, [sp, #48]
  411f44:	mov	x23, x1
  411f48:	mov	x24, x2
  411f4c:	bl	4011f0 <_Znam@plt-0x40>
  411f50:	cmp	xzr, x20, asr #3
  411f54:	b.eq	411f80 <_ZdlPvm@@Base+0xd98>  // b.none
  411f58:	asr	x20, x20, #3
  411f5c:	mov	x19, #0x0                   	// #0
  411f60:	ldr	x3, [x21, x19, lsl #3]
  411f64:	mov	x2, x24
  411f68:	add	x19, x19, #0x1
  411f6c:	mov	x1, x23
  411f70:	mov	w0, w22
  411f74:	blr	x3
  411f78:	cmp	x20, x19
  411f7c:	b.ne	411f60 <_ZdlPvm@@Base+0xd78>  // b.any
  411f80:	ldp	x19, x20, [sp, #16]
  411f84:	ldp	x21, x22, [sp, #32]
  411f88:	ldp	x23, x24, [sp, #48]
  411f8c:	ldp	x29, x30, [sp], #64
  411f90:	ret
  411f94:	nop
  411f98:	ret

Disassembly of section .fini:

0000000000411f9c <.fini>:
  411f9c:	stp	x29, x30, [sp, #-16]!
  411fa0:	mov	x29, sp
  411fa4:	ldp	x29, x30, [sp], #16
  411fa8:	ret
