$date
	Wed Aug  7 11:02:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module QA2_tb $end
$var wire 1 ! s $end
$var wire 1 " lxor $end
$var wire 1 # lxnor $end
$var wire 1 $ lor $end
$var wire 1 % lnor $end
$var wire 1 & lnand $end
$var wire 1 ' land $end
$var wire 1 ( co $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + ci $end
$var integer 32 , i [31:0] $end
$scope module func $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + ci $end
$var wire 1 ( co $end
$var wire 1 ' land $end
$var wire 1 & lnand $end
$var wire 1 % lnor $end
$var wire 1 $ lor $end
$var wire 1 # lxnor $end
$var wire 1 " lxor $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
0*
0)
0(
0'
1&
1%
0$
1#
0"
0!
$end
#10
1%
1#
0$
0"
1!
1+
b1 ,
#20
0#
1"
0%
1$
1!
1*
0+
b10 ,
#30
1&
0#
0'
0%
1"
1(
1$
0!
1+
b11 ,
#40
0#
0(
1"
1!
1)
0*
0+
b100 ,
#50
0#
1(
0%
1"
1$
0!
1+
b101 ,
#60
0&
1'
1#
0"
0!
1*
0+
b110 ,
#70
0&
1'
1#
0"
1!
1+
b111 ,
#80
b1000 ,
