INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:25]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:28]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:30]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:31]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sources_1/new/ALU.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_06/ALU/ALU.srcs/sim_2/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
