<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_vgereg.h source code [netbsd/sys/dev/pci/if_vgereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="vge_rxdesc,vge_txdesc,vge_txfrag "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_vgereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_vgereg.h.html'>if_vgereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2004</i></td></tr>
<tr><th id="3">3</th><td><i> *	Bill Paul &lt;wpaul@windriver.com&gt;.  All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="6">6</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="7">7</th><td><i> * are met:</i></td></tr>
<tr><th id="8">8</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="9">9</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="10">10</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="12">12</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="13">13</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="14">14</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="15">15</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="16">16</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="17">17</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="21">21</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="30">30</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> * $FreeBSD: src/sys/dev/vge/if_vgereg.h,v 1.2 2005/01/06 01:43:31 imp Exp $</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Register definitions for the VIA VT6122 gigabit ethernet controller.</i></td></tr>
<tr><th id="37">37</th><td><i> * Definitions for the built-in copper PHY can be found in vgphy.h.</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * The VT612x controllers have 256 bytes of register space. The</i></td></tr>
<tr><th id="40">40</th><td><i> * manual seems to imply that the registers should all be accessed</i></td></tr>
<tr><th id="41">41</th><td><i> * using 32-bit I/O cycles, but some of them are less than 32 bits</i></td></tr>
<tr><th id="42">42</th><td><i> * wide. Go figure.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="45">ifndef</span> <span class="macro" data-ref="_M/_IF_VGEREG_H_">_IF_VGEREG_H_</span></u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/_IF_VGEREG_H_" data-ref="_M/_IF_VGEREG_H_">_IF_VGEREG_H_</dfn></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/VGE_PAR0" data-ref="_M/VGE_PAR0">VGE_PAR0</dfn>		0x00	/* physical address register */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/VGE_PAR1" data-ref="_M/VGE_PAR1">VGE_PAR1</dfn>		0x02</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/VGE_PAR2" data-ref="_M/VGE_PAR2">VGE_PAR2</dfn>		0x04</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL" data-ref="_M/VGE_RXCTL">VGE_RXCTL</dfn>		0x06	/* RX control register */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCTL" data-ref="_M/VGE_TXCTL">VGE_TXCTL</dfn>		0x07	/* TX control register */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/VGE_CRS0" data-ref="_M/VGE_CRS0">VGE_CRS0</dfn>		0x08	/* Global cmd register 0 (w to set) */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/VGE_CRS1" data-ref="_M/VGE_CRS1">VGE_CRS1</dfn>		0x09	/* Global cmd register 1 (w to set) */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/VGE_CRS2" data-ref="_M/VGE_CRS2">VGE_CRS2</dfn>		0x0A	/* Global cmd register 2 (w to set) */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/VGE_CRS3" data-ref="_M/VGE_CRS3">VGE_CRS3</dfn>		0x0B	/* Global cmd register 3 (w to set) */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/VGE_CRC0" data-ref="_M/VGE_CRC0">VGE_CRC0</dfn>		0x0C	/* Global cmd register 0 (w to clr) */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/VGE_CRC1" data-ref="_M/VGE_CRC1">VGE_CRC1</dfn>		0x0D	/* Global cmd register 1 (w to clr) */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/VGE_CRC2" data-ref="_M/VGE_CRC2">VGE_CRC2</dfn>		0x0E	/* Global cmd register 2 (w to clr) */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/VGE_CRC3" data-ref="_M/VGE_CRC3">VGE_CRC3</dfn>		0x0F	/* Global cmd register 3 (w to clr) */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/VGE_MAR0" data-ref="_M/VGE_MAR0">VGE_MAR0</dfn>		0x10	/* Mcast hash/CAM register 0 */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/VGE_MAR1" data-ref="_M/VGE_MAR1">VGE_MAR1</dfn>		0x14	/* Mcast hash/CAM register 1 */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM0" data-ref="_M/VGE_CAM0">VGE_CAM0</dfn>		0x10</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM1" data-ref="_M/VGE_CAM1">VGE_CAM1</dfn>		0x11</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM2" data-ref="_M/VGE_CAM2">VGE_CAM2</dfn>		0x12</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM3" data-ref="_M/VGE_CAM3">VGE_CAM3</dfn>		0x13</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM4" data-ref="_M/VGE_CAM4">VGE_CAM4</dfn>		0x14</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM5" data-ref="_M/VGE_CAM5">VGE_CAM5</dfn>		0x15</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM6" data-ref="_M/VGE_CAM6">VGE_CAM6</dfn>		0x16</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM7" data-ref="_M/VGE_CAM7">VGE_CAM7</dfn>		0x17</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_HIADDR" data-ref="_M/VGE_TXDESC_HIADDR">VGE_TXDESC_HIADDR</dfn>	0x18	/* Hi part of 64bit txdesc base addr */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/VGE_DATABUF_HIADDR" data-ref="_M/VGE_DATABUF_HIADDR">VGE_DATABUF_HIADDR</dfn>	0x1C	/* Hi part of 64bit data buffer addr */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL0" data-ref="_M/VGE_INTCTL0">VGE_INTCTL0</dfn>		0x20	/* interrupt control register */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/VGE_RXSUPPTHR" data-ref="_M/VGE_RXSUPPTHR">VGE_RXSUPPTHR</dfn>		0x20</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/VGE_TXSUPPTHR" data-ref="_M/VGE_TXSUPPTHR">VGE_TXSUPPTHR</dfn>		0x20</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/VGE_INTHOLDOFF" data-ref="_M/VGE_INTHOLDOFF">VGE_INTHOLDOFF</dfn>		0x20</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL1" data-ref="_M/VGE_INTCTL1">VGE_INTCTL1</dfn>		0x21	/* interrupt control register */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/VGE_TXHOSTERR" data-ref="_M/VGE_TXHOSTERR">VGE_TXHOSTERR</dfn>		0x22	/* TX host error status */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/VGE_RXHOSTERR" data-ref="_M/VGE_RXHOSTERR">VGE_RXHOSTERR</dfn>		0x23	/* RX host error status */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR" data-ref="_M/VGE_ISR">VGE_ISR</dfn>			0x24	/* Interrupt status register */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR" data-ref="_M/VGE_IMR">VGE_IMR</dfn>			0x28	/* Interrupt mask register */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/VGE_TXSTS_PORT" data-ref="_M/VGE_TXSTS_PORT">VGE_TXSTS_PORT</dfn>		0x2C	/* Transmit status port (???) */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSRS" data-ref="_M/VGE_TXQCSRS">VGE_TXQCSRS</dfn>		0x30	/* TX queue ctl/status set */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/VGE_RXQCSRS" data-ref="_M/VGE_RXQCSRS">VGE_RXQCSRS</dfn>		0x32	/* RX queue ctl/status set */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSRC" data-ref="_M/VGE_TXQCSRC">VGE_TXQCSRC</dfn>		0x34	/* TX queue ctl/status clear */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/VGE_RXQCSRC" data-ref="_M/VGE_RXQCSRC">VGE_RXQCSRC</dfn>		0x36	/* RX queue ctl/status clear */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/VGE_RXDESC_ADDR_LO" data-ref="_M/VGE_RXDESC_ADDR_LO">VGE_RXDESC_ADDR_LO</dfn>	0x38	/* RX desc base addr (lo 32 bits) */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/VGE_RXDESC_CONSIDX" data-ref="_M/VGE_RXDESC_CONSIDX">VGE_RXDESC_CONSIDX</dfn>	0x3C	/* Current RX descriptor index */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/VGE_RXQTIMER" data-ref="_M/VGE_RXQTIMER">VGE_RXQTIMER</dfn>		0x3E	/* RX queue timer pend register */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQTIMER" data-ref="_M/VGE_TXQTIMER">VGE_TXQTIMER</dfn>		0x3F	/* TX queue timer pend register */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_ADDR_LO0" data-ref="_M/VGE_TXDESC_ADDR_LO0">VGE_TXDESC_ADDR_LO0</dfn>	0x40	/* TX desc0 base addr (lo 32 bits) */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_ADDR_LO1" data-ref="_M/VGE_TXDESC_ADDR_LO1">VGE_TXDESC_ADDR_LO1</dfn>	0x44	/* TX desc1 base addr (lo 32 bits) */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_ADDR_LO2" data-ref="_M/VGE_TXDESC_ADDR_LO2">VGE_TXDESC_ADDR_LO2</dfn>	0x48	/* TX desc2 base addr (lo 32 bits) */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_ADDR_LO3" data-ref="_M/VGE_TXDESC_ADDR_LO3">VGE_TXDESC_ADDR_LO3</dfn>	0x4C	/* TX desc3 base addr (lo 32 bits) */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/VGE_RXDESCNUM" data-ref="_M/VGE_RXDESCNUM">VGE_RXDESCNUM</dfn>		0x50	/* Size of RX desc ring */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESCNUM" data-ref="_M/VGE_TXDESCNUM">VGE_TXDESCNUM</dfn>		0x52	/* Size of TX desc ring */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_CONSIDX0" data-ref="_M/VGE_TXDESC_CONSIDX0">VGE_TXDESC_CONSIDX0</dfn>	0x54	/* Current TX descriptor index */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_CONSIDX1" data-ref="_M/VGE_TXDESC_CONSIDX1">VGE_TXDESC_CONSIDX1</dfn>	0x56	/* Current TX descriptor index */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_CONSIDX2" data-ref="_M/VGE_TXDESC_CONSIDX2">VGE_TXDESC_CONSIDX2</dfn>	0x58	/* Current TX descriptor index */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_CONSIDX3" data-ref="_M/VGE_TXDESC_CONSIDX3">VGE_TXDESC_CONSIDX3</dfn>	0x5A	/* Current TX descriptor index */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/VGE_TX_PAUSE_TIMER" data-ref="_M/VGE_TX_PAUSE_TIMER">VGE_TX_PAUSE_TIMER</dfn>	0x5C	/* TX pause frame timer */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/VGE_RXDESC_RESIDUECNT" data-ref="_M/VGE_RXDESC_RESIDUECNT">VGE_RXDESC_RESIDUECNT</dfn>	0x5E	/* RX descriptor residue count */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/VGE_FIFOTEST0" data-ref="_M/VGE_FIFOTEST0">VGE_FIFOTEST0</dfn>		0x60	/* FIFO test register */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/VGE_FIFOTEST1" data-ref="_M/VGE_FIFOTEST1">VGE_FIFOTEST1</dfn>		0x64	/* FIFO test register */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMADDR" data-ref="_M/VGE_CAMADDR">VGE_CAMADDR</dfn>		0x68	/* CAM address register */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMCTL" data-ref="_M/VGE_CAMCTL">VGE_CAMCTL</dfn>		0x69	/* CAM control register */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/VGE_GFTEST" data-ref="_M/VGE_GFTEST">VGE_GFTEST</dfn>		0x6A</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/VGE_FTSCMD" data-ref="_M/VGE_FTSCMD">VGE_FTSCMD</dfn>		0x6B</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICFG" data-ref="_M/VGE_MIICFG">VGE_MIICFG</dfn>		0x6C	/* MII port config register */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/VGE_MIISTS" data-ref="_M/VGE_MIISTS">VGE_MIISTS</dfn>		0x6D	/* MII port status register */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS0" data-ref="_M/VGE_PHYSTS0">VGE_PHYSTS0</dfn>		0x6E	/* PHY status register */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS1" data-ref="_M/VGE_PHYSTS1">VGE_PHYSTS1</dfn>		0x6F	/* PHY status register */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD" data-ref="_M/VGE_MIICMD">VGE_MIICMD</dfn>		0x70	/* MII command register */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/VGE_MIIADDR" data-ref="_M/VGE_MIIADDR">VGE_MIIADDR</dfn>		0x71	/* MII address register */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/VGE_MIIDATA" data-ref="_M/VGE_MIIDATA">VGE_MIIDATA</dfn>		0x72	/* MII data register */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/VGE_SSTIMER" data-ref="_M/VGE_SSTIMER">VGE_SSTIMER</dfn>		0x74	/* single-shot timer */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/VGE_PTIMER" data-ref="_M/VGE_PTIMER">VGE_PTIMER</dfn>		0x76	/* periodic timer */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG0" data-ref="_M/VGE_CHIPCFG0">VGE_CHIPCFG0</dfn>		0x78	/* chip config A */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1" data-ref="_M/VGE_CHIPCFG1">VGE_CHIPCFG1</dfn>		0x79	/* chip config B */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG2" data-ref="_M/VGE_CHIPCFG2">VGE_CHIPCFG2</dfn>		0x7A	/* chip config C */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG3" data-ref="_M/VGE_CHIPCFG3">VGE_CHIPCFG3</dfn>		0x7B	/* chip config D */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG0" data-ref="_M/VGE_DMACFG0">VGE_DMACFG0</dfn>		0x7C	/* DMA config 0 */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG1" data-ref="_M/VGE_DMACFG1">VGE_DMACFG1</dfn>		0x7D	/* DMA config 1 */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCFG" data-ref="_M/VGE_RXCFG">VGE_RXCFG</dfn>		0x7E	/* MAC RX config */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCFG" data-ref="_M/VGE_TXCFG">VGE_TXCFG</dfn>		0x7F	/* MAC TX config */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/VGE_PWRMGMT" data-ref="_M/VGE_PWRMGMT">VGE_PWRMGMT</dfn>		0x82	/* power management shadow register */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/VGE_PWRSTAT" data-ref="_M/VGE_PWRSTAT">VGE_PWRSTAT</dfn>		0x83	/* power state shadow register */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/VGE_MIBCSR" data-ref="_M/VGE_MIBCSR">VGE_MIBCSR</dfn>		0x84	/* MIB control/status register */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/VGE_SWEEDATA" data-ref="_M/VGE_SWEEDATA">VGE_SWEEDATA</dfn>		0x85	/* EEPROM software loaded data */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/VGE_MIBDATA" data-ref="_M/VGE_MIBDATA">VGE_MIBDATA</dfn>		0x88	/* MIB data register */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/VGE_EEWRDAT" data-ref="_M/VGE_EEWRDAT">VGE_EEWRDAT</dfn>		0x8C	/* EEPROM embedded write */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSUM" data-ref="_M/VGE_EECSUM">VGE_EECSUM</dfn>		0x92	/* EEPROM checksum */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR" data-ref="_M/VGE_EECSR">VGE_EECSR</dfn>		0x93	/* EEPROM control/status */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/VGE_EERDDAT" data-ref="_M/VGE_EERDDAT">VGE_EERDDAT</dfn>		0x94	/* EEPROM embedded read */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/VGE_EEADDR" data-ref="_M/VGE_EEADDR">VGE_EEADDR</dfn>		0x96	/* EEPROM address */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/VGE_EECMD" data-ref="_M/VGE_EECMD">VGE_EECMD</dfn>		0x97	/* EEPROM embedded command */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPSTRAP" data-ref="_M/VGE_CHIPSTRAP">VGE_CHIPSTRAP</dfn>		0x99	/* Chip jumper strapping status */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/VGE_MEDIASTRAP" data-ref="_M/VGE_MEDIASTRAP">VGE_MEDIASTRAP</dfn>		0x9B	/* Media jumper strapping */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGSTS" data-ref="_M/VGE_DIAGSTS">VGE_DIAGSTS</dfn>		0x9C	/* Chip diagnostic status */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/VGE_DBGCTL" data-ref="_M/VGE_DBGCTL">VGE_DBGCTL</dfn>		0x9E	/* Chip debug control */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL" data-ref="_M/VGE_DIAGCTL">VGE_DIAGCTL</dfn>		0x9F	/* Chip diagnostic control */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLCR0S" data-ref="_M/VGE_WOLCR0S">VGE_WOLCR0S</dfn>		0xA0	/* WOL0 event set */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLCR1S" data-ref="_M/VGE_WOLCR1S">VGE_WOLCR1S</dfn>		0xA1	/* WOL1 event set */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/VGE_PWRCFGS" data-ref="_M/VGE_PWRCFGS">VGE_PWRCFGS</dfn>		0xA2	/* Power management config set */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLCFGS" data-ref="_M/VGE_WOLCFGS">VGE_WOLCFGS</dfn>		0xA3	/* WOL config set */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLCR0C" data-ref="_M/VGE_WOLCR0C">VGE_WOLCR0C</dfn>		0xA4	/* WOL0 event clear */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLCR1C" data-ref="_M/VGE_WOLCR1C">VGE_WOLCR1C</dfn>		0xA5	/* WOL1 event clear */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/VGE_PWRCFGC" data-ref="_M/VGE_PWRCFGC">VGE_PWRCFGC</dfn>		0xA6	/* Power management config clear */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLCFGC" data-ref="_M/VGE_WOLCFGC">VGE_WOLCFGC</dfn>		0xA7	/* WOL config clear */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLSR0S" data-ref="_M/VGE_WOLSR0S">VGE_WOLSR0S</dfn>		0xA8	/* WOL status set */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLSR1S" data-ref="_M/VGE_WOLSR1S">VGE_WOLSR1S</dfn>		0xA9	/* WOL status set */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLSR0C" data-ref="_M/VGE_WOLSR0C">VGE_WOLSR0C</dfn>		0xAC	/* WOL status clear */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/VGE_WOLSR1C" data-ref="_M/VGE_WOLSR1C">VGE_WOLSR1C</dfn>		0xAD	/* WOL status clear */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC0" data-ref="_M/VGE_WAKEPAT_CRC0">VGE_WAKEPAT_CRC0</dfn>	0xB0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC1" data-ref="_M/VGE_WAKEPAT_CRC1">VGE_WAKEPAT_CRC1</dfn>	0xB2</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC2" data-ref="_M/VGE_WAKEPAT_CRC2">VGE_WAKEPAT_CRC2</dfn>	0xB4</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC3" data-ref="_M/VGE_WAKEPAT_CRC3">VGE_WAKEPAT_CRC3</dfn>	0xB6</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC4" data-ref="_M/VGE_WAKEPAT_CRC4">VGE_WAKEPAT_CRC4</dfn>	0xB8</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC5" data-ref="_M/VGE_WAKEPAT_CRC5">VGE_WAKEPAT_CRC5</dfn>	0xBA</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC6" data-ref="_M/VGE_WAKEPAT_CRC6">VGE_WAKEPAT_CRC6</dfn>	0xBC</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_CRC7" data-ref="_M/VGE_WAKEPAT_CRC7">VGE_WAKEPAT_CRC7</dfn>	0xBE</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK0_0" data-ref="_M/VGE_WAKEPAT_MSK0_0">VGE_WAKEPAT_MSK0_0</dfn>	0xC0</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK0_1" data-ref="_M/VGE_WAKEPAT_MSK0_1">VGE_WAKEPAT_MSK0_1</dfn>	0xC4</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK0_2" data-ref="_M/VGE_WAKEPAT_MSK0_2">VGE_WAKEPAT_MSK0_2</dfn>	0xC8</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK0_3" data-ref="_M/VGE_WAKEPAT_MSK0_3">VGE_WAKEPAT_MSK0_3</dfn>	0xCC</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK1_0" data-ref="_M/VGE_WAKEPAT_MSK1_0">VGE_WAKEPAT_MSK1_0</dfn>	0xD0</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK1_1" data-ref="_M/VGE_WAKEPAT_MSK1_1">VGE_WAKEPAT_MSK1_1</dfn>	0xD4</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK1_2" data-ref="_M/VGE_WAKEPAT_MSK1_2">VGE_WAKEPAT_MSK1_2</dfn>	0xD8</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK1_3" data-ref="_M/VGE_WAKEPAT_MSK1_3">VGE_WAKEPAT_MSK1_3</dfn>	0xDC</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK2_0" data-ref="_M/VGE_WAKEPAT_MSK2_0">VGE_WAKEPAT_MSK2_0</dfn>	0xE0</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK2_1" data-ref="_M/VGE_WAKEPAT_MSK2_1">VGE_WAKEPAT_MSK2_1</dfn>	0xE4</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK2_2" data-ref="_M/VGE_WAKEPAT_MSK2_2">VGE_WAKEPAT_MSK2_2</dfn>	0xE8</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK2_3" data-ref="_M/VGE_WAKEPAT_MSK2_3">VGE_WAKEPAT_MSK2_3</dfn>	0xEC</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK3_0" data-ref="_M/VGE_WAKEPAT_MSK3_0">VGE_WAKEPAT_MSK3_0</dfn>	0xF0</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK3_1" data-ref="_M/VGE_WAKEPAT_MSK3_1">VGE_WAKEPAT_MSK3_1</dfn>	0xF4</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK3_2" data-ref="_M/VGE_WAKEPAT_MSK3_2">VGE_WAKEPAT_MSK3_2</dfn>	0xF8</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/VGE_WAKEPAT_MSK3_3" data-ref="_M/VGE_WAKEPAT_MSK3_3">VGE_WAKEPAT_MSK3_3</dfn>	0xFC</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* Receive control register */</i></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_BADFRAMES" data-ref="_M/VGE_RXCTL_RX_BADFRAMES">VGE_RXCTL_RX_BADFRAMES</dfn>		0x01 /* accept CRC error frames */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_RUNT" data-ref="_M/VGE_RXCTL_RX_RUNT">VGE_RXCTL_RX_RUNT</dfn>		0x02 /* accept runts */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_MCAST" data-ref="_M/VGE_RXCTL_RX_MCAST">VGE_RXCTL_RX_MCAST</dfn>		0x04 /* accept multicasts */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_BCAST" data-ref="_M/VGE_RXCTL_RX_BCAST">VGE_RXCTL_RX_BCAST</dfn>		0x08 /* accept broadcasts */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_PROMISC" data-ref="_M/VGE_RXCTL_RX_PROMISC">VGE_RXCTL_RX_PROMISC</dfn>		0x10 /* promisc mode */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_GIANT" data-ref="_M/VGE_RXCTL_RX_GIANT">VGE_RXCTL_RX_GIANT</dfn>		0x20 /* accept VLAN tagged frames */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_UCAST" data-ref="_M/VGE_RXCTL_RX_UCAST">VGE_RXCTL_RX_UCAST</dfn>		0x40 /* use perfect filtering */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCTL_RX_SYMERR" data-ref="_M/VGE_RXCTL_RX_SYMERR">VGE_RXCTL_RX_SYMERR</dfn>		0x80 /* accept symbol err packet */</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i>/* Transmit control register */</i></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCTL_LOOPCTL" data-ref="_M/VGE_TXCTL_LOOPCTL">VGE_TXCTL_LOOPCTL</dfn>		0x03 /* loopback control */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCTL_COLLCTL" data-ref="_M/VGE_TXCTL_COLLCTL">VGE_TXCTL_COLLCTL</dfn>		0x0C /* collision retry control */</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/VGE_TXLOOPCTL_OFF" data-ref="_M/VGE_TXLOOPCTL_OFF">VGE_TXLOOPCTL_OFF</dfn>		0x00</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/VGE_TXLOOPCTL_MAC_INTERNAL" data-ref="_M/VGE_TXLOOPCTL_MAC_INTERNAL">VGE_TXLOOPCTL_MAC_INTERNAL</dfn>	0x01</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/VGE_TXLOOPCTL_EXTERNAL" data-ref="_M/VGE_TXLOOPCTL_EXTERNAL">VGE_TXLOOPCTL_EXTERNAL</dfn>		0x02</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCOLLS_NORMAL" data-ref="_M/VGE_TXCOLLS_NORMAL">VGE_TXCOLLS_NORMAL</dfn>		0x00 /* one set of 16 retries */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCOLLS_32" data-ref="_M/VGE_TXCOLLS_32">VGE_TXCOLLS_32</dfn>			0x04 /* two sets of 16 retries */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCOLLS_48" data-ref="_M/VGE_TXCOLLS_48">VGE_TXCOLLS_48</dfn>			0x08 /* three sets of 16 retries */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCOLLS_INFINITE" data-ref="_M/VGE_TXCOLLS_INFINITE">VGE_TXCOLLS_INFINITE</dfn>		0x0C /* retry forever */</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i>/* Global command register 0 */</i></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/VGE_CR0_START" data-ref="_M/VGE_CR0_START">VGE_CR0_START</dfn>			0x01 /* start NIC */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/VGE_CR0_STOP" data-ref="_M/VGE_CR0_STOP">VGE_CR0_STOP</dfn>			0x02 /* stop NIC */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/VGE_CR0_RX_ENABLE" data-ref="_M/VGE_CR0_RX_ENABLE">VGE_CR0_RX_ENABLE</dfn>		0x04 /* turn on RX engine */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/VGE_CR0_TX_ENABLE" data-ref="_M/VGE_CR0_TX_ENABLE">VGE_CR0_TX_ENABLE</dfn>		0x08 /* turn on TX engine */</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* Global command register 1 */</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/VGE_CR1_NOUCAST" data-ref="_M/VGE_CR1_NOUCAST">VGE_CR1_NOUCAST</dfn>			0x01 /* disable unicast reception */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/VGE_CR1_NOPOLL" data-ref="_M/VGE_CR1_NOPOLL">VGE_CR1_NOPOLL</dfn>			0x08 /* disable RX/TX desc polling */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/VGE_CR1_TIMER0_ENABLE" data-ref="_M/VGE_CR1_TIMER0_ENABLE">VGE_CR1_TIMER0_ENABLE</dfn>		0x20 /* enable single shot timer */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/VGE_CR1_TIMER1_ENABLE" data-ref="_M/VGE_CR1_TIMER1_ENABLE">VGE_CR1_TIMER1_ENABLE</dfn>		0x40 /* enable periodic timer */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/VGE_CR1_SOFTRESET" data-ref="_M/VGE_CR1_SOFTRESET">VGE_CR1_SOFTRESET</dfn>		0x80 /* software reset */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* Global command register 2 */</i></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/VGE_CR2_TXPAUSE_THRESH_LO" data-ref="_M/VGE_CR2_TXPAUSE_THRESH_LO">VGE_CR2_TXPAUSE_THRESH_LO</dfn>	0x03 /* TX pause frame lo threshold */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/VGE_CR2_TXPAUSE_THRESH_HI" data-ref="_M/VGE_CR2_TXPAUSE_THRESH_HI">VGE_CR2_TXPAUSE_THRESH_HI</dfn>	0x0C /* TX pause frame hi threshold */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/VGE_CR2_HDX_FLOWCTL_ENABLE" data-ref="_M/VGE_CR2_HDX_FLOWCTL_ENABLE">VGE_CR2_HDX_FLOWCTL_ENABLE</dfn>	0x10 /* half duplex flow control */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/VGE_CR2_FDX_RXFLOWCTL_ENABLE" data-ref="_M/VGE_CR2_FDX_RXFLOWCTL_ENABLE">VGE_CR2_FDX_RXFLOWCTL_ENABLE</dfn>	0x20 /* full duplex RX flow control */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/VGE_CR2_FDX_TXFLOWCTL_ENABLE" data-ref="_M/VGE_CR2_FDX_TXFLOWCTL_ENABLE">VGE_CR2_FDX_TXFLOWCTL_ENABLE</dfn>	0x40 /* full duplex TX flow control */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/VGE_CR2_XON_ENABLE" data-ref="_M/VGE_CR2_XON_ENABLE">VGE_CR2_XON_ENABLE</dfn>		0x80 /* 802.3x XON/XOFF flow control */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/* Global command register 3 */</i></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/VGE_CR3_INT_SWPEND" data-ref="_M/VGE_CR3_INT_SWPEND">VGE_CR3_INT_SWPEND</dfn>		0x01 /* disable multi-level int bits */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/VGE_CR3_INT_GMSK" data-ref="_M/VGE_CR3_INT_GMSK">VGE_CR3_INT_GMSK</dfn>		0x02 /* mask off all interrupts */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/VGE_CR3_INT_HOLDOFF" data-ref="_M/VGE_CR3_INT_HOLDOFF">VGE_CR3_INT_HOLDOFF</dfn>		0x04 /* enable int hold off timer */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/VGE_CR3_DIAG" data-ref="_M/VGE_CR3_DIAG">VGE_CR3_DIAG</dfn>			0x10 /* diagnostic enabled */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/VGE_CR3_PHYRST" data-ref="_M/VGE_CR3_PHYRST">VGE_CR3_PHYRST</dfn>			0x20 /* assert PHYRSTZ */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/VGE_CR3_STOP_FORCE" data-ref="_M/VGE_CR3_STOP_FORCE">VGE_CR3_STOP_FORCE</dfn>		0x40 /* force NIC to stopped state */</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i>/* Interrupt control register */</i></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL_SC_RELOAD" data-ref="_M/VGE_INTCTL_SC_RELOAD">VGE_INTCTL_SC_RELOAD</dfn>		0x01 /* reload hold timer */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL_HC_RELOAD" data-ref="_M/VGE_INTCTL_HC_RELOAD">VGE_INTCTL_HC_RELOAD</dfn>		0x02 /* enable hold timer reload */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL_STATUS" data-ref="_M/VGE_INTCTL_STATUS">VGE_INTCTL_STATUS</dfn>		0x04 /* interrupt pending status */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL_MASK" data-ref="_M/VGE_INTCTL_MASK">VGE_INTCTL_MASK</dfn>			0x18 /* multilayer int mask */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL_RXINTSUP_DISABLE" data-ref="_M/VGE_INTCTL_RXINTSUP_DISABLE">VGE_INTCTL_RXINTSUP_DISABLE</dfn>	0x20 /* disable RX int suppression */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL_TXINTSUP_DISABLE" data-ref="_M/VGE_INTCTL_TXINTSUP_DISABLE">VGE_INTCTL_TXINTSUP_DISABLE</dfn>	0x40 /* disable TX int suppression */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/VGE_INTCTL_SOFTINT" data-ref="_M/VGE_INTCTL_SOFTINT">VGE_INTCTL_SOFTINT</dfn>		0x80 /* request soft interrupt */</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/VGE_INTMASK_LAYER0" data-ref="_M/VGE_INTMASK_LAYER0">VGE_INTMASK_LAYER0</dfn>		0x00</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/VGE_INTMASK_LAYER1" data-ref="_M/VGE_INTMASK_LAYER1">VGE_INTMASK_LAYER1</dfn>		0x08</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/VGE_INTMASK_ALL" data-ref="_M/VGE_INTMASK_ALL">VGE_INTMASK_ALL</dfn>			0x10</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/VGE_INTMASK_ALL2" data-ref="_M/VGE_INTMASK_ALL2">VGE_INTMASK_ALL2</dfn>		0x18</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/* Transmit host error status register */</i></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/VGE_TXHOSTERR_TDSTRUCT" data-ref="_M/VGE_TXHOSTERR_TDSTRUCT">VGE_TXHOSTERR_TDSTRUCT</dfn>		0x01 /* bad TX desc structure */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/VGE_TXHOSTERR_TDFETCH_BUSERR" data-ref="_M/VGE_TXHOSTERR_TDFETCH_BUSERR">VGE_TXHOSTERR_TDFETCH_BUSERR</dfn>	0x02 /* bus error on desc fetch */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/VGE_TXHOSTERR_TDWBACK_BUSERR" data-ref="_M/VGE_TXHOSTERR_TDWBACK_BUSERR">VGE_TXHOSTERR_TDWBACK_BUSERR</dfn>	0x04 /* bus error on desc writeback */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/VGE_TXHOSTERR_FIFOERR" data-ref="_M/VGE_TXHOSTERR_FIFOERR">VGE_TXHOSTERR_FIFOERR</dfn>		0x08 /* TX FIFO DMA bus error */</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i>/* Receive host error status register */</i></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/VGE_RXHOSTERR_RDSTRUCT" data-ref="_M/VGE_RXHOSTERR_RDSTRUCT">VGE_RXHOSTERR_RDSTRUCT</dfn>		0x01 /* bad RX desc structure */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/VGE_RXHOSTERR_RDFETCH_BUSERR" data-ref="_M/VGE_RXHOSTERR_RDFETCH_BUSERR">VGE_RXHOSTERR_RDFETCH_BUSERR</dfn>	0x02 /* bus error on desc fetch */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/VGE_RXHOSTERR_RDWBACK_BUSERR" data-ref="_M/VGE_RXHOSTERR_RDWBACK_BUSERR">VGE_RXHOSTERR_RDWBACK_BUSERR</dfn>	0x04 /* bus error on desc writeback */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/VGE_RXHOSTERR_FIFOERR" data-ref="_M/VGE_RXHOSTERR_FIFOERR">VGE_RXHOSTERR_FIFOERR</dfn>		0x08 /* RX FIFO DMA bus error */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* Interrupt status register */</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXOK_HIPRIO" data-ref="_M/VGE_ISR_RXOK_HIPRIO">VGE_ISR_RXOK_HIPRIO</dfn>	0x00000001 /* hi prio RX int */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TXOK_HIPRIO" data-ref="_M/VGE_ISR_TXOK_HIPRIO">VGE_ISR_TXOK_HIPRIO</dfn>	0x00000002 /* hi prio TX int */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXOK" data-ref="_M/VGE_ISR_RXOK">VGE_ISR_RXOK</dfn>		0x00000004 /* normal RX done */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TXOK" data-ref="_M/VGE_ISR_TXOK">VGE_ISR_TXOK</dfn>		0x00000008 /* combo results for next 4 bits */</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TXOK0" data-ref="_M/VGE_ISR_TXOK0">VGE_ISR_TXOK0</dfn>		0x00000010 /* TX complete on queue 0 */</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TXOK1" data-ref="_M/VGE_ISR_TXOK1">VGE_ISR_TXOK1</dfn>		0x00000020 /* TX complete on queue 1 */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TXOK2" data-ref="_M/VGE_ISR_TXOK2">VGE_ISR_TXOK2</dfn>		0x00000040 /* TX complete on queue 2 */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TXOK3" data-ref="_M/VGE_ISR_TXOK3">VGE_ISR_TXOK3</dfn>		0x00000080 /* TX complete on queue 3 */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXCNTOFLOW" data-ref="_M/VGE_ISR_RXCNTOFLOW">VGE_ISR_RXCNTOFLOW</dfn>	0x00000400 /* RX packet count overflow */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXPAUSE" data-ref="_M/VGE_ISR_RXPAUSE">VGE_ISR_RXPAUSE</dfn>		0x00000800 /* pause frame RX'ed */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXOFLOW" data-ref="_M/VGE_ISR_RXOFLOW">VGE_ISR_RXOFLOW</dfn>		0x00001000 /* RX FIFO overflow */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXNODESC" data-ref="_M/VGE_ISR_RXNODESC">VGE_ISR_RXNODESC</dfn>	0x00002000 /* ran out of RX descriptors */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXNODESC_WARN" data-ref="_M/VGE_ISR_RXNODESC_WARN">VGE_ISR_RXNODESC_WARN</dfn>	0x00004000 /* running out of RX descs */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_LINKSTS" data-ref="_M/VGE_ISR_LINKSTS">VGE_ISR_LINKSTS</dfn>		0x00008000 /* link status change */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TIMER0" data-ref="_M/VGE_ISR_TIMER0">VGE_ISR_TIMER0</dfn>		0x00010000 /* one shot timer expired */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TIMER1" data-ref="_M/VGE_ISR_TIMER1">VGE_ISR_TIMER1</dfn>		0x00020000 /* periodic timer expired */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_PWR" data-ref="_M/VGE_ISR_PWR">VGE_ISR_PWR</dfn>		0x00040000 /* wake up power event */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_PHYINT" data-ref="_M/VGE_ISR_PHYINT">VGE_ISR_PHYINT</dfn>		0x00080000 /* PHY interrupt */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_STOPPED" data-ref="_M/VGE_ISR_STOPPED">VGE_ISR_STOPPED</dfn>		0x00100000 /* software shutdown complete */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_MIBOFLOW" data-ref="_M/VGE_ISR_MIBOFLOW">VGE_ISR_MIBOFLOW</dfn>	0x00200000 /* MIB counter overflow warning */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_SOFTINT" data-ref="_M/VGE_ISR_SOFTINT">VGE_ISR_SOFTINT</dfn>		0x00400000 /* software interrupt */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_HOLDOFF_RELOAD" data-ref="_M/VGE_ISR_HOLDOFF_RELOAD">VGE_ISR_HOLDOFF_RELOAD</dfn>	0x00800000 /* reload hold timer */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_RXDMA_STALL" data-ref="_M/VGE_ISR_RXDMA_STALL">VGE_ISR_RXDMA_STALL</dfn>	0x01000000 /* RX DMA stall */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_TXDMA_STALL" data-ref="_M/VGE_ISR_TXDMA_STALL">VGE_ISR_TXDMA_STALL</dfn>	0x02000000 /* TX DMA STALL */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_ISRC0" data-ref="_M/VGE_ISR_ISRC0">VGE_ISR_ISRC0</dfn>		0x10000000 /* interrupt source indication */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_ISRC1" data-ref="_M/VGE_ISR_ISRC1">VGE_ISR_ISRC1</dfn>		0x20000000 /* interrupt source indication */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_ISRC2" data-ref="_M/VGE_ISR_ISRC2">VGE_ISR_ISRC2</dfn>		0x40000000 /* interrupt source indication */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/VGE_ISR_ISRC3" data-ref="_M/VGE_ISR_ISRC3">VGE_ISR_ISRC3</dfn>		0x80000000 /* interrupt source indication */</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/VGE_INTRS" data-ref="_M/VGE_INTRS">VGE_INTRS</dfn>	(VGE_ISR_TXOK0|VGE_ISR_RXOK|VGE_ISR_STOPPED|	\</u></td></tr>
<tr><th id="298">298</th><td><u>			 VGE_ISR_RXOFLOW|VGE_ISR_PHYINT|		\</u></td></tr>
<tr><th id="299">299</th><td><u>			 VGE_ISR_LINKSTS|VGE_ISR_RXNODESC|		\</u></td></tr>
<tr><th id="300">300</th><td><u>			 VGE_ISR_RXDMA_STALL|VGE_ISR_TXDMA_STALL|	\</u></td></tr>
<tr><th id="301">301</th><td><u>			 VGE_ISR_MIBOFLOW|VGE_ISR_TIMER0)</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* Interrupt mask register */</i></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXOK_HIPRIO" data-ref="_M/VGE_IMR_RXOK_HIPRIO">VGE_IMR_RXOK_HIPRIO</dfn>	0x00000001 /* hi prio RX int */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TXOK_HIPRIO" data-ref="_M/VGE_IMR_TXOK_HIPRIO">VGE_IMR_TXOK_HIPRIO</dfn>	0x00000002 /* hi prio TX int */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXOK" data-ref="_M/VGE_IMR_RXOK">VGE_IMR_RXOK</dfn>		0x00000004 /* normal RX done */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TXOK" data-ref="_M/VGE_IMR_TXOK">VGE_IMR_TXOK</dfn>		0x00000008 /* combo results for next 4 bits */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TXOK0" data-ref="_M/VGE_IMR_TXOK0">VGE_IMR_TXOK0</dfn>		0x00000010 /* TX complete on queue 0 */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TXOK1" data-ref="_M/VGE_IMR_TXOK1">VGE_IMR_TXOK1</dfn>		0x00000020 /* TX complete on queue 1 */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TXOK2" data-ref="_M/VGE_IMR_TXOK2">VGE_IMR_TXOK2</dfn>		0x00000040 /* TX complete on queue 2 */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TXOK3" data-ref="_M/VGE_IMR_TXOK3">VGE_IMR_TXOK3</dfn>		0x00000080 /* TX complete on queue 3 */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXCNTOFLOW" data-ref="_M/VGE_IMR_RXCNTOFLOW">VGE_IMR_RXCNTOFLOW</dfn>	0x00000400 /* RX packet count overflow */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXPAUSE" data-ref="_M/VGE_IMR_RXPAUSE">VGE_IMR_RXPAUSE</dfn>		0x00000800 /* pause frame RX'ed */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXOFLOW" data-ref="_M/VGE_IMR_RXOFLOW">VGE_IMR_RXOFLOW</dfn>		0x00001000 /* RX FIFO overflow */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXNODESC" data-ref="_M/VGE_IMR_RXNODESC">VGE_IMR_RXNODESC</dfn>	0x00002000 /* ran out of RX descriptors */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXNODESC_WARN" data-ref="_M/VGE_IMR_RXNODESC_WARN">VGE_IMR_RXNODESC_WARN</dfn>	0x00004000 /* running out of RX descs */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_LINKSTS" data-ref="_M/VGE_IMR_LINKSTS">VGE_IMR_LINKSTS</dfn>		0x00008000 /* link status change */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TIMER0" data-ref="_M/VGE_IMR_TIMER0">VGE_IMR_TIMER0</dfn>		0x00010000 /* one shot timer expired */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TIMER1" data-ref="_M/VGE_IMR_TIMER1">VGE_IMR_TIMER1</dfn>		0x00020000 /* periodic timer expired */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_PWR" data-ref="_M/VGE_IMR_PWR">VGE_IMR_PWR</dfn>		0x00040000 /* wake up power event */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_PHYINT" data-ref="_M/VGE_IMR_PHYINT">VGE_IMR_PHYINT</dfn>		0x00080000 /* PHY interrupt */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_STOPPED" data-ref="_M/VGE_IMR_STOPPED">VGE_IMR_STOPPED</dfn>		0x00100000 /* software shutdown complete */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_MIBOFLOW" data-ref="_M/VGE_IMR_MIBOFLOW">VGE_IMR_MIBOFLOW</dfn>	0x00200000 /* MIB counter overflow warning */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_SOFTINT" data-ref="_M/VGE_IMR_SOFTINT">VGE_IMR_SOFTINT</dfn>		0x00400000 /* software interrupt */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_HOLDOFF_RELOAD" data-ref="_M/VGE_IMR_HOLDOFF_RELOAD">VGE_IMR_HOLDOFF_RELOAD</dfn>	0x00800000 /* reload hold timer */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_RXDMA_STALL" data-ref="_M/VGE_IMR_RXDMA_STALL">VGE_IMR_RXDMA_STALL</dfn>	0x01000000 /* RX DMA stall */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_TXDMA_STALL" data-ref="_M/VGE_IMR_TXDMA_STALL">VGE_IMR_TXDMA_STALL</dfn>	0x02000000 /* TX DMA STALL */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_ISRC0" data-ref="_M/VGE_IMR_ISRC0">VGE_IMR_ISRC0</dfn>		0x10000000 /* interrupt source indication */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_ISRC1" data-ref="_M/VGE_IMR_ISRC1">VGE_IMR_ISRC1</dfn>		0x20000000 /* interrupt source indication */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_ISRC2" data-ref="_M/VGE_IMR_ISRC2">VGE_IMR_ISRC2</dfn>		0x40000000 /* interrupt source indication */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/VGE_IMR_ISRC3" data-ref="_M/VGE_IMR_ISRC3">VGE_IMR_ISRC3</dfn>		0x80000000 /* interrupt source indication */</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/* TX descriptor queue control/status register */</i></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_RUN0" data-ref="_M/VGE_TXQCSR_RUN0">VGE_TXQCSR_RUN0</dfn>		0x0001	/* Enable TX queue 0 */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_ACT0" data-ref="_M/VGE_TXQCSR_ACT0">VGE_TXQCSR_ACT0</dfn>		0x0002	/* queue 0 active indicator */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_WAK0" data-ref="_M/VGE_TXQCSR_WAK0">VGE_TXQCSR_WAK0</dfn>		0x0004	/* Wake up (poll) queue 0 */</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCST_DEAD0" data-ref="_M/VGE_TXQCST_DEAD0">VGE_TXQCST_DEAD0</dfn>	0x0008	/* queue 0 dead indicator */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_RUN1" data-ref="_M/VGE_TXQCSR_RUN1">VGE_TXQCSR_RUN1</dfn>		0x0010	/* Enable TX queue 1 */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_ACT1" data-ref="_M/VGE_TXQCSR_ACT1">VGE_TXQCSR_ACT1</dfn>		0x0020	/* queue 1 active indicator */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_WAK1" data-ref="_M/VGE_TXQCSR_WAK1">VGE_TXQCSR_WAK1</dfn>		0x0040	/* Wake up (poll) queue 1 */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCST_DEAD1" data-ref="_M/VGE_TXQCST_DEAD1">VGE_TXQCST_DEAD1</dfn>	0x0080	/* queue 1 dead indicator */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_RUN2" data-ref="_M/VGE_TXQCSR_RUN2">VGE_TXQCSR_RUN2</dfn>		0x0100	/* Enable TX queue 2 */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_ACT2" data-ref="_M/VGE_TXQCSR_ACT2">VGE_TXQCSR_ACT2</dfn>		0x0200	/* queue 2 active indicator */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_WAK2" data-ref="_M/VGE_TXQCSR_WAK2">VGE_TXQCSR_WAK2</dfn>		0x0400	/* Wake up (poll) queue 2 */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCST_DEAD2" data-ref="_M/VGE_TXQCST_DEAD2">VGE_TXQCST_DEAD2</dfn>	0x0800	/* queue 2 dead indicator */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_RUN3" data-ref="_M/VGE_TXQCSR_RUN3">VGE_TXQCSR_RUN3</dfn>		0x1000	/* Enable TX queue 3 */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_ACT3" data-ref="_M/VGE_TXQCSR_ACT3">VGE_TXQCSR_ACT3</dfn>		0x2000	/* queue 3 active indicator */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCSR_WAK3" data-ref="_M/VGE_TXQCSR_WAK3">VGE_TXQCSR_WAK3</dfn>		0x4000	/* Wake up (poll) queue 3 */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/VGE_TXQCST_DEAD3" data-ref="_M/VGE_TXQCST_DEAD3">VGE_TXQCST_DEAD3</dfn>	0x8000	/* queue 3 dead indicator */</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i>/* RX descriptor queue control/status register */</i></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/VGE_RXQCSR_RUN" data-ref="_M/VGE_RXQCSR_RUN">VGE_RXQCSR_RUN</dfn>		0x0001	/* Enable RX queue */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/VGE_RXQCSR_ACT" data-ref="_M/VGE_RXQCSR_ACT">VGE_RXQCSR_ACT</dfn>		0x0002	/* queue active indicator */</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/VGE_RXQCSR_WAK" data-ref="_M/VGE_RXQCSR_WAK">VGE_RXQCSR_WAK</dfn>		0x0004	/* Wake up (poll) queue */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/VGE_RXQCSR_DEAD" data-ref="_M/VGE_RXQCSR_DEAD">VGE_RXQCSR_DEAD</dfn>		0x0008	/* queue dead indicator */</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><i>/* RX/TX queue empty interrupt delay timer register */</i></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/VGE_QTIMER_PENDCNT" data-ref="_M/VGE_QTIMER_PENDCNT">VGE_QTIMER_PENDCNT</dfn>	0x3F</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/VGE_QTIMER_RESOLUTION" data-ref="_M/VGE_QTIMER_RESOLUTION">VGE_QTIMER_RESOLUTION</dfn>	0xC0</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/VGE_QTIMER_RES_1US" data-ref="_M/VGE_QTIMER_RES_1US">VGE_QTIMER_RES_1US</dfn>	0x00</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/VGE_QTIMER_RES_4US" data-ref="_M/VGE_QTIMER_RES_4US">VGE_QTIMER_RES_4US</dfn>	0x40</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/VGE_QTIMER_RES_16US" data-ref="_M/VGE_QTIMER_RES_16US">VGE_QTIMER_RES_16US</dfn>	0x80</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/VGE_QTIMER_RES_64US" data-ref="_M/VGE_QTIMER_RES_64US">VGE_QTIMER_RES_64US</dfn>	0xC0</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i>/* CAM address register */</i></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMADDR_ADDR" data-ref="_M/VGE_CAMADDR_ADDR">VGE_CAMADDR_ADDR</dfn>	0x3F	/* CAM address to program */</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMADDR_AVSEL" data-ref="_M/VGE_CAMADDR_AVSEL">VGE_CAMADDR_AVSEL</dfn>	0x40	/* 0 = address cam, 1 = VLAN cam */</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMADDR_ENABLE" data-ref="_M/VGE_CAMADDR_ENABLE">VGE_CAMADDR_ENABLE</dfn>	0x80	/* enable CAM read/write */</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/VGE_CAM_MAXADDRS" data-ref="_M/VGE_CAM_MAXADDRS">VGE_CAM_MAXADDRS</dfn>	64</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/*</i></td></tr>
<tr><th id="379">379</th><td><i> * CAM command register</i></td></tr>
<tr><th id="380">380</th><td><i> * Note that the page select bits in this register affect three</i></td></tr>
<tr><th id="381">381</th><td><i> * different things:</i></td></tr>
<tr><th id="382">382</th><td><i> * - The behavior of the MAR0/MAR1 registers at offset 0x10 (the</i></td></tr>
<tr><th id="383">383</th><td><i> *   page select bits control whether the MAR0/MAR1 registers affect</i></td></tr>
<tr><th id="384">384</th><td><i> *   the multicast hash filter or the CAM table)</i></td></tr>
<tr><th id="385">385</th><td><i> * - The behavior of the interrupt holdoff timer register at offset</i></td></tr>
<tr><th id="386">386</th><td><i> *   0x20 (the page select bits allow you to set the interrupt</i></td></tr>
<tr><th id="387">387</th><td><i> *   holdoff timer, the TX interrupt suppression count or the</i></td></tr>
<tr><th id="388">388</th><td><i> *   RX interrupt suppression count)</i></td></tr>
<tr><th id="389">389</th><td><i> * - The behavior the WOL pattern programming registers at offset</i></td></tr>
<tr><th id="390">390</th><td><i> *   0xC0 (controls which pattern is set)</i></td></tr>
<tr><th id="391">391</th><td><i> */</i></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMCTL_WRITE" data-ref="_M/VGE_CAMCTL_WRITE">VGE_CAMCTL_WRITE</dfn>	0x04	/* CAM write command */</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMCTL_READ" data-ref="_M/VGE_CAMCTL_READ">VGE_CAMCTL_READ</dfn>		0x08	/* CAM read command */</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMCTL_INTPKT_SIZ" data-ref="_M/VGE_CAMCTL_INTPKT_SIZ">VGE_CAMCTL_INTPKT_SIZ</dfn>	0x10	/* select interesting pkt CAM size */</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMCTL_INTPKT_ENB" data-ref="_M/VGE_CAMCTL_INTPKT_ENB">VGE_CAMCTL_INTPKT_ENB</dfn>	0x20	/* enable interesting packet mode */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/VGE_CAMCTL_PAGESEL" data-ref="_M/VGE_CAMCTL_PAGESEL">VGE_CAMCTL_PAGESEL</dfn>	0xC0	/* page select */</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_MAR" data-ref="_M/VGE_PAGESEL_MAR">VGE_PAGESEL_MAR</dfn>		0x00</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_CAMMASK" data-ref="_M/VGE_PAGESEL_CAMMASK">VGE_PAGESEL_CAMMASK</dfn>	0x40</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_CAMDATA" data-ref="_M/VGE_PAGESEL_CAMDATA">VGE_PAGESEL_CAMDATA</dfn>	0x80</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_INTHLDOFF" data-ref="_M/VGE_PAGESEL_INTHLDOFF">VGE_PAGESEL_INTHLDOFF</dfn>	0x00</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_TXSUPPTHR" data-ref="_M/VGE_PAGESEL_TXSUPPTHR">VGE_PAGESEL_TXSUPPTHR</dfn>	0x40</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_RXSUPPTHR" data-ref="_M/VGE_PAGESEL_RXSUPPTHR">VGE_PAGESEL_RXSUPPTHR</dfn>	0x80</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_WOLPAT0" data-ref="_M/VGE_PAGESEL_WOLPAT0">VGE_PAGESEL_WOLPAT0</dfn>	0x00</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/VGE_PAGESEL_WOLPAT1" data-ref="_M/VGE_PAGESEL_WOLPAT1">VGE_PAGESEL_WOLPAT1</dfn>	0x40</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><i>/* MII port config register */</i></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICFG_PHYADDR" data-ref="_M/VGE_MIICFG_PHYADDR">VGE_MIICFG_PHYADDR</dfn>	0x1F	/* PHY address (internal PHY is 1) */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICFG_MDCSPEED" data-ref="_M/VGE_MIICFG_MDCSPEED">VGE_MIICFG_MDCSPEED</dfn>	0x20	/* MDC accelerate x 4 */</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICFG_POLLINT" data-ref="_M/VGE_MIICFG_POLLINT">VGE_MIICFG_POLLINT</dfn>	0xC0	/* polling interval */</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/VGE_MIIPOLLINT_1024" data-ref="_M/VGE_MIIPOLLINT_1024">VGE_MIIPOLLINT_1024</dfn>	0x00</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/VGE_MIIPOLLINT_512" data-ref="_M/VGE_MIIPOLLINT_512">VGE_MIIPOLLINT_512</dfn>	0x40</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/VGE_MIIPOLLINT_128" data-ref="_M/VGE_MIIPOLLINT_128">VGE_MIIPOLLINT_128</dfn>	0x80</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/VGE_MIIPOLLINT_64" data-ref="_M/VGE_MIIPOLLINT_64">VGE_MIIPOLLINT_64</dfn>	0xC0</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i>/* MII port status register */</i></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/VGE_MIISTS_IIDL" data-ref="_M/VGE_MIISTS_IIDL">VGE_MIISTS_IIDL</dfn>		0x80	/* not at sofrware/timer poll cycle */</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i>/* PHY status register */</i></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS_TXFLOWCAP" data-ref="_M/VGE_PHYSTS_TXFLOWCAP">VGE_PHYSTS_TXFLOWCAP</dfn>	0x01	/* resolved TX flow control cap */</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS_RXFLOWCAP" data-ref="_M/VGE_PHYSTS_RXFLOWCAP">VGE_PHYSTS_RXFLOWCAP</dfn>	0x02	/* resolved RX flow control cap */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS_SPEED10" data-ref="_M/VGE_PHYSTS_SPEED10">VGE_PHYSTS_SPEED10</dfn>	0x04	/* PHY in 10Mbps mode */</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS_SPEED1000" data-ref="_M/VGE_PHYSTS_SPEED1000">VGE_PHYSTS_SPEED1000</dfn>	0x08	/* PHY in giga mode */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS_FDX" data-ref="_M/VGE_PHYSTS_FDX">VGE_PHYSTS_FDX</dfn>		0x10	/* PHY in full duplex mode */</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS_LINK" data-ref="_M/VGE_PHYSTS_LINK">VGE_PHYSTS_LINK</dfn>		0x40	/* link status */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/VGE_PHYSTS_RESETSTS" data-ref="_M/VGE_PHYSTS_RESETSTS">VGE_PHYSTS_RESETSTS</dfn>	0x80	/* reset status */</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><i>/* MII management command register */</i></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_MDC" data-ref="_M/VGE_MIICMD_MDC">VGE_MIICMD_MDC</dfn>		0x01	/* clock pin */</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_MDI" data-ref="_M/VGE_MIICMD_MDI">VGE_MIICMD_MDI</dfn>		0x02	/* data in pin */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_MDO" data-ref="_M/VGE_MIICMD_MDO">VGE_MIICMD_MDO</dfn>		0x04	/* data out pin */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_MOUT" data-ref="_M/VGE_MIICMD_MOUT">VGE_MIICMD_MOUT</dfn>		0x08	/* data out pin enable */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_MDP" data-ref="_M/VGE_MIICMD_MDP">VGE_MIICMD_MDP</dfn>		0x10	/* enable direct programming mode */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_WCMD" data-ref="_M/VGE_MIICMD_WCMD">VGE_MIICMD_WCMD</dfn>		0x20	/* embedded mode write */</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_RCMD" data-ref="_M/VGE_MIICMD_RCMD">VGE_MIICMD_RCMD</dfn>		0x40	/* embadded mode read */</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/VGE_MIICMD_MAUTO" data-ref="_M/VGE_MIICMD_MAUTO">VGE_MIICMD_MAUTO</dfn>	0x80	/* enable autopolling */</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i>/* MII address register */</i></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/VGE_MIIADDR_SWMPL" data-ref="_M/VGE_MIIADDR_SWMPL">VGE_MIIADDR_SWMPL</dfn>	0x80	/* initiate priority resolution */</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/* Chip config register A */</i></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG0_PACPI" data-ref="_M/VGE_CHIPCFG0_PACPI">VGE_CHIPCFG0_PACPI</dfn>	0x01	/* pre-ACPI wakeup function */</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG0_ABSHDN" data-ref="_M/VGE_CHIPCFG0_ABSHDN">VGE_CHIPCFG0_ABSHDN</dfn>	0x02	/* abnormal shutdown function */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG0_GPIO1PD" data-ref="_M/VGE_CHIPCFG0_GPIO1PD">VGE_CHIPCFG0_GPIO1PD</dfn>	0x04	/* GPIO pin enable */</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG0_SKIPTAG" data-ref="_M/VGE_CHIPCFG0_SKIPTAG">VGE_CHIPCFG0_SKIPTAG</dfn>	0x08	/* omit 802.1p tag from CRC calc */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG0_PHLED" data-ref="_M/VGE_CHIPCFG0_PHLED">VGE_CHIPCFG0_PHLED</dfn>	0x30	/* phy LED select */</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/* Chip config register B */</i></td></tr>
<tr><th id="460">460</th><td><i>/* Note: some of these bits are not documented in the manual! */</i></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_BAKOPT" data-ref="_M/VGE_CHIPCFG1_BAKOPT">VGE_CHIPCFG1_BAKOPT</dfn>	0x01</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_MBA" data-ref="_M/VGE_CHIPCFG1_MBA">VGE_CHIPCFG1_MBA</dfn>	0x02</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_CAP" data-ref="_M/VGE_CHIPCFG1_CAP">VGE_CHIPCFG1_CAP</dfn>	0x04</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_CRANDOM" data-ref="_M/VGE_CHIPCFG1_CRANDOM">VGE_CHIPCFG1_CRANDOM</dfn>	0x08</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_OFSET" data-ref="_M/VGE_CHIPCFG1_OFSET">VGE_CHIPCFG1_OFSET</dfn>	0x10</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_SLOTTIME" data-ref="_M/VGE_CHIPCFG1_SLOTTIME">VGE_CHIPCFG1_SLOTTIME</dfn>	0x20	/* slot time 512/500 in giga mode */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_MIIOPT" data-ref="_M/VGE_CHIPCFG1_MIIOPT">VGE_CHIPCFG1_MIIOPT</dfn>	0x40</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG1_GTCKOPT" data-ref="_M/VGE_CHIPCFG1_GTCKOPT">VGE_CHIPCFG1_GTCKOPT</dfn>	0x80</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><i>/* Chip config register C */</i></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG2_EELOAD" data-ref="_M/VGE_CHIPCFG2_EELOAD">VGE_CHIPCFG2_EELOAD</dfn>	0x80	/* enable EEPROM programming */</u></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/* Chip config register D */</i></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG3_64BIT_DAC" data-ref="_M/VGE_CHIPCFG3_64BIT_DAC">VGE_CHIPCFG3_64BIT_DAC</dfn>	0x20	/* enable 64bit via DAC */</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/VGE_CHIPCFG3_IODISABLE" data-ref="_M/VGE_CHIPCFG3_IODISABLE">VGE_CHIPCFG3_IODISABLE</dfn>	0x80	/* disable I/O access mode */</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i>/* DMA config register 0 */</i></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG0_BURSTLEN" data-ref="_M/VGE_DMACFG0_BURSTLEN">VGE_DMACFG0_BURSTLEN</dfn>	0x07	/* RX/TX DMA burst (in dwords) */</u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/VGE_DMABURST_8" data-ref="_M/VGE_DMABURST_8">VGE_DMABURST_8</dfn>		0x00</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/VGE_DMABURST_16" data-ref="_M/VGE_DMABURST_16">VGE_DMABURST_16</dfn>		0x01</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/VGE_DMABURST_32" data-ref="_M/VGE_DMABURST_32">VGE_DMABURST_32</dfn>		0x02</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/VGE_DMABURST_64" data-ref="_M/VGE_DMABURST_64">VGE_DMABURST_64</dfn>		0x03</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/VGE_DMABURST_128" data-ref="_M/VGE_DMABURST_128">VGE_DMABURST_128</dfn>	0x04</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/VGE_DMABURST_256" data-ref="_M/VGE_DMABURST_256">VGE_DMABURST_256</dfn>	0x05</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/VGE_DMABURST_STRFWD" data-ref="_M/VGE_DMABURST_STRFWD">VGE_DMABURST_STRFWD</dfn>	0x07</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><i>/* DMA config register 1 */</i></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG1_LATENB" data-ref="_M/VGE_DMACFG1_LATENB">VGE_DMACFG1_LATENB</dfn>	0x01	/* Latency timer enable */</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG1_MWWAIT" data-ref="_M/VGE_DMACFG1_MWWAIT">VGE_DMACFG1_MWWAIT</dfn>	0x02	/* insert wait on master write */</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG1_MRWAIT" data-ref="_M/VGE_DMACFG1_MRWAIT">VGE_DMACFG1_MRWAIT</dfn>	0x04	/* insert wait on master read */</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG1_MRM" data-ref="_M/VGE_DMACFG1_MRM">VGE_DMACFG1_MRM</dfn>		0x08	/* use memory read multiple */</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG1_PERR_DIS" data-ref="_M/VGE_DMACFG1_PERR_DIS">VGE_DMACFG1_PERR_DIS</dfn>	0x10	/* disable parity error checking */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/VGE_DMACFG1_XMRL" data-ref="_M/VGE_DMACFG1_XMRL">VGE_DMACFG1_XMRL</dfn>	0x20	/* disable memory read line support */</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><i>/* RX MAC config register */</i></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCFG_VLANFILT" data-ref="_M/VGE_RXCFG_VLANFILT">VGE_RXCFG_VLANFILT</dfn>	0x01	/* filter VLAN ID mismatches */</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCFG_VTAGOPT" data-ref="_M/VGE_RXCFG_VTAGOPT">VGE_RXCFG_VTAGOPT</dfn>	0x06	/* VLAN tag handling */</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCFG_FIFO_LOWAT" data-ref="_M/VGE_RXCFG_FIFO_LOWAT">VGE_RXCFG_FIFO_LOWAT</dfn>	0x08	/* RX FIFO low watermark (7QW/15QW) */</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCFG_FIFO_THR" data-ref="_M/VGE_RXCFG_FIFO_THR">VGE_RXCFG_FIFO_THR</dfn>	0x30	/* RX FIFO threshold */</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/VGE_RXCFG_ARB_PRIO" data-ref="_M/VGE_RXCFG_ARB_PRIO">VGE_RXCFG_ARB_PRIO</dfn>	0x80	/* arbitration priority */</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/VGE_VTAG_OPT0" data-ref="_M/VGE_VTAG_OPT0">VGE_VTAG_OPT0</dfn>		0x00	/* TX: no tag insertion</u></td></tr>
<tr><th id="510">510</th><td><u>					   RX: rx all, no tag extraction */</u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/VGE_VTAG_OPT1" data-ref="_M/VGE_VTAG_OPT1">VGE_VTAG_OPT1</dfn>		0x02	/* TX: no tag insertion</u></td></tr>
<tr><th id="513">513</th><td><u>					   RX: rx only tagged pkts, no</u></td></tr>
<tr><th id="514">514</th><td><u>					       extraction */</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/VGE_VTAG_OPT2" data-ref="_M/VGE_VTAG_OPT2">VGE_VTAG_OPT2</dfn>		0x04	/* TX: perform tag insertion,</u></td></tr>
<tr><th id="517">517</th><td><u>					   RX: rx all, extract tags */</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/VGE_VTAG_OPT3" data-ref="_M/VGE_VTAG_OPT3">VGE_VTAG_OPT3</dfn>		0x06	/* TX: perform tag insertion,</u></td></tr>
<tr><th id="520">520</th><td><u>					   RX: rx only tagged pkts,</u></td></tr>
<tr><th id="521">521</th><td><u>					       with extraction */</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/VGE_RXFIFOTHR_128BYTES" data-ref="_M/VGE_RXFIFOTHR_128BYTES">VGE_RXFIFOTHR_128BYTES</dfn>	0x00</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/VGE_RXFIFOTHR_512BYTES" data-ref="_M/VGE_RXFIFOTHR_512BYTES">VGE_RXFIFOTHR_512BYTES</dfn>	0x10</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/VGE_RXFIFOTHR_1024BYTES" data-ref="_M/VGE_RXFIFOTHR_1024BYTES">VGE_RXFIFOTHR_1024BYTES</dfn>	0x20</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/VGE_RXFIFOTHR_STRNFWD" data-ref="_M/VGE_RXFIFOTHR_STRNFWD">VGE_RXFIFOTHR_STRNFWD</dfn>	0x30</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i>/* TX MAC config register */</i></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCFG_SNAPOPT" data-ref="_M/VGE_TXCFG_SNAPOPT">VGE_TXCFG_SNAPOPT</dfn>	0x01	/* 1 == insert VLAN tag at</u></td></tr>
<tr><th id="531">531</th><td><u>					   13th byte</u></td></tr>
<tr><th id="532">532</th><td><u>					   0 == insert VLANM tag after</u></td></tr>
<tr><th id="533">533</th><td><u>					   SNAP header (21st byte) */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCFG_NONBLK" data-ref="_M/VGE_TXCFG_NONBLK">VGE_TXCFG_NONBLK</dfn>	0x02	/* priority TX/non-blocking mode */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCFG_NONBLK_THR" data-ref="_M/VGE_TXCFG_NONBLK_THR">VGE_TXCFG_NONBLK_THR</dfn>	0x0C	/* non-blocking threshold */</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/VGE_TXCFG_ARB_PRIO" data-ref="_M/VGE_TXCFG_ARB_PRIO">VGE_TXCFG_ARB_PRIO</dfn>	0x80	/* arbitration priority */</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/VGE_TXBLOCK_64PKTS" data-ref="_M/VGE_TXBLOCK_64PKTS">VGE_TXBLOCK_64PKTS</dfn>	0x00</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/VGE_TXBLOCK_32PKTS" data-ref="_M/VGE_TXBLOCK_32PKTS">VGE_TXBLOCK_32PKTS</dfn>	0x04</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/VGE_TXBLOCK_128PKTS" data-ref="_M/VGE_TXBLOCK_128PKTS">VGE_TXBLOCK_128PKTS</dfn>	0x08</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/VGE_TXBLOCK_8PKTS" data-ref="_M/VGE_TXBLOCK_8PKTS">VGE_TXBLOCK_8PKTS</dfn>	0x0C</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><i>/* EEPROM control/status register */</i></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR_EDO" data-ref="_M/VGE_EECSR_EDO">VGE_EECSR_EDO</dfn>		0x01	/* data out pin */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR_EDI" data-ref="_M/VGE_EECSR_EDI">VGE_EECSR_EDI</dfn>		0x02	/* data in pin */</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR_ECK" data-ref="_M/VGE_EECSR_ECK">VGE_EECSR_ECK</dfn>		0x04	/* clock pin */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR_ECS" data-ref="_M/VGE_EECSR_ECS">VGE_EECSR_ECS</dfn>		0x08	/* chip select pin */</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR_DPM" data-ref="_M/VGE_EECSR_DPM">VGE_EECSR_DPM</dfn>		0x10	/* direct program mode enable */</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR_RELOAD" data-ref="_M/VGE_EECSR_RELOAD">VGE_EECSR_RELOAD</dfn>	0x20	/* trigger reload from EEPROM */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/VGE_EECSR_EMBP" data-ref="_M/VGE_EECSR_EMBP">VGE_EECSR_EMBP</dfn>		0x40	/* embedded program mode enable */</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>/* EEPROM embedded command register */</i></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/VGE_EECMD_ERD" data-ref="_M/VGE_EECMD_ERD">VGE_EECMD_ERD</dfn>		0x01	/* EEPROM read command */</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/VGE_EECMD_EWR" data-ref="_M/VGE_EECMD_EWR">VGE_EECMD_EWR</dfn>		0x02	/* EEPROM write command */</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/VGE_EECMD_EWEN" data-ref="_M/VGE_EECMD_EWEN">VGE_EECMD_EWEN</dfn>		0x04	/* EEPROM write enable */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/VGE_EECMD_EWDIS" data-ref="_M/VGE_EECMD_EWDIS">VGE_EECMD_EWDIS</dfn>		0x08	/* EEPROM write disable */</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/VGE_EECMD_EDONE" data-ref="_M/VGE_EECMD_EDONE">VGE_EECMD_EDONE</dfn>		0x80	/* read/write done */</u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i>/* Chip operation and diagnostic control register */</i></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_PHYINT_ENB" data-ref="_M/VGE_DIAGCTL_PHYINT_ENB">VGE_DIAGCTL_PHYINT_ENB</dfn>	0x01	/* Enable PHY interrupts */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_TIMER0_RES" data-ref="_M/VGE_DIAGCTL_TIMER0_RES">VGE_DIAGCTL_TIMER0_RES</dfn>	0x02	/* timer0 uSec resolution */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_TIMER1_RES" data-ref="_M/VGE_DIAGCTL_TIMER1_RES">VGE_DIAGCTL_TIMER1_RES</dfn>	0x04	/* timer1 uSec resolution */</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_LPSEL_DIS" data-ref="_M/VGE_DIAGCTL_LPSEL_DIS">VGE_DIAGCTL_LPSEL_DIS</dfn>	0x08	/* disable LPSEL field */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_MACFORCE" data-ref="_M/VGE_DIAGCTL_MACFORCE">VGE_DIAGCTL_MACFORCE</dfn>	0x10	/* MAC side force mode */</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_FCRSVD" data-ref="_M/VGE_DIAGCTL_FCRSVD">VGE_DIAGCTL_FCRSVD</dfn>	0x20	/* reserved for future fiber use */</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_FDXFORCE" data-ref="_M/VGE_DIAGCTL_FDXFORCE">VGE_DIAGCTL_FDXFORCE</dfn>	0x40	/* force full duplex mode */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/VGE_DIAGCTL_GMII" data-ref="_M/VGE_DIAGCTL_GMII">VGE_DIAGCTL_GMII</dfn>	0x80	/* force GMII mode, otherwise MII */</u></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i>/* Location of station address in EEPROM */</i></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/VGE_EE_EADDR" data-ref="_M/VGE_EE_EADDR">VGE_EE_EADDR</dfn>		0</u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><i>/* DMA descriptor structures */</i></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i>/*</i></td></tr>
<tr><th id="578">578</th><td><i> * Each TX DMA descriptor has a control and status word, and 7</i></td></tr>
<tr><th id="579">579</th><td><i> * fragment address/length words. If a transmitted packet spans</i></td></tr>
<tr><th id="580">580</th><td><i> * more than 7 fragments, it has to be coalesced.</i></td></tr>
<tr><th id="581">581</th><td><i> */</i></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/VGE_TX_FRAGS" data-ref="_M/VGE_TX_FRAGS">VGE_TX_FRAGS</dfn>	7</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/VGE_TX_MAXLEN" data-ref="_M/VGE_TX_MAXLEN">VGE_TX_MAXLEN</dfn>	(1 &lt;&lt; 14)		/* maximum TX packet size */</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><b>struct</b> <dfn class="type def" id="vge_txfrag" title='vge_txfrag' data-ref="vge_txfrag" data-ref-filename="vge_txfrag">vge_txfrag</dfn> {</td></tr>
<tr><th id="587">587</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vge_txfrag::tf_addrlo" title='vge_txfrag::tf_addrlo' data-ref="vge_txfrag::tf_addrlo" data-ref-filename="vge_txfrag..tf_addrlo">tf_addrlo</dfn>;</td></tr>
<tr><th id="588">588</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="vge_txfrag::tf_addrhi" title='vge_txfrag::tf_addrhi' data-ref="vge_txfrag::tf_addrhi" data-ref-filename="vge_txfrag..tf_addrhi">tf_addrhi</dfn>;</td></tr>
<tr><th id="589">589</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="vge_txfrag::tf_buflen" title='vge_txfrag::tf_buflen' data-ref="vge_txfrag::tf_buflen" data-ref-filename="vge_txfrag..tf_buflen">tf_buflen</dfn>;</td></tr>
<tr><th id="590">590</th><td>};</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><i>/*</i></td></tr>
<tr><th id="593">593</th><td><i> * The high bit in the buflen field of fragment #0 has special meaning.</i></td></tr>
<tr><th id="594">594</th><td><i> * Normally, the chip requires the driver to issue a TX poll command</i></td></tr>
<tr><th id="595">595</th><td><i> * for every packet that gets put in the TX DMA queue. Sometimes though,</i></td></tr>
<tr><th id="596">596</th><td><i> * the driver might want to queue up several packets at once and just</i></td></tr>
<tr><th id="597">597</th><td><i> * issue one transmit command to have all of them processed. In order</i></td></tr>
<tr><th id="598">598</th><td><i> * to obtain this behavior, the special 'queue' bit must be set.</i></td></tr>
<tr><th id="599">599</th><td><i> */</i></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/VGE_TXDESC_Q" data-ref="_M/VGE_TXDESC_Q">VGE_TXDESC_Q</dfn>		0x8000</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><b>struct</b> <dfn class="type def" id="vge_txdesc" title='vge_txdesc' data-ref="vge_txdesc" data-ref-filename="vge_txdesc">vge_txdesc</dfn> {</td></tr>
<tr><th id="604">604</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vge_txdesc::td_sts" title='vge_txdesc::td_sts' data-ref="vge_txdesc::td_sts" data-ref-filename="vge_txdesc..td_sts">td_sts</dfn>;</td></tr>
<tr><th id="605">605</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vge_txdesc::td_ctl" title='vge_txdesc::td_ctl' data-ref="vge_txdesc::td_ctl" data-ref-filename="vge_txdesc..td_ctl">td_ctl</dfn>;</td></tr>
<tr><th id="606">606</th><td>	<b>struct</b> <a class="type" href="#vge_txfrag" title='vge_txfrag' data-ref="vge_txfrag" data-ref-filename="vge_txfrag">vge_txfrag</a>	<dfn class="decl field" id="vge_txdesc::td_frag" title='vge_txdesc::td_frag' data-ref="vge_txdesc::td_frag" data-ref-filename="vge_txdesc..td_frag">td_frag</dfn>[<a class="macro" href="#583" title="7" data-ref="_M/VGE_TX_FRAGS">VGE_TX_FRAGS</a>];</td></tr>
<tr><th id="607">607</th><td>};</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_COLLCNT" data-ref="_M/VGE_TDSTS_COLLCNT">VGE_TDSTS_COLLCNT</dfn>	0x0000000F	/* TX collision count */</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_COLL" data-ref="_M/VGE_TDSTS_COLL">VGE_TDSTS_COLL</dfn>		0x00000010	/* collision seen */</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_OWINCOLL" data-ref="_M/VGE_TDSTS_OWINCOLL">VGE_TDSTS_OWINCOLL</dfn>	0x00000020	/* out of window collision */</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_OWT" data-ref="_M/VGE_TDSTS_OWT">VGE_TDSTS_OWT</dfn>		0x00000040	/* jumbo frame tx abort */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_EXCESSCOLL" data-ref="_M/VGE_TDSTS_EXCESSCOLL">VGE_TDSTS_EXCESSCOLL</dfn>	0x00000080	/* TX aborted, excess colls */</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_HBEATFAIL" data-ref="_M/VGE_TDSTS_HBEATFAIL">VGE_TDSTS_HBEATFAIL</dfn>	0x00000100	/* heartbeat detect failed */</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_CARRLOSS" data-ref="_M/VGE_TDSTS_CARRLOSS">VGE_TDSTS_CARRLOSS</dfn>	0x00000200	/* carrier sense lost */</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_SHUTDOWN" data-ref="_M/VGE_TDSTS_SHUTDOWN">VGE_TDSTS_SHUTDOWN</dfn>	0x00000400	/* shutdown during TX */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_LINKFAIL" data-ref="_M/VGE_TDSTS_LINKFAIL">VGE_TDSTS_LINKFAIL</dfn>	0x00001000	/* link fail during TX */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_GMII" data-ref="_M/VGE_TDSTS_GMII">VGE_TDSTS_GMII</dfn>		0x00002000	/* GMII transmission */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_FDX" data-ref="_M/VGE_TDSTS_FDX">VGE_TDSTS_FDX</dfn>		0x00004000	/* full duplex transmit */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_TXERR" data-ref="_M/VGE_TDSTS_TXERR">VGE_TDSTS_TXERR</dfn>		0x00008000	/* error occurred */</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_SEGSIZE" data-ref="_M/VGE_TDSTS_SEGSIZE">VGE_TDSTS_SEGSIZE</dfn>	0x3FFF0000	/* TCP large send size */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/VGE_TDSTS_OWN" data-ref="_M/VGE_TDSTS_OWN">VGE_TDSTS_OWN</dfn>		0x80000000	/* own bit */</u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_VLANID" data-ref="_M/VGE_TDCTL_VLANID">VGE_TDCTL_VLANID</dfn>	0x00000FFF	/* VLAN ID */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_CFI" data-ref="_M/VGE_TDCTL_CFI">VGE_TDCTL_CFI</dfn>		0x00001000	/* VLAN CFI bit */</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_PRIO" data-ref="_M/VGE_TDCTL_PRIO">VGE_TDCTL_PRIO</dfn>		0x0000E000	/* VLAN prio bits */</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_NOCRC" data-ref="_M/VGE_TDCTL_NOCRC">VGE_TDCTL_NOCRC</dfn>		0x00010000	/* disable CRC generation */</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_JUMBO" data-ref="_M/VGE_TDCTL_JUMBO">VGE_TDCTL_JUMBO</dfn>		0x00020000	/* jumbo frame */</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_TCPCSUM" data-ref="_M/VGE_TDCTL_TCPCSUM">VGE_TDCTL_TCPCSUM</dfn>	0x00040000	/* do TCP hw checksum */</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_UDPCSUM" data-ref="_M/VGE_TDCTL_UDPCSUM">VGE_TDCTL_UDPCSUM</dfn>	0x00080000	/* do UDP hw checksum */</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_IPCSUM" data-ref="_M/VGE_TDCTL_IPCSUM">VGE_TDCTL_IPCSUM</dfn>	0x00100000	/* do IP hw checksum */</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_VTAG" data-ref="_M/VGE_TDCTL_VTAG">VGE_TDCTL_VTAG</dfn>		0x00200000	/* insert VLAN tag */</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_PRIO_INT" data-ref="_M/VGE_TDCTL_PRIO_INT">VGE_TDCTL_PRIO_INT</dfn>	0x00400000	/* priority int request */</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_TIC" data-ref="_M/VGE_TDCTL_TIC">VGE_TDCTL_TIC</dfn>		0x00800000	/* transfer int request */</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_TCPLSCTL" data-ref="_M/VGE_TDCTL_TCPLSCTL">VGE_TDCTL_TCPLSCTL</dfn>	0x03000000	/* TCP large send ctl */</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/VGE_TDCTL_FRAGCNT" data-ref="_M/VGE_TDCTL_FRAGCNT">VGE_TDCTL_FRAGCNT</dfn>	0xF0000000	/* number of frags used */</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/VGE_TD_LS_MOF" data-ref="_M/VGE_TD_LS_MOF">VGE_TD_LS_MOF</dfn>		0x00000000	/* middle of large send */</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/VGE_TD_LS_SOF" data-ref="_M/VGE_TD_LS_SOF">VGE_TD_LS_SOF</dfn>		0x01000000	/* start of large send */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/VGE_TD_LS_EOF" data-ref="_M/VGE_TD_LS_EOF">VGE_TD_LS_EOF</dfn>		0x02000000	/* end of large send */</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/VGE_TD_LS_NORM" data-ref="_M/VGE_TD_LS_NORM">VGE_TD_LS_NORM</dfn>		0x03000000	/* normal frame */</u></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><i>/* Receive DMA descriptors have a single fragment pointer. */</i></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><b>struct</b> <dfn class="type def" id="vge_rxdesc" title='vge_rxdesc' data-ref="vge_rxdesc" data-ref-filename="vge_rxdesc">vge_rxdesc</dfn> {</td></tr>
<tr><th id="646">646</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vge_rxdesc::rd_sts" title='vge_rxdesc::rd_sts' data-ref="vge_rxdesc::rd_sts" data-ref-filename="vge_rxdesc..rd_sts">rd_sts</dfn>;</td></tr>
<tr><th id="647">647</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vge_rxdesc::rd_ctl" title='vge_rxdesc::rd_ctl' data-ref="vge_rxdesc::rd_ctl" data-ref-filename="vge_rxdesc..rd_ctl">rd_ctl</dfn>;</td></tr>
<tr><th id="648">648</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vge_rxdesc::rd_addrlo" title='vge_rxdesc::rd_addrlo' data-ref="vge_rxdesc::rd_addrlo" data-ref-filename="vge_rxdesc..rd_addrlo">rd_addrlo</dfn>;</td></tr>
<tr><th id="649">649</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="vge_rxdesc::rd_addrhi" title='vge_rxdesc::rd_addrhi' data-ref="vge_rxdesc::rd_addrhi" data-ref-filename="vge_rxdesc..rd_addrhi">rd_addrhi</dfn>;</td></tr>
<tr><th id="650">650</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="vge_rxdesc::rd_buflen" title='vge_rxdesc::rd_buflen' data-ref="vge_rxdesc::rd_buflen" data-ref-filename="vge_rxdesc..rd_buflen">rd_buflen</dfn>;</td></tr>
<tr><th id="651">651</th><td>};</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i>/*</i></td></tr>
<tr><th id="654">654</th><td><i> * Like the TX descriptor, the high bit in the buflen field in the</i></td></tr>
<tr><th id="655">655</th><td><i> * RX descriptor has special meaning. This bit controls whether or</i></td></tr>
<tr><th id="656">656</th><td><i> * not interrupts are generated for this descriptor.</i></td></tr>
<tr><th id="657">657</th><td><i> */</i></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/VGE_RXDESC_I" data-ref="_M/VGE_RXDESC_I">VGE_RXDESC_I</dfn>		0x8000</u></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_VIDM" data-ref="_M/VGE_RDSTS_VIDM">VGE_RDSTS_VIDM</dfn>		0x00000001	/* VLAN tag filter miss */</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_CRCERR" data-ref="_M/VGE_RDSTS_CRCERR">VGE_RDSTS_CRCERR</dfn>	0x00000002	/* bad CRC error */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_FAERR" data-ref="_M/VGE_RDSTS_FAERR">VGE_RDSTS_FAERR</dfn>		0x00000004	/* frame alignment error */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_CSUMERR" data-ref="_M/VGE_RDSTS_CSUMERR">VGE_RDSTS_CSUMERR</dfn>	0x00000008	/* bad TCP/IP checksum */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_RLERR" data-ref="_M/VGE_RDSTS_RLERR">VGE_RDSTS_RLERR</dfn>		0x00000010	/* RX length error */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_SYMERR" data-ref="_M/VGE_RDSTS_SYMERR">VGE_RDSTS_SYMERR</dfn>	0x00000020	/* PCS symbol error */</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_SNTAG" data-ref="_M/VGE_RDSTS_SNTAG">VGE_RDSTS_SNTAG</dfn>		0x00000040	/* RX'ed tagged SNAP pkt */</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_DETAG" data-ref="_M/VGE_RDSTS_DETAG">VGE_RDSTS_DETAG</dfn>		0x00000080	/* VLAN tag extracted */</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_BOUNDARY" data-ref="_M/VGE_RDSTS_BOUNDARY">VGE_RDSTS_BOUNDARY</dfn>	0x00000300	/* frame boundary bits */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_VTAG" data-ref="_M/VGE_RDSTS_VTAG">VGE_RDSTS_VTAG</dfn>		0x00000400	/* VLAN tag indicator */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_UCAST" data-ref="_M/VGE_RDSTS_UCAST">VGE_RDSTS_UCAST</dfn>		0x00000800	/* unicast frame */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_BCAST" data-ref="_M/VGE_RDSTS_BCAST">VGE_RDSTS_BCAST</dfn>		0x00001000	/* broadcast frame */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_MCAST" data-ref="_M/VGE_RDSTS_MCAST">VGE_RDSTS_MCAST</dfn>		0x00002000	/* multicast frame */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_PFT" data-ref="_M/VGE_RDSTS_PFT">VGE_RDSTS_PFT</dfn>		0x00004000	/* perfect filter hit */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_RXOK" data-ref="_M/VGE_RDSTS_RXOK">VGE_RDSTS_RXOK</dfn>		0x00008000	/* frame is good. */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_BUFSIZ" data-ref="_M/VGE_RDSTS_BUFSIZ">VGE_RDSTS_BUFSIZ</dfn>	0x3FFF0000	/* received frame len */</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_SHUTDOWN" data-ref="_M/VGE_RDSTS_SHUTDOWN">VGE_RDSTS_SHUTDOWN</dfn>	0x40000000	/* shutdown during RX */</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/VGE_RDSTS_OWN" data-ref="_M/VGE_RDSTS_OWN">VGE_RDSTS_OWN</dfn>		0x80000000	/* own bit. */</u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/VGE_RXPKT_ONEFRAG" data-ref="_M/VGE_RXPKT_ONEFRAG">VGE_RXPKT_ONEFRAG</dfn>	0x00000000	/* only one fragment */</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/VGE_RXPKT_EOF" data-ref="_M/VGE_RXPKT_EOF">VGE_RXPKT_EOF</dfn>		0x00000100	/* first frag in frame */</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/VGE_RXPKT_SOF" data-ref="_M/VGE_RXPKT_SOF">VGE_RXPKT_SOF</dfn>		0x00000200	/* last frag in frame */</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/VGE_RXPKT_MOF" data-ref="_M/VGE_RXPKT_MOF">VGE_RXPKT_MOF</dfn>		0x00000300	/* intermediate frag */</u></td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_VLANID" data-ref="_M/VGE_RDCTL_VLANID">VGE_RDCTL_VLANID</dfn>	0x0000FFFF	/* VLAN ID info */</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_UDPPKT" data-ref="_M/VGE_RDCTL_UDPPKT">VGE_RDCTL_UDPPKT</dfn>	0x00010000	/* UDP packet received */</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_TCPPKT" data-ref="_M/VGE_RDCTL_TCPPKT">VGE_RDCTL_TCPPKT</dfn>	0x00020000	/* TCP packet received */</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_IPPKT" data-ref="_M/VGE_RDCTL_IPPKT">VGE_RDCTL_IPPKT</dfn>		0x00040000	/* IP packet received */</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_UDPZERO" data-ref="_M/VGE_RDCTL_UDPZERO">VGE_RDCTL_UDPZERO</dfn>	0x00080000	/* pkt with UDP CSUM of 0 */</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_FRAG" data-ref="_M/VGE_RDCTL_FRAG">VGE_RDCTL_FRAG</dfn>		0x00100000	/* received IP frag */</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_PROTOCSUMOK" data-ref="_M/VGE_RDCTL_PROTOCSUMOK">VGE_RDCTL_PROTOCSUMOK</dfn>	0x00200000	/* TCP/UDP checksum ok */</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_IPCSUMOK" data-ref="_M/VGE_RDCTL_IPCSUMOK">VGE_RDCTL_IPCSUMOK</dfn>	0x00400000	/* IP checksum ok */</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/VGE_RDCTL_FILTIDX" data-ref="_M/VGE_RDCTL_FILTIDX">VGE_RDCTL_FILTIDX</dfn>	0x3C000000	/* interesting filter idx */</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#<span data-ppcond="45">endif</span> /* _IF_VGEREG_H_ */</u></td></tr>
<tr><th id="696">696</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_vge.c.html'>netbsd/sys/dev/pci/if_vge.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
