// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/31/2019 21:47:30"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module part2 (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|xCounter[8]~DUPLICATE_q ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \c0|w0|out~1_combout ;
wire \c0|w0|out~2_combout ;
wire \c0|w0|out~3_combout ;
wire \c0|w0|out~0_combout ;
wire \c0|w0|out~4_combout ;
wire \c0|Equal0~0_combout ;
wire \KEY[0]~input_o ;
wire \c0|c0|out~2_combout ;
wire \c0|c0|out~3_combout ;
wire \c0|c0|out~1_combout ;
wire \c0|c0|out[2]~DUPLICATE_q ;
wire \c0|c0|out~0_combout ;
wire \c0|current_state~13_combout ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \c0|set~combout ;
wire \c0|c2|out~4_combout ;
wire \c0|c2|out~5_combout ;
wire \c0|c2|out[1]~DUPLICATE_q ;
wire \c0|c2|out~3_combout ;
wire \c0|c2|Equal0~0_combout ;
wire \c0|c0|out[3]~DUPLICATE_q ;
wire \c0|Equal12~0_combout ;
wire \c0|c2|out~2_combout ;
wire \c0|c2|out~1_combout ;
wire \c0|c2|out~0_combout ;
wire \c0|c2|Equal0~1_combout ;
wire \c0|c1|out[4]~2_combout ;
wire \c0|c1|out~5_combout ;
wire \c0|c1|out~3_combout ;
wire \c0|c1|out[1]~DUPLICATE_q ;
wire \c0|c1|out~4_combout ;
wire \c0|c1|out[2]~DUPLICATE_q ;
wire \c0|c1|out[3]~DUPLICATE_q ;
wire \c0|current_state~17_combout ;
wire \c0|c30l|out~2_combout ;
wire \c0|c3|out~2_combout ;
wire \c0|logic_1|out~0_combout ;
wire \c0|logic_1|out~1_combout ;
wire \c0|logic_1|out~2_combout ;
wire \c0|logic_1|out~3_combout ;
wire \c0|logic_1|out[2]~DUPLICATE_q ;
wire \c0|logic_1|out[1]~DUPLICATE_q ;
wire \c0|c3|out[0]~1_combout ;
wire \c0|c3|out~3_combout ;
wire \c0|c3|out[1]~DUPLICATE_q ;
wire \c0|c3|out~0_combout ;
wire \c0|c3|Equal0~0_combout ;
wire \c0|c3|out~4_combout ;
wire \c0|c3|out[3]~DUPLICATE_q ;
wire \c0|c3|out~5_combout ;
wire \c0|c3|out~6_combout ;
wire \c0|c3|Equal0~1_combout ;
wire \c0|enable_logic30~0_combout ;
wire \c0|c30l|out[4]~1_combout ;
wire \c0|c30l|out~3_combout ;
wire \c0|c30l|out~4_combout ;
wire \c0|c30l|out[1]~DUPLICATE_q ;
wire \c0|c30l|out[2]~DUPLICATE_q ;
wire \c0|c30l|out~5_combout ;
wire \c0|c30l|out~0_combout ;
wire \c0|Equal2~0_combout ;
wire \c0|current_state~18_combout ;
wire \c0|current_state.S_LOGIC~q ;
wire \c0|current_state~21_combout ;
wire \c0|current_state.S_SWAP~q ;
wire \c0|WideOr21~combout ;
wire \c0|check_set~combout ;
wire \c0|current_state~20_combout ;
wire \c0|current_state.S_LOAD_REG~q ;
wire \c0|Selector2~0_combout ;
wire \c0|Selector2~1_combout ;
wire \c0|current_state.S_LOAD_PRESET~q ;
wire \c0|c1|out~0_combout ;
wire \c0|current_state~19_combout ;
wire \c0|current_state.S_LOAD_REG_WAIT~q ;
wire \c0|current_state~15_combout ;
wire \c0|current_state~16_combout ;
wire \c0|current_state.S_LOAD_XYC~q ;
wire \c0|current_state~14_combout ;
wire \c0|current_state.S_CYCLE_0~q ;
wire \c0|c1|out~6_combout ;
wire \c0|c1|out~1_combout ;
wire \d0|x[2]~0_combout ;
wire \d0|c0|out~5_combout ;
wire \d0|c0|out[2]~1_combout ;
wire \d0|c0|out~3_combout ;
wire \d0|c0|Add0~0_combout ;
wire \d0|c0|out~2_combout ;
wire \d0|c0|Equal0~0_combout ;
wire \d0|c0|out~0_combout ;
wire \d0|c0|out~4_combout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \c0|c2|out[5]~DUPLICATE_q ;
wire \c0|c2|out[3]~DUPLICATE_q ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|user_input_translator|Add1~6 ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \c0|ld_c~combout ;
wire \c0|c2|out[2]~DUPLICATE_q ;
wire \~GND~combout ;
wire \c0|address~0_combout ;
wire \c0|address[0]~1_combout ;
wire \c0|address[1]~2_combout ;
wire \c0|address[2]~3_combout ;
wire \c0|address[3]~4_combout ;
wire \c0|address[4]~5_combout ;
wire \c0|comb~3_combout ;
wire \c0|comb~2_combout ;
wire \c0|preset_state.P_SPACE_3455~combout ;
wire \c0|WideOr15~0_combout ;
wire \c0|Selector18~0_combout ;
wire \c0|data_write~1_combout ;
wire \c0|Selector17~0_combout ;
wire \c0|comb~4_combout ;
wire \c0|preset_state.P_GLIDE_3494~combout ;
wire \c0|Selector14~0_combout ;
wire \c0|Selector15~0_combout ;
wire \c0|Selector15~1_combout ;
wire \c0|Selector16~0_combout ;
wire \c0|data_write~3_combout ;
wire \c0|Selector15~2_combout ;
wire \c0|data_write~2_combout ;
wire \c0|Selector14~1_combout ;
wire \d0|Mux0~14_combout ;
wire \d0|Mux0~10_combout ;
wire \d0|c~2_combout ;
wire \d0|c~0_combout ;
wire \d0|c~1_combout ;
wire \c0|comb~0_combout ;
wire \c0|preset_state.P_TUMBLE~0_combout ;
wire \c0|preset_state.P_TUMBLE_3468~combout ;
wire \c0|WideOr9~0_combout ;
wire \c0|Selector19~0_combout ;
wire \c0|preset_state.P_EXPLODE~0_combout ;
wire \c0|comb~1_combout ;
wire \c0|preset_state.P_EXPLODE_3481~combout ;
wire \c0|Selector20~0_combout ;
wire \c0|Selector20~1_combout ;
wire \c0|Selector21~0_combout ;
wire \c0|Selector21~1_combout ;
wire \c0|data_write~0_combout ;
wire \c0|Selector22~0_combout ;
wire \d0|Mux0~2_combout ;
wire \d0|Mux0~3_combout ;
wire \d0|Mux0~1_combout ;
wire \d0|Mux0~0_combout ;
wire \d0|Mux0~4_combout ;
wire \d0|Mux0~6_combout ;
wire \d0|Mux0~5_combout ;
wire \d0|Mux0~7_combout ;
wire \d0|Mux0~8_combout ;
wire \d0|Mux0~9_combout ;
wire \d0|c~3_combout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|controller|xCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \d0|c ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [9:0] \VGA|controller|yCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [39:0] \c0|r0|altsyncram_component|auto_generated|q_a ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [4:0] \c0|c1|out ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;
wire [6:0] \d0|y ;
wire [7:0] \d0|x ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [5:0] \c0|c2|out ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [3:0] \c0|c0|out ;
wire [4:0] \c0|w0|out ;
wire [4:0] \c0|c30l|out ;
wire [5:0] \c0|c3|out ;
wire [4:0] \d0|c0|out ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [3:0] \c0|logic_1|out ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [19:0] \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \c0|r0|altsyncram_component|auto_generated|q_a [4] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \c0|r0|altsyncram_component|auto_generated|q_a [5] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \c0|r0|altsyncram_component|auto_generated|q_a [6] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \c0|r0|altsyncram_component|auto_generated|q_a [7] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \c0|r0|altsyncram_component|auto_generated|q_a [16] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \c0|r0|altsyncram_component|auto_generated|q_a [17] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \c0|r0|altsyncram_component|auto_generated|q_a [18] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \c0|r0|altsyncram_component|auto_generated|q_a [19] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \c0|r0|altsyncram_component|auto_generated|q_a [20] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \c0|r0|altsyncram_component|auto_generated|q_a [21] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];
assign \c0|r0|altsyncram_component|auto_generated|q_a [22] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [10];
assign \c0|r0|altsyncram_component|auto_generated|q_a [23] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [11];
assign \c0|r0|altsyncram_component|auto_generated|q_a [24] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [12];
assign \c0|r0|altsyncram_component|auto_generated|q_a [25] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [13];
assign \c0|r0|altsyncram_component|auto_generated|q_a [26] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [14];
assign \c0|r0|altsyncram_component|auto_generated|q_a [27] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [15];
assign \c0|r0|altsyncram_component|auto_generated|q_a [28] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [16];
assign \c0|r0|altsyncram_component|auto_generated|q_a [29] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [17];
assign \c0|r0|altsyncram_component|auto_generated|q_a [30] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [18];
assign \c0|r0|altsyncram_component|auto_generated|q_a [31] = \c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [19];

assign \c0|r0|altsyncram_component|auto_generated|q_a [0] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \c0|r0|altsyncram_component|auto_generated|q_a [1] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \c0|r0|altsyncram_component|auto_generated|q_a [2] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \c0|r0|altsyncram_component|auto_generated|q_a [3] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \c0|r0|altsyncram_component|auto_generated|q_a [8] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \c0|r0|altsyncram_component|auto_generated|q_a [9] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \c0|r0|altsyncram_component|auto_generated|q_a [10] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \c0|r0|altsyncram_component|auto_generated|q_a [11] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \c0|r0|altsyncram_component|auto_generated|q_a [12] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \c0|r0|altsyncram_component|auto_generated|q_a [13] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \c0|r0|altsyncram_component|auto_generated|q_a [14] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \c0|r0|altsyncram_component|auto_generated|q_a [15] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \c0|r0|altsyncram_component|auto_generated|q_a [32] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \c0|r0|altsyncram_component|auto_generated|q_a [33] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \c0|r0|altsyncram_component|auto_generated|q_a [34] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \c0|r0|altsyncram_component|auto_generated|q_a [35] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \c0|r0|altsyncram_component|auto_generated|q_a [36] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \c0|r0|altsyncram_component|auto_generated|q_a [37] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \c0|r0|altsyncram_component|auto_generated|q_a [38] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \c0|r0|altsyncram_component|auto_generated|q_a [39] = \c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N30
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N32
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N33
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N36
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N38
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N39
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N41
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N42
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N43
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N45
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N48
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N50
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N51
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N54
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N57
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N59
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N6
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [3] & ( (\VGA|controller|xCounter[8]~DUPLICATE_q  & (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [4] & !\VGA|controller|xCounter [7]))) ) )

	.dataa(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000001000100;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N49
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N15
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [1] & (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [5] & !\VGA|controller|xCounter[6]~DUPLICATE_q )))

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(!\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h1000100010001000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N27
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h0000000005050505;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N56
dffeas \VGA|controller|xCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N12
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [3] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [3] & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])) # 
// (\VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h010F010F0F0F0F0F;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [5] & ( \VGA|controller|xCounter [7] & ( ((!\VGA|controller|xCounter [9]) # ((\VGA|controller|xCounter [6] & \VGA|controller|VGA_HS1~0_combout ))) # (\VGA|controller|xCounter[8]~DUPLICATE_q ) 
// ) ) ) # ( !\VGA|controller|xCounter [5] & ( \VGA|controller|xCounter [7] & ( ((!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|VGA_HS1~0_combout ))) # (\VGA|controller|xCounter[8]~DUPLICATE_q ) ) ) ) # ( 
// \VGA|controller|xCounter [5] & ( !\VGA|controller|xCounter [7] ) ) # ( !\VGA|controller|xCounter [5] & ( !\VGA|controller|xCounter [7] ) )

	.dataa(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|VGA_HS1~0_combout ),
	.datae(!\VGA|controller|xCounter [5]),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFDDDDDDF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N2
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N4
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N7
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N11
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N13
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N16
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N22
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N18
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [6] & ( (!\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [7] & \VGA|controller|yCounter [9]))) ) )

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0080008000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N57
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [4] & ( (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [2] & (!\VGA|controller|yCounter [0] & !\VGA|controller|yCounter [1]))) ) )

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h1000100000000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N24
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|xCounter [2] & (\VGA|controller|Equal0~0_combout  & (\VGA|controller|always1~1_combout  & \VGA|controller|always1~2_combout ))) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|Equal0~0_combout ),
	.datac(!\VGA|controller|always1~1_combout ),
	.datad(!\VGA|controller|always1~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N1
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N54
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( !\VGA|controller|yCounter [4] & ( (\VGA|controller|yCounter [2] & \VGA|controller|yCounter [3]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0303030300000000;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N21
cyclonev_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [7])) ) )

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .extended_lut = "off";
defparam \VGA|controller|LessThan5~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N48
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|always1~0_combout  & ( \VGA|controller|LessThan5~0_combout  & ( (!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter [0])) # (\VGA|controller|yCounter [9]) ) ) ) # ( 
// !\VGA|controller|always1~0_combout  & ( \VGA|controller|LessThan5~0_combout  ) ) # ( \VGA|controller|always1~0_combout  & ( !\VGA|controller|LessThan5~0_combout  ) ) # ( !\VGA|controller|always1~0_combout  & ( !\VGA|controller|LessThan5~0_combout  ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(gnd),
	.datae(!\VGA|controller|always1~0_combout ),
	.dataf(!\VGA|controller|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'hFFFFFFFFFFFF9F9F;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N49
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N52
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N9
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|xCounter [9] & (!\VGA|controller|yCounter [9] & !\VGA|controller|LessThan5~0_combout )) ) ) # ( !\VGA|controller|xCounter [7] & ( (!\VGA|controller|yCounter [9] & 
// (!\VGA|controller|LessThan5~0_combout  & ((!\VGA|controller|xCounter[8]~DUPLICATE_q ) # (!\VGA|controller|xCounter [9])))) ) )

	.dataa(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(!\VGA|controller|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hE000E000C000C000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N10
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N4
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \c0|w0|out~1 (
// Equation(s):
// \c0|w0|out~1_combout  = ( \c0|w0|out [1] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [0] & ((!\c0|w0|out [3]) # ((!\c0|w0|out [2]) # (!\c0|w0|out [4])))) ) ) ) # ( !\c0|w0|out [1] & ( \c0|current_state.S_LOAD_PRESET~q  & ( \c0|w0|out [0] ) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [0]),
	.datad(!\c0|w0|out [4]),
	.datae(!\c0|w0|out [1]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~1 .extended_lut = "off";
defparam \c0|w0|out~1 .lut_mask = 64'h000000000F0FF0E0;
defparam \c0|w0|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N8
dffeas \c0|w0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[1] .is_wysiwyg = "true";
defparam \c0|w0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \c0|w0|out~2 (
// Equation(s):
// \c0|w0|out~2_combout  = ( \c0|w0|out [4] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [3]) # ((!\c0|w0|out [2]) # (!\c0|w0|out [1])) ) ) ) # ( !\c0|w0|out [4] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|w0|out [3] & (\c0|w0|out [2] & 
// (\c0|w0|out [0] & \c0|w0|out [1]))) ) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [0]),
	.datad(!\c0|w0|out [1]),
	.datae(!\c0|w0|out [4]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~2 .extended_lut = "off";
defparam \c0|w0|out~2 .lut_mask = 64'h000000000001FFEE;
defparam \c0|w0|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N14
dffeas \c0|w0|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[4] .is_wysiwyg = "true";
defparam \c0|w0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \c0|w0|out~3 (
// Equation(s):
// \c0|w0|out~3_combout  = ( \c0|w0|out [2] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [1]) # ((!\c0|w0|out [0] & ((!\c0|w0|out [4]) # (!\c0|w0|out [3])))) ) ) ) # ( !\c0|w0|out [2] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|w0|out [0] & 
// \c0|w0|out [1]) ) ) )

	.dataa(!\c0|w0|out [0]),
	.datab(!\c0|w0|out [4]),
	.datac(!\c0|w0|out [3]),
	.datad(!\c0|w0|out [1]),
	.datae(!\c0|w0|out [2]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~3 .extended_lut = "off";
defparam \c0|w0|out~3 .lut_mask = 64'h000000000055FFA8;
defparam \c0|w0|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N56
dffeas \c0|w0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[2] .is_wysiwyg = "true";
defparam \c0|w0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \c0|w0|out~0 (
// Equation(s):
// \c0|w0|out~0_combout  = ( !\c0|w0|out [0] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [2]) # ((!\c0|w0|out [1]) # ((!\c0|w0|out [3]) # (!\c0|w0|out [4]))) ) ) )

	.dataa(!\c0|w0|out [2]),
	.datab(!\c0|w0|out [1]),
	.datac(!\c0|w0|out [3]),
	.datad(!\c0|w0|out [4]),
	.datae(!\c0|w0|out [0]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~0 .extended_lut = "off";
defparam \c0|w0|out~0 .lut_mask = 64'h00000000FFFE0000;
defparam \c0|w0|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N26
dffeas \c0|w0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[0] .is_wysiwyg = "true";
defparam \c0|w0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \c0|w0|out~4 (
// Equation(s):
// \c0|w0|out~4_combout  = ( \c0|w0|out [3] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [1]) # ((!\c0|w0|out [2]) # ((!\c0|w0|out [0] & !\c0|w0|out [4]))) ) ) ) # ( !\c0|w0|out [3] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|w0|out [0] & 
// (\c0|w0|out [1] & \c0|w0|out [2])) ) ) )

	.dataa(!\c0|w0|out [0]),
	.datab(!\c0|w0|out [1]),
	.datac(!\c0|w0|out [2]),
	.datad(!\c0|w0|out [4]),
	.datae(!\c0|w0|out [3]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|w0|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|w0|out~4 .extended_lut = "off";
defparam \c0|w0|out~4 .lut_mask = 64'h000000000101FEFC;
defparam \c0|w0|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N2
dffeas \c0|w0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|w0|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|w0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|w0|out[3] .is_wysiwyg = "true";
defparam \c0|w0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \c0|Equal0~0 (
// Equation(s):
// \c0|Equal0~0_combout  = ( !\c0|w0|out [0] & ( (\c0|w0|out [3] & (\c0|w0|out [2] & (\c0|w0|out [1] & \c0|w0|out [4]))) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [1]),
	.datad(!\c0|w0|out [4]),
	.datae(gnd),
	.dataf(!\c0|w0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Equal0~0 .extended_lut = "off";
defparam \c0|Equal0~0 .lut_mask = 64'h0001000100000000;
defparam \c0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \c0|c0|out~2 (
// Equation(s):
// \c0|c0|out~2_combout  = (\c0|current_state.S_CYCLE_0~q  & !\c0|c0|out [0])

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c0|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~2 .extended_lut = "off";
defparam \c0|c0|out~2 .lut_mask = 64'h5500550055005500;
defparam \c0|c0|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N32
dffeas \c0|c0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[0] .is_wysiwyg = "true";
defparam \c0|c0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \c0|c0|out~3 (
// Equation(s):
// \c0|c0|out~3_combout  = (\c0|current_state.S_CYCLE_0~q  & (!\c0|c0|out [0] $ (!\c0|c0|out [1])))

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|c0|out [0]),
	.datac(gnd),
	.datad(!\c0|c0|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~3 .extended_lut = "off";
defparam \c0|c0|out~3 .lut_mask = 64'h1144114411441144;
defparam \c0|c0|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N16
dffeas \c0|c0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[1] .is_wysiwyg = "true";
defparam \c0|c0|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N14
dffeas \c0|c0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[2] .is_wysiwyg = "true";
defparam \c0|c0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \c0|c0|out~1 (
// Equation(s):
// \c0|c0|out~1_combout  = (\c0|current_state.S_CYCLE_0~q  & (!\c0|c0|out [2] $ (((!\c0|c0|out [0]) # (!\c0|c0|out [1])))))

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|c0|out [0]),
	.datac(!\c0|c0|out [1]),
	.datad(!\c0|c0|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~1 .extended_lut = "off";
defparam \c0|c0|out~1 .lut_mask = 64'h0154015401540154;
defparam \c0|c0|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \c0|c0|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c0|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \c0|c0|out~0 (
// Equation(s):
// \c0|c0|out~0_combout  = ( \c0|c0|out[2]~DUPLICATE_q  & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c0|out [3] $ (((!\c0|c0|out [1]) # (!\c0|c0|out [0]))))) ) ) # ( !\c0|c0|out[2]~DUPLICATE_q  & ( (\c0|current_state.S_CYCLE_0~q  & \c0|c0|out [3]) ) )

	.dataa(!\c0|c0|out [1]),
	.datab(!\c0|c0|out [0]),
	.datac(!\c0|current_state.S_CYCLE_0~q ),
	.datad(!\c0|c0|out [3]),
	.datae(gnd),
	.dataf(!\c0|c0|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c0|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c0|out~0 .extended_lut = "off";
defparam \c0|c0|out~0 .lut_mask = 64'h000F000F010E010E;
defparam \c0|c0|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N59
dffeas \c0|c0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[3] .is_wysiwyg = "true";
defparam \c0|c0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \c0|current_state~13 (
// Equation(s):
// \c0|current_state~13_combout  = ( \c0|c0|out [2] & ( (!\c0|current_state.S_CYCLE_0~q ) # ((\c0|c0|out [1] & (\c0|c0|out [0] & \c0|c0|out [3]))) ) ) # ( !\c0|c0|out [2] & ( !\c0|current_state.S_CYCLE_0~q  ) )

	.dataa(!\c0|c0|out [1]),
	.datab(!\c0|c0|out [0]),
	.datac(!\c0|current_state.S_CYCLE_0~q ),
	.datad(!\c0|c0|out [3]),
	.datae(gnd),
	.dataf(!\c0|c0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~13 .extended_lut = "off";
defparam \c0|current_state~13 .lut_mask = 64'hF0F0F0F0F0F1F0F1;
defparam \c0|current_state~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \c0|set (
// Equation(s):
// \c0|set~combout  = ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\KEY[3]~input_o  & (\KEY[2]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|set~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|set .extended_lut = "off";
defparam \c0|set .lut_mask = 64'h1000000000000000;
defparam \c0|set .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N4
dffeas \c0|c2|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[1] .is_wysiwyg = "true";
defparam \c0|c2|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N42
cyclonev_lcell_comb \c0|c2|out~4 (
// Equation(s):
// \c0|c2|out~4_combout  = ( \c0|current_state.S_CYCLE_0~q  & ( !\c0|c2|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c2|out [0]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_CYCLE_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~4 .extended_lut = "off";
defparam \c0|c2|out~4 .lut_mask = 64'h00000000FF00FF00;
defparam \c0|c2|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N43
dffeas \c0|c2|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[0] .is_wysiwyg = "true";
defparam \c0|c2|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N3
cyclonev_lcell_comb \c0|c2|out~5 (
// Equation(s):
// \c0|c2|out~5_combout  = ( \c0|c2|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & !\c0|c2|out [1]) ) ) # ( !\c0|c2|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & \c0|c2|out [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|current_state.S_CYCLE_0~q ),
	.datad(!\c0|c2|out [1]),
	.datae(gnd),
	.dataf(!\c0|c2|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~5 .extended_lut = "off";
defparam \c0|c2|out~5 .lut_mask = 64'h000F000F0F000F00;
defparam \c0|c2|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N5
dffeas \c0|c2|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \c0|c2|out~3 (
// Equation(s):
// \c0|c2|out~3_combout  = ( \c0|c2|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c2|out[1]~DUPLICATE_q  $ (!\c0|c2|out [2]))) ) ) # ( !\c0|c2|out [0] & ( (\c0|current_state.S_CYCLE_0~q  & \c0|c2|out [2]) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_CYCLE_0~q ),
	.datac(!\c0|c2|out[1]~DUPLICATE_q ),
	.datad(!\c0|c2|out [2]),
	.datae(gnd),
	.dataf(!\c0|c2|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~3 .extended_lut = "off";
defparam \c0|c2|out~3 .lut_mask = 64'h0033003303300330;
defparam \c0|c2|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \c0|c2|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[2] .is_wysiwyg = "true";
defparam \c0|c2|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N15
cyclonev_lcell_comb \c0|c2|Equal0~0 (
// Equation(s):
// \c0|c2|Equal0~0_combout  = ( \c0|c2|out [1] & ( (\c0|c2|out [2] & \c0|c2|out [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c2|out [2]),
	.datad(!\c0|c2|out [0]),
	.datae(gnd),
	.dataf(!\c0|c2|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|Equal0~0 .extended_lut = "off";
defparam \c0|c2|Equal0~0 .lut_mask = 64'h00000000000F000F;
defparam \c0|c2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N58
dffeas \c0|c0|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c0|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c0|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c0|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c0|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \c0|Equal12~0 (
// Equation(s):
// \c0|Equal12~0_combout  = ( \c0|c0|out [2] & ( (\c0|c0|out [1] & (\c0|c0|out [0] & \c0|c0|out[3]~DUPLICATE_q )) ) )

	.dataa(!\c0|c0|out [1]),
	.datab(!\c0|c0|out [0]),
	.datac(!\c0|c0|out[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|c0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Equal12~0 .extended_lut = "off";
defparam \c0|Equal12~0 .lut_mask = 64'h0000000001010101;
defparam \c0|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \c0|c2|out~2 (
// Equation(s):
// \c0|c2|out~2_combout  = ( \c0|c2|Equal0~1_combout  & ( (!\c0|c2|Equal0~0_combout  & (\c0|current_state.S_CYCLE_0~q  & \c0|c2|out [3])) ) ) # ( !\c0|c2|Equal0~1_combout  & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c2|Equal0~0_combout  $ (!\c0|c2|out [3]))) 
// ) )

	.dataa(gnd),
	.datab(!\c0|c2|Equal0~0_combout ),
	.datac(!\c0|current_state.S_CYCLE_0~q ),
	.datad(!\c0|c2|out [3]),
	.datae(gnd),
	.dataf(!\c0|c2|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~2 .extended_lut = "off";
defparam \c0|c2|out~2 .lut_mask = 64'h030C030C000C000C;
defparam \c0|c2|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N38
dffeas \c0|c2|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[3] .is_wysiwyg = "true";
defparam \c0|c2|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \c0|c2|out~1 (
// Equation(s):
// \c0|c2|out~1_combout  = ( \c0|c2|Equal0~0_combout  & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c2|out [3] $ (!\c0|c2|out [4]))) ) ) # ( !\c0|c2|Equal0~0_combout  & ( (\c0|current_state.S_CYCLE_0~q  & \c0|c2|out [4]) ) )

	.dataa(!\c0|c2|out [3]),
	.datab(gnd),
	.datac(!\c0|current_state.S_CYCLE_0~q ),
	.datad(!\c0|c2|out [4]),
	.datae(gnd),
	.dataf(!\c0|c2|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~1 .extended_lut = "off";
defparam \c0|c2|out~1 .lut_mask = 64'h000F000F050A050A;
defparam \c0|c2|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N1
dffeas \c0|c2|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[4] .is_wysiwyg = "true";
defparam \c0|c2|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \c0|c2|out~0 (
// Equation(s):
// \c0|c2|out~0_combout  = ( \c0|c2|out [4] & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c2|out [5] $ (((!\c0|c2|out [3]) # (!\c0|c2|Equal0~0_combout ))))) ) ) # ( !\c0|c2|out [4] & ( (\c0|current_state.S_CYCLE_0~q  & (\c0|c2|out [5] & 
// ((!\c0|c2|Equal0~0_combout ) # (\c0|c2|out [3])))) ) )

	.dataa(!\c0|c2|out [3]),
	.datab(!\c0|c2|Equal0~0_combout ),
	.datac(!\c0|current_state.S_CYCLE_0~q ),
	.datad(!\c0|c2|out [5]),
	.datae(gnd),
	.dataf(!\c0|c2|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|out~0 .extended_lut = "off";
defparam \c0|c2|out~0 .lut_mask = 64'h000D000D010E010E;
defparam \c0|c2|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \c0|c2|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[5] .is_wysiwyg = "true";
defparam \c0|c2|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \c0|c2|Equal0~1 (
// Equation(s):
// \c0|c2|Equal0~1_combout  = ( !\c0|c2|out [4] & ( (!\c0|c2|out [3] & \c0|c2|out [5]) ) )

	.dataa(!\c0|c2|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c2|out [5]),
	.datae(gnd),
	.dataf(!\c0|c2|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c2|Equal0~1 .extended_lut = "off";
defparam \c0|c2|Equal0~1 .lut_mask = 64'h00AA00AA00000000;
defparam \c0|c2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \c0|c1|out[4]~2 (
// Equation(s):
// \c0|c1|out[4]~2_combout  = ( \c0|c2|Equal0~1_combout  & ( (!\c0|current_state.S_CYCLE_0~q ) # ((\c0|c2|Equal0~0_combout  & \c0|Equal12~0_combout )) ) ) # ( !\c0|c2|Equal0~1_combout  & ( !\c0|current_state.S_CYCLE_0~q  ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(gnd),
	.datac(!\c0|c2|Equal0~0_combout ),
	.datad(!\c0|Equal12~0_combout ),
	.datae(gnd),
	.dataf(!\c0|c2|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out[4]~2 .extended_lut = "off";
defparam \c0|c1|out[4]~2 .lut_mask = 64'hAAAAAAAAAAAFAAAF;
defparam \c0|c1|out[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N44
dffeas \c0|c1|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[2] .is_wysiwyg = "true";
defparam \c0|c1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \c0|c1|out~5 (
// Equation(s):
// \c0|c1|out~5_combout  = ( \c0|c1|out [1] & ( \c0|c1|out [2] & ( (!\c0|c1|out [0] & (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c1|out [3]) # (!\c0|c1|out [4])))) ) ) ) # ( !\c0|c1|out [1] & ( \c0|c1|out [2] & ( (\c0|c1|out [0] & \c0|current_state.S_CYCLE_0~q 
// ) ) ) ) # ( \c0|c1|out [1] & ( !\c0|c1|out [2] & ( (!\c0|c1|out [0] & \c0|current_state.S_CYCLE_0~q ) ) ) ) # ( !\c0|c1|out [1] & ( !\c0|c1|out [2] & ( (\c0|c1|out [0] & \c0|current_state.S_CYCLE_0~q ) ) ) )

	.dataa(!\c0|c1|out [0]),
	.datab(!\c0|current_state.S_CYCLE_0~q ),
	.datac(!\c0|c1|out [3]),
	.datad(!\c0|c1|out [4]),
	.datae(!\c0|c1|out [1]),
	.dataf(!\c0|c1|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~5 .extended_lut = "off";
defparam \c0|c1|out~5 .lut_mask = 64'h1111222211112220;
defparam \c0|c1|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N26
dffeas \c0|c1|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[1] .is_wysiwyg = "true";
defparam \c0|c1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \c0|c1|out~3 (
// Equation(s):
// \c0|c1|out~3_combout  = ( \c0|c1|out [3] & ( \c0|c1|out [2] & ( (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c1|out [1]) # ((!\c0|c1|out [0] & !\c0|c1|out [4])))) ) ) ) # ( !\c0|c1|out [3] & ( \c0|c1|out [2] & ( (\c0|c1|out [1] & 
// (\c0|current_state.S_CYCLE_0~q  & \c0|c1|out [0])) ) ) ) # ( \c0|c1|out [3] & ( !\c0|c1|out [2] & ( \c0|current_state.S_CYCLE_0~q  ) ) )

	.dataa(!\c0|c1|out [1]),
	.datab(!\c0|current_state.S_CYCLE_0~q ),
	.datac(!\c0|c1|out [0]),
	.datad(!\c0|c1|out [4]),
	.datae(!\c0|c1|out [3]),
	.dataf(!\c0|c1|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~3 .extended_lut = "off";
defparam \c0|c1|out~3 .lut_mask = 64'h0000333301013222;
defparam \c0|c1|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N50
dffeas \c0|c1|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[3] .is_wysiwyg = "true";
defparam \c0|c1|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N25
dffeas \c0|c1|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c1|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \c0|c1|out~4 (
// Equation(s):
// \c0|c1|out~4_combout  = ( \c0|c1|out [2] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (!\c0|c1|out [0] & (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c1|out [3]) # (!\c0|c1|out [4])))) ) ) ) # ( !\c0|c1|out [2] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (\c0|c1|out [0] & 
// \c0|current_state.S_CYCLE_0~q ) ) ) ) # ( \c0|c1|out [2] & ( !\c0|c1|out[1]~DUPLICATE_q  & ( \c0|current_state.S_CYCLE_0~q  ) ) )

	.dataa(!\c0|c1|out [0]),
	.datab(!\c0|current_state.S_CYCLE_0~q ),
	.datac(!\c0|c1|out [3]),
	.datad(!\c0|c1|out [4]),
	.datae(!\c0|c1|out [2]),
	.dataf(!\c0|c1|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~4 .extended_lut = "off";
defparam \c0|c1|out~4 .lut_mask = 64'h0000333311112220;
defparam \c0|c1|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N43
dffeas \c0|c1|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c1|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N49
dffeas \c0|c1|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c1|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \c0|current_state~17 (
// Equation(s):
// \c0|current_state~17_combout  = ( \c0|c1|out [4] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (!\c0|c1|out [0] & (\c0|c1|out[2]~DUPLICATE_q  & (\c0|c1|out[3]~DUPLICATE_q  & \c0|current_state.S_CYCLE_0~q ))) ) ) )

	.dataa(!\c0|c1|out [0]),
	.datab(!\c0|c1|out[2]~DUPLICATE_q ),
	.datac(!\c0|c1|out[3]~DUPLICATE_q ),
	.datad(!\c0|current_state.S_CYCLE_0~q ),
	.datae(!\c0|c1|out [4]),
	.dataf(!\c0|c1|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~17 .extended_lut = "off";
defparam \c0|current_state~17 .lut_mask = 64'h0000000000000002;
defparam \c0|current_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \c0|c30l|out~2 (
// Equation(s):
// \c0|c30l|out~2_combout  = ( !\c0|c30l|out [1] & ( \c0|c30l|out [0] & ( \c0|current_state.S_LOGIC~q  ) ) ) # ( \c0|c30l|out [1] & ( !\c0|c30l|out [0] & ( (\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [4]) # ((!\c0|c30l|out [3]) # (!\c0|c30l|out [2])))) ) 
// ) )

	.dataa(!\c0|c30l|out [4]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|c30l|out [2]),
	.datae(!\c0|c30l|out [1]),
	.dataf(!\c0|c30l|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~2 .extended_lut = "off";
defparam \c0|c30l|out~2 .lut_mask = 64'h00000F0E0F0F0000;
defparam \c0|c30l|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \c0|c3|out~2 (
// Equation(s):
// \c0|c3|out~2_combout  = ( \c0|current_state.S_LOGIC~q  & ( !\c0|c3|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c3|out [0]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~2 .extended_lut = "off";
defparam \c0|c3|out~2 .lut_mask = 64'h00000000FF00FF00;
defparam \c0|c3|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \c0|logic_1|out~0 (
// Equation(s):
// \c0|logic_1|out~0_combout  = ( !\c0|logic_1|out [0] & ( \c0|current_state.S_LOGIC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c0|logic_1|out [0]),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~0 .extended_lut = "off";
defparam \c0|logic_1|out~0 .lut_mask = 64'h00000000FFFF0000;
defparam \c0|logic_1|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \c0|logic_1|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[0] .is_wysiwyg = "true";
defparam \c0|logic_1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \c0|logic_1|out~1 (
// Equation(s):
// \c0|logic_1|out~1_combout  = ( !\c0|logic_1|out [1] & ( \c0|logic_1|out [0] & ( \c0|current_state.S_LOGIC~q  ) ) ) # ( \c0|logic_1|out [1] & ( !\c0|logic_1|out [0] & ( \c0|current_state.S_LOGIC~q  ) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c0|logic_1|out [1]),
	.dataf(!\c0|logic_1|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~1 .extended_lut = "off";
defparam \c0|logic_1|out~1 .lut_mask = 64'h0000555555550000;
defparam \c0|logic_1|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \c0|logic_1|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[1] .is_wysiwyg = "true";
defparam \c0|logic_1|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \c0|logic_1|out~2 (
// Equation(s):
// \c0|logic_1|out~2_combout  = ( \c0|logic_1|out [2] & ( \c0|logic_1|out [0] & ( (\c0|current_state.S_LOGIC~q  & !\c0|logic_1|out [1]) ) ) ) # ( !\c0|logic_1|out [2] & ( \c0|logic_1|out [0] & ( (\c0|current_state.S_LOGIC~q  & \c0|logic_1|out [1]) ) ) ) # ( 
// \c0|logic_1|out [2] & ( !\c0|logic_1|out [0] & ( \c0|current_state.S_LOGIC~q  ) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(gnd),
	.datac(!\c0|logic_1|out [1]),
	.datad(gnd),
	.datae(!\c0|logic_1|out [2]),
	.dataf(!\c0|logic_1|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~2 .extended_lut = "off";
defparam \c0|logic_1|out~2 .lut_mask = 64'h0000555505055050;
defparam \c0|logic_1|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N41
dffeas \c0|logic_1|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[2] .is_wysiwyg = "true";
defparam \c0|logic_1|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \c0|logic_1|out~3 (
// Equation(s):
// \c0|logic_1|out~3_combout  = ( \c0|logic_1|out [3] & ( \c0|logic_1|out [0] & ( (\c0|current_state.S_LOGIC~q  & ((!\c0|logic_1|out [1]) # (!\c0|logic_1|out [2]))) ) ) ) # ( !\c0|logic_1|out [3] & ( \c0|logic_1|out [0] & ( (\c0|logic_1|out [1] & 
// (\c0|current_state.S_LOGIC~q  & \c0|logic_1|out [2])) ) ) ) # ( \c0|logic_1|out [3] & ( !\c0|logic_1|out [0] & ( \c0|current_state.S_LOGIC~q  ) ) )

	.dataa(gnd),
	.datab(!\c0|logic_1|out [1]),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|logic_1|out [2]),
	.datae(!\c0|logic_1|out [3]),
	.dataf(!\c0|logic_1|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|logic_1|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|logic_1|out~3 .extended_lut = "off";
defparam \c0|logic_1|out~3 .lut_mask = 64'h00000F0F00030F0C;
defparam \c0|logic_1|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \c0|logic_1|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[3] .is_wysiwyg = "true";
defparam \c0|logic_1|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N40
dffeas \c0|logic_1|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|logic_1|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N58
dffeas \c0|logic_1|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|logic_1|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|logic_1|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|logic_1|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|logic_1|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \c0|c3|out[0]~1 (
// Equation(s):
// \c0|c3|out[0]~1_combout  = ( \c0|current_state.S_LOGIC~q  & ( (!\c0|logic_1|out [3] & (!\c0|logic_1|out[2]~DUPLICATE_q  & (\c0|logic_1|out [0] & !\c0|logic_1|out[1]~DUPLICATE_q ))) ) ) # ( !\c0|current_state.S_LOGIC~q  )

	.dataa(!\c0|logic_1|out [3]),
	.datab(!\c0|logic_1|out[2]~DUPLICATE_q ),
	.datac(!\c0|logic_1|out [0]),
	.datad(!\c0|logic_1|out[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out[0]~1 .extended_lut = "off";
defparam \c0|c3|out[0]~1 .lut_mask = 64'hFFFFFFFF08000800;
defparam \c0|c3|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \c0|c3|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[0] .is_wysiwyg = "true";
defparam \c0|c3|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \c0|c3|out~3 (
// Equation(s):
// \c0|c3|out~3_combout  = ( \c0|current_state.S_LOGIC~q  & ( !\c0|c3|out [0] $ (!\c0|c3|out [1]) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c0|c3|out [1]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~3 .extended_lut = "off";
defparam \c0|c3|out~3 .lut_mask = 64'h0000000055AA55AA;
defparam \c0|c3|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \c0|c3|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[1] .is_wysiwyg = "true";
defparam \c0|c3|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N22
dffeas \c0|c3|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c3|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \c0|c3|out~0 (
// Equation(s):
// \c0|c3|out~0_combout  = ( \c0|c3|out[1]~DUPLICATE_q  & ( (\c0|current_state.S_LOGIC~q  & (!\c0|c3|out [0] $ (!\c0|c3|out [2]))) ) ) # ( !\c0|c3|out[1]~DUPLICATE_q  & ( (\c0|current_state.S_LOGIC~q  & \c0|c3|out [2]) ) )

	.dataa(!\c0|c3|out [0]),
	.datab(gnd),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|c3|out [2]),
	.datae(gnd),
	.dataf(!\c0|c3|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~0 .extended_lut = "off";
defparam \c0|c3|out~0 .lut_mask = 64'h000F000F050A050A;
defparam \c0|c3|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \c0|c3|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[2] .is_wysiwyg = "true";
defparam \c0|c3|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \c0|c3|Equal0~0 (
// Equation(s):
// \c0|c3|Equal0~0_combout  = ( \c0|c3|out [2] & ( (\c0|c3|out [0] & \c0|c3|out [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c3|out [0]),
	.datad(!\c0|c3|out [1]),
	.datae(gnd),
	.dataf(!\c0|c3|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|Equal0~0 .extended_lut = "off";
defparam \c0|c3|Equal0~0 .lut_mask = 64'h00000000000F000F;
defparam \c0|c3|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \c0|c3|out~4 (
// Equation(s):
// \c0|c3|out~4_combout  = (\c0|current_state.S_LOGIC~q  & ((!\c0|c3|Equal0~0_combout  & ((\c0|c3|out [3]))) # (\c0|c3|Equal0~0_combout  & (!\c0|c3|Equal0~1_combout  & !\c0|c3|out [3]))))

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(!\c0|c3|Equal0~0_combout ),
	.datac(!\c0|c3|Equal0~1_combout ),
	.datad(!\c0|c3|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~4 .extended_lut = "off";
defparam \c0|c3|out~4 .lut_mask = 64'h1044104410441044;
defparam \c0|c3|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N47
dffeas \c0|c3|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[3] .is_wysiwyg = "true";
defparam \c0|c3|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N46
dffeas \c0|c3|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c3|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \c0|c3|out~5 (
// Equation(s):
// \c0|c3|out~5_combout  = ( \c0|c3|out[3]~DUPLICATE_q  & ( (\c0|current_state.S_LOGIC~q  & (!\c0|c3|Equal0~0_combout  $ (!\c0|c3|out [4]))) ) ) # ( !\c0|c3|out[3]~DUPLICATE_q  & ( (\c0|current_state.S_LOGIC~q  & \c0|c3|out [4]) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(!\c0|c3|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\c0|c3|out [4]),
	.datae(gnd),
	.dataf(!\c0|c3|out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~5 .extended_lut = "off";
defparam \c0|c3|out~5 .lut_mask = 64'h0055005511441144;
defparam \c0|c3|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \c0|c3|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[4] .is_wysiwyg = "true";
defparam \c0|c3|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \c0|c3|out~6 (
// Equation(s):
// \c0|c3|out~6_combout  = ( \c0|c3|out[3]~DUPLICATE_q  & ( (\c0|current_state.S_LOGIC~q  & (!\c0|c3|out [5] $ (((!\c0|c3|Equal0~0_combout ) # (!\c0|c3|out [4]))))) ) ) # ( !\c0|c3|out[3]~DUPLICATE_q  & ( (\c0|current_state.S_LOGIC~q  & (\c0|c3|out [5] & 
// ((!\c0|c3|Equal0~0_combout ) # (\c0|c3|out [4])))) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(!\c0|c3|Equal0~0_combout ),
	.datac(!\c0|c3|out [4]),
	.datad(!\c0|c3|out [5]),
	.datae(gnd),
	.dataf(!\c0|c3|out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|out~6 .extended_lut = "off";
defparam \c0|c3|out~6 .lut_mask = 64'h0045004501540154;
defparam \c0|c3|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \c0|c3|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c3|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c3|out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c3|out[5] .is_wysiwyg = "true";
defparam \c0|c3|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \c0|c3|Equal0~1 (
// Equation(s):
// \c0|c3|Equal0~1_combout  = ( \c0|c3|out [5] & ( (!\c0|c3|out [3] & !\c0|c3|out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|c3|out [3]),
	.datad(!\c0|c3|out [4]),
	.datae(gnd),
	.dataf(!\c0|c3|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c3|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c3|Equal0~1 .extended_lut = "off";
defparam \c0|c3|Equal0~1 .lut_mask = 64'h00000000F000F000;
defparam \c0|c3|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \c0|enable_logic30~0 (
// Equation(s):
// \c0|enable_logic30~0_combout  = ( !\c0|logic_1|out [3] & ( (\c0|logic_1|out [0] & (!\c0|logic_1|out[1]~DUPLICATE_q  & !\c0|logic_1|out[2]~DUPLICATE_q )) ) )

	.dataa(!\c0|logic_1|out [0]),
	.datab(gnd),
	.datac(!\c0|logic_1|out[1]~DUPLICATE_q ),
	.datad(!\c0|logic_1|out[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c0|logic_1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|enable_logic30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|enable_logic30~0 .extended_lut = "off";
defparam \c0|enable_logic30~0 .lut_mask = 64'h5000500000000000;
defparam \c0|enable_logic30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \c0|c30l|out[4]~1 (
// Equation(s):
// \c0|c30l|out[4]~1_combout  = ( \c0|enable_logic30~0_combout  & ( (!\c0|current_state.S_LOGIC~q ) # ((\c0|c3|Equal0~0_combout  & \c0|c3|Equal0~1_combout )) ) ) # ( !\c0|enable_logic30~0_combout  & ( !\c0|current_state.S_LOGIC~q  ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(!\c0|c3|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\c0|c3|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\c0|enable_logic30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out[4]~1 .extended_lut = "off";
defparam \c0|c30l|out[4]~1 .lut_mask = 64'hAAAAAAAAAABBAABB;
defparam \c0|c30l|out[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \c0|c30l|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[1] .is_wysiwyg = "true";
defparam \c0|c30l|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \c0|c30l|out~3 (
// Equation(s):
// \c0|c30l|out~3_combout  = ( \c0|c30l|out [2] & ( \c0|c30l|out [0] & ( (\c0|current_state.S_LOGIC~q  & !\c0|c30l|out [1]) ) ) ) # ( !\c0|c30l|out [2] & ( \c0|c30l|out [0] & ( (\c0|current_state.S_LOGIC~q  & \c0|c30l|out [1]) ) ) ) # ( \c0|c30l|out [2] & ( 
// !\c0|c30l|out [0] & ( (\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [3]) # ((!\c0|c30l|out [4]) # (!\c0|c30l|out [1])))) ) ) )

	.dataa(!\c0|current_state.S_LOGIC~q ),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|c30l|out [4]),
	.datad(!\c0|c30l|out [1]),
	.datae(!\c0|c30l|out [2]),
	.dataf(!\c0|c30l|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~3 .extended_lut = "off";
defparam \c0|c30l|out~3 .lut_mask = 64'h0000555400555500;
defparam \c0|c30l|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \c0|c30l|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[2] .is_wysiwyg = "true";
defparam \c0|c30l|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \c0|c30l|out~4 (
// Equation(s):
// \c0|c30l|out~4_combout  = ( \c0|c30l|out [3] & ( \c0|c30l|out [0] & ( (\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [2]) # (!\c0|c30l|out [1]))) ) ) ) # ( !\c0|c30l|out [3] & ( \c0|c30l|out [0] & ( (\c0|c30l|out [2] & (\c0|current_state.S_LOGIC~q  & 
// \c0|c30l|out [1])) ) ) ) # ( \c0|c30l|out [3] & ( !\c0|c30l|out [0] & ( (\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [4]) # ((!\c0|c30l|out [2]) # (!\c0|c30l|out [1])))) ) ) )

	.dataa(!\c0|c30l|out [4]),
	.datab(!\c0|c30l|out [2]),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|c30l|out [1]),
	.datae(!\c0|c30l|out [3]),
	.dataf(!\c0|c30l|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~4 .extended_lut = "off";
defparam \c0|c30l|out~4 .lut_mask = 64'h00000F0E00030F0C;
defparam \c0|c30l|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \c0|c30l|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[3] .is_wysiwyg = "true";
defparam \c0|c30l|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \c0|c30l|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c30l|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \c0|c30l|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c30l|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \c0|c30l|out~5 (
// Equation(s):
// \c0|c30l|out~5_combout  = ( \c0|c30l|out [4] & ( \c0|current_state.S_LOGIC~q  & ( (!\c0|c30l|out [3]) # ((!\c0|c30l|out[1]~DUPLICATE_q ) # (!\c0|c30l|out[2]~DUPLICATE_q )) ) ) ) # ( !\c0|c30l|out [4] & ( \c0|current_state.S_LOGIC~q  & ( (\c0|c30l|out [3] 
// & (\c0|c30l|out[1]~DUPLICATE_q  & (\c0|c30l|out[2]~DUPLICATE_q  & \c0|c30l|out [0]))) ) ) )

	.dataa(!\c0|c30l|out [3]),
	.datab(!\c0|c30l|out[1]~DUPLICATE_q ),
	.datac(!\c0|c30l|out[2]~DUPLICATE_q ),
	.datad(!\c0|c30l|out [0]),
	.datae(!\c0|c30l|out [4]),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~5 .extended_lut = "off";
defparam \c0|c30l|out~5 .lut_mask = 64'h000000000001FEFE;
defparam \c0|c30l|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N49
dffeas \c0|c30l|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[4] .is_wysiwyg = "true";
defparam \c0|c30l|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \c0|c30l|out~0 (
// Equation(s):
// \c0|c30l|out~0_combout  = ( !\c0|c30l|out [0] & ( \c0|c30l|out[2]~DUPLICATE_q  & ( (\c0|current_state.S_LOGIC~q  & ((!\c0|c30l|out [4]) # ((!\c0|c30l|out [3]) # (!\c0|c30l|out [1])))) ) ) ) # ( !\c0|c30l|out [0] & ( !\c0|c30l|out[2]~DUPLICATE_q  & ( 
// \c0|current_state.S_LOGIC~q  ) ) )

	.dataa(!\c0|c30l|out [4]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|current_state.S_LOGIC~q ),
	.datad(!\c0|c30l|out [1]),
	.datae(!\c0|c30l|out [0]),
	.dataf(!\c0|c30l|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c30l|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c30l|out~0 .extended_lut = "off";
defparam \c0|c30l|out~0 .lut_mask = 64'h0F0F00000F0E0000;
defparam \c0|c30l|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \c0|c30l|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c30l|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c30l|out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c30l|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c30l|out[0] .is_wysiwyg = "true";
defparam \c0|c30l|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \c0|Equal2~0 (
// Equation(s):
// \c0|Equal2~0_combout  = ( \c0|c30l|out [1] & ( (!\c0|c30l|out [0] & (\c0|c30l|out [3] & (\c0|c30l|out [2] & \c0|c30l|out [4]))) ) )

	.dataa(!\c0|c30l|out [0]),
	.datab(!\c0|c30l|out [3]),
	.datac(!\c0|c30l|out [2]),
	.datad(!\c0|c30l|out [4]),
	.datae(gnd),
	.dataf(!\c0|c30l|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Equal2~0 .extended_lut = "off";
defparam \c0|Equal2~0 .lut_mask = 64'h0000000000020002;
defparam \c0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \c0|current_state~18 (
// Equation(s):
// \c0|current_state~18_combout  = ( \c0|current_state.S_LOGIC~q  & ( \c0|check_set~combout  & ( (\KEY[1]~input_o  & (\c0|current_state~13_combout  & !\c0|Equal2~0_combout )) ) ) ) # ( \c0|current_state.S_LOGIC~q  & ( !\c0|check_set~combout  & ( 
// (\KEY[1]~input_o  & (\c0|current_state~13_combout  & ((!\c0|Equal2~0_combout ) # (\c0|current_state~17_combout )))) ) ) ) # ( !\c0|current_state.S_LOGIC~q  & ( !\c0|check_set~combout  & ( (\c0|current_state~17_combout  & (\KEY[1]~input_o  & 
// \c0|current_state~13_combout )) ) ) )

	.dataa(!\c0|current_state~17_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\c0|current_state~13_combout ),
	.datad(!\c0|Equal2~0_combout ),
	.datae(!\c0|current_state.S_LOGIC~q ),
	.dataf(!\c0|check_set~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~18 .extended_lut = "off";
defparam \c0|current_state~18 .lut_mask = 64'h0101030100000300;
defparam \c0|current_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N32
dffeas \c0|current_state.S_LOGIC (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOGIC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOGIC .is_wysiwyg = "true";
defparam \c0|current_state.S_LOGIC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \c0|current_state~21 (
// Equation(s):
// \c0|current_state~21_combout  = ((\c0|current_state.S_LOGIC~q  & \c0|Equal2~0_combout )) # (\c0|current_state.S_SWAP~q )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOGIC~q ),
	.datac(!\c0|Equal2~0_combout ),
	.datad(!\c0|current_state.S_SWAP~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~21 .extended_lut = "off";
defparam \c0|current_state~21 .lut_mask = 64'h03FF03FF03FF03FF;
defparam \c0|current_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N53
dffeas \c0|current_state.S_SWAP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_SWAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_SWAP .is_wysiwyg = "true";
defparam \c0|current_state.S_SWAP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \c0|WideOr21 (
// Equation(s):
// \c0|WideOr21~combout  = ( \c0|current_state.S_LOAD_REG~q  & ( (!\c0|current_state.S_LOAD_PRESET~q ) # (\c0|current_state.S_SWAP~q ) ) ) # ( !\c0|current_state.S_LOAD_REG~q  & ( \c0|current_state.S_SWAP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|current_state.S_SWAP~q ),
	.datad(!\c0|current_state.S_LOAD_PRESET~q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr21~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr21 .extended_lut = "off";
defparam \c0|WideOr21 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \c0|WideOr21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \c0|check_set (
// Equation(s):
// \c0|check_set~combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|WideOr21~combout ) # (\c0|check_set~combout ) ) ) # ( !\c0|current_state.S_LOAD_PRESET~q  & ( (\c0|WideOr21~combout  & \c0|check_set~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|WideOr21~combout ),
	.datad(!\c0|check_set~combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|check_set~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|check_set .extended_lut = "off";
defparam \c0|check_set .lut_mask = 64'h000F000FF0FFF0FF;
defparam \c0|check_set .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \c0|current_state~20 (
// Equation(s):
// \c0|current_state~20_combout  = ( \c0|Selector2~0_combout  & ( \c0|check_set~combout  & ( (\KEY[1]~input_o  & ((!\c0|current_state~13_combout ) # ((!\c0|set~combout  & !\c0|current_state~17_combout )))) ) ) ) # ( !\c0|Selector2~0_combout  & ( 
// \c0|check_set~combout  & ( (\KEY[1]~input_o  & ((!\c0|current_state~13_combout ) # (!\c0|current_state~17_combout ))) ) ) ) # ( \c0|Selector2~0_combout  & ( !\c0|check_set~combout  & ( (\KEY[1]~input_o  & ((!\c0|current_state~13_combout ) # 
// (!\c0|set~combout ))) ) ) ) # ( !\c0|Selector2~0_combout  & ( !\c0|check_set~combout  & ( \KEY[1]~input_o  ) ) )

	.dataa(!\c0|current_state~13_combout ),
	.datab(!\c0|set~combout ),
	.datac(!\c0|current_state~17_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\c0|Selector2~0_combout ),
	.dataf(!\c0|check_set~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~20 .extended_lut = "off";
defparam \c0|current_state~20 .lut_mask = 64'h00FF00EE00FA00EA;
defparam \c0|current_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \c0|current_state.S_LOAD_REG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_REG .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_REG .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \c0|Selector2~0 (
// Equation(s):
// \c0|Selector2~0_combout  = ( !\c0|current_state.S_LOAD_REG~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector2~0 .extended_lut = "off";
defparam \c0|Selector2~0 .lut_mask = 64'h00FF00FF00000000;
defparam \c0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \c0|Selector2~1 (
// Equation(s):
// \c0|Selector2~1_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|Equal0~0_combout ) # ((\c0|Selector2~0_combout  & !\c0|set~combout )) ) ) # ( !\c0|current_state.S_LOAD_PRESET~q  & ( (\c0|Selector2~0_combout  & !\c0|set~combout ) ) )

	.dataa(gnd),
	.datab(!\c0|Equal0~0_combout ),
	.datac(!\c0|Selector2~0_combout ),
	.datad(!\c0|set~combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector2~1 .extended_lut = "off";
defparam \c0|Selector2~1 .lut_mask = 64'h0F000F00CFCCCFCC;
defparam \c0|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \c0|current_state.S_LOAD_PRESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_PRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_PRESET .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_PRESET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \c0|c1|out~0 (
// Equation(s):
// \c0|c1|out~0_combout  = ( \c0|c1|out [4] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c1|out[2]~DUPLICATE_q ) # ((!\c0|c1|out[3]~DUPLICATE_q ) # (\c0|c1|out [0])))) ) ) ) # ( !\c0|c1|out [4] & ( \c0|c1|out[1]~DUPLICATE_q  & 
// ( \c0|current_state.S_CYCLE_0~q  ) ) ) # ( \c0|c1|out [4] & ( !\c0|c1|out[1]~DUPLICATE_q  & ( \c0|current_state.S_CYCLE_0~q  ) ) ) # ( !\c0|c1|out [4] & ( !\c0|c1|out[1]~DUPLICATE_q  & ( \c0|current_state.S_CYCLE_0~q  ) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|c1|out[2]~DUPLICATE_q ),
	.datac(!\c0|c1|out[3]~DUPLICATE_q ),
	.datad(!\c0|c1|out [0]),
	.datae(!\c0|c1|out [4]),
	.dataf(!\c0|c1|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~0 .extended_lut = "off";
defparam \c0|c1|out~0 .lut_mask = 64'h5555555555555455;
defparam \c0|c1|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \c0|current_state~19 (
// Equation(s):
// \c0|current_state~19_combout  = ( \c0|current_state.S_LOAD_REG~q  & ( (\KEY[1]~input_o  & (!\KEY[0]~input_o  & \c0|current_state.S_LOAD_REG_WAIT~q )) ) ) # ( !\c0|current_state.S_LOAD_REG~q  & ( (\KEY[1]~input_o  & !\KEY[0]~input_o ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\c0|current_state.S_LOAD_REG_WAIT~q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~19 .extended_lut = "off";
defparam \c0|current_state~19 .lut_mask = 64'h5050505000500050;
defparam \c0|current_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N46
dffeas \c0|current_state.S_LOAD_REG_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_REG_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_REG_WAIT .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_REG_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N15
cyclonev_lcell_comb \c0|current_state~15 (
// Equation(s):
// \c0|current_state~15_combout  = ( \c0|current_state.S_LOAD_REG_WAIT~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_REG_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~15 .extended_lut = "off";
defparam \c0|current_state~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \c0|current_state~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \c0|current_state~16 (
// Equation(s):
// \c0|current_state~16_combout  = ( \c0|current_state~15_combout  & ( \c0|current_state~13_combout  & ( \KEY[1]~input_o  ) ) ) # ( !\c0|current_state~15_combout  & ( \c0|current_state~13_combout  & ( (\KEY[1]~input_o  & (((\c0|current_state.S_LOAD_PRESET~q  
// & \c0|Equal0~0_combout )) # (\c0|c1|out~0_combout ))) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|c1|out~0_combout ),
	.datad(!\c0|Equal0~0_combout ),
	.datae(!\c0|current_state~15_combout ),
	.dataf(!\c0|current_state~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~16 .extended_lut = "off";
defparam \c0|current_state~16 .lut_mask = 64'h0000000005155555;
defparam \c0|current_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N8
dffeas \c0|current_state.S_LOAD_XYC (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_LOAD_XYC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_LOAD_XYC .is_wysiwyg = "true";
defparam \c0|current_state.S_LOAD_XYC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N15
cyclonev_lcell_comb \c0|current_state~14 (
// Equation(s):
// \c0|current_state~14_combout  = ( \KEY[1]~input_o  & ( !\c0|current_state.S_LOAD_XYC~q  $ (\c0|current_state~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|current_state.S_LOAD_XYC~q ),
	.datad(!\c0|current_state~13_combout ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|current_state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|current_state~14 .extended_lut = "off";
defparam \c0|current_state~14 .lut_mask = 64'h00000000F00FF00F;
defparam \c0|current_state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N17
dffeas \c0|current_state.S_CYCLE_0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|current_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|current_state.S_CYCLE_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|current_state.S_CYCLE_0 .is_wysiwyg = "true";
defparam \c0|current_state.S_CYCLE_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N30
cyclonev_lcell_comb \c0|c1|out~6 (
// Equation(s):
// \c0|c1|out~6_combout  = ( !\c0|c1|out [0] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c1|out [4]) # ((!\c0|c1|out [3]) # (!\c0|c1|out [2])))) ) ) ) # ( !\c0|c1|out [0] & ( !\c0|c1|out[1]~DUPLICATE_q  & ( 
// \c0|current_state.S_CYCLE_0~q  ) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|c1|out [4]),
	.datac(!\c0|c1|out [3]),
	.datad(!\c0|c1|out [2]),
	.datae(!\c0|c1|out [0]),
	.dataf(!\c0|c1|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~6 .extended_lut = "off";
defparam \c0|c1|out~6 .lut_mask = 64'h5555000055540000;
defparam \c0|c1|out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N31
dffeas \c0|c1|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[0] .is_wysiwyg = "true";
defparam \c0|c1|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \c0|c1|out~1 (
// Equation(s):
// \c0|c1|out~1_combout  = ( \c0|c1|out [4] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (\c0|current_state.S_CYCLE_0~q  & ((!\c0|c1|out [3]) # (!\c0|c1|out [2]))) ) ) ) # ( !\c0|c1|out [4] & ( \c0|c1|out[1]~DUPLICATE_q  & ( (\c0|c1|out [0] & 
// (\c0|current_state.S_CYCLE_0~q  & (\c0|c1|out [3] & \c0|c1|out [2]))) ) ) ) # ( \c0|c1|out [4] & ( !\c0|c1|out[1]~DUPLICATE_q  & ( \c0|current_state.S_CYCLE_0~q  ) ) )

	.dataa(!\c0|c1|out [0]),
	.datab(!\c0|current_state.S_CYCLE_0~q ),
	.datac(!\c0|c1|out [3]),
	.datad(!\c0|c1|out [2]),
	.datae(!\c0|c1|out [4]),
	.dataf(!\c0|c1|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|c1|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|c1|out~1 .extended_lut = "off";
defparam \c0|c1|out~1 .lut_mask = 64'h0000333300013330;
defparam \c0|c1|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N55
dffeas \c0|c1|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c1|out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|c1|out[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c1|out[4] .is_wysiwyg = "true";
defparam \c0|c1|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N6
cyclonev_lcell_comb \d0|x[2]~0 (
// Equation(s):
// \d0|x[2]~0_combout  = ( \c0|current_state.S_LOAD_XYC~q  ) # ( !\c0|current_state.S_LOAD_XYC~q  & ( !\KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_XYC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|x[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|x[2]~0 .extended_lut = "off";
defparam \d0|x[2]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \d0|x[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N20
dffeas \d0|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[6] .is_wysiwyg = "true";
defparam \d0|y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N17
dffeas \d0|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[5] .is_wysiwyg = "true";
defparam \d0|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N14
dffeas \d0|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[4] .is_wysiwyg = "true";
defparam \d0|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N41
dffeas \d0|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[3] .is_wysiwyg = "true";
defparam \d0|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \d0|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c1|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[2] .is_wysiwyg = "true";
defparam \d0|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N33
cyclonev_lcell_comb \d0|c0|out~5 (
// Equation(s):
// \d0|c0|out~5_combout  = ( !\d0|c0|out [1] & ( \d0|c0|out [0] & ( (\KEY[1]~input_o  & !\c0|current_state.S_LOAD_XYC~q ) ) ) ) # ( \d0|c0|out [1] & ( !\d0|c0|out [0] & ( (\KEY[1]~input_o  & !\c0|current_state.S_LOAD_XYC~q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\c0|current_state.S_LOAD_XYC~q ),
	.datad(gnd),
	.datae(!\d0|c0|out [1]),
	.dataf(!\d0|c0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~5 .extended_lut = "off";
defparam \d0|c0|out~5 .lut_mask = 64'h0000303030300000;
defparam \d0|c0|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \d0|c0|out[2]~1 (
// Equation(s):
// \d0|c0|out[2]~1_combout  = ( \c0|current_state.S_CYCLE_0~q  ) # ( !\c0|current_state.S_CYCLE_0~q  & ( (!\KEY[1]~input_o ) # (((\c0|current_state.S_LOAD_XYC~q ) # (\c0|current_state.S_LOAD_PRESET~q )) # (\c0|current_state.S_LOGIC~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\c0|current_state.S_LOGIC~q ),
	.datac(!\c0|current_state.S_LOAD_PRESET~q ),
	.datad(!\c0|current_state.S_LOAD_XYC~q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_CYCLE_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out[2]~1 .extended_lut = "off";
defparam \d0|c0|out[2]~1 .lut_mask = 64'hBFFFBFFFFFFFFFFF;
defparam \d0|c0|out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N35
dffeas \d0|c0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[1] .is_wysiwyg = "true";
defparam \d0|c0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N57
cyclonev_lcell_comb \d0|c0|out~3 (
// Equation(s):
// \d0|c0|out~3_combout  = ( \d0|c0|out [2] & ( \d0|c0|out [0] & ( (\KEY[1]~input_o  & (!\c0|current_state.S_LOAD_XYC~q  & !\d0|c0|out [1])) ) ) ) # ( !\d0|c0|out [2] & ( \d0|c0|out [0] & ( (\KEY[1]~input_o  & (!\c0|current_state.S_LOAD_XYC~q  & \d0|c0|out 
// [1])) ) ) ) # ( \d0|c0|out [2] & ( !\d0|c0|out [0] & ( (\KEY[1]~input_o  & !\c0|current_state.S_LOAD_XYC~q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\c0|current_state.S_LOAD_XYC~q ),
	.datad(!\d0|c0|out [1]),
	.datae(!\d0|c0|out [2]),
	.dataf(!\d0|c0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~3 .extended_lut = "off";
defparam \d0|c0|out~3 .lut_mask = 64'h0000303000303000;
defparam \d0|c0|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N59
dffeas \d0|c0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[2] .is_wysiwyg = "true";
defparam \d0|c0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N21
cyclonev_lcell_comb \d0|c0|Add0~0 (
// Equation(s):
// \d0|c0|Add0~0_combout  = ( \d0|c0|out [1] & ( (\d0|c0|out [0] & (\d0|c0|out [2] & \d0|c0|out [3])) ) )

	.dataa(!\d0|c0|out [0]),
	.datab(!\d0|c0|out [2]),
	.datac(gnd),
	.datad(!\d0|c0|out [3]),
	.datae(gnd),
	.dataf(!\d0|c0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|Add0~0 .extended_lut = "off";
defparam \d0|c0|Add0~0 .lut_mask = 64'h0000000000110011;
defparam \d0|c0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N24
cyclonev_lcell_comb \d0|c0|out~2 (
// Equation(s):
// \d0|c0|out~2_combout  = ( \d0|c0|out [4] & ( !\d0|c0|Equal0~0_combout  & ( (!\c0|current_state.S_LOAD_XYC~q  & (!\d0|c0|Add0~0_combout  & \KEY[1]~input_o )) ) ) ) # ( !\d0|c0|out [4] & ( !\d0|c0|Equal0~0_combout  & ( (!\c0|current_state.S_LOAD_XYC~q  & 
// (\d0|c0|Add0~0_combout  & \KEY[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOAD_XYC~q ),
	.datac(!\d0|c0|Add0~0_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\d0|c0|out [4]),
	.dataf(!\d0|c0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~2 .extended_lut = "off";
defparam \d0|c0|out~2 .lut_mask = 64'h000C00C000000000;
defparam \d0|c0|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N26
dffeas \d0|c0|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[4] .is_wysiwyg = "true";
defparam \d0|c0|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N18
cyclonev_lcell_comb \d0|c0|Equal0~0 (
// Equation(s):
// \d0|c0|Equal0~0_combout  = ( !\d0|c0|out [1] & ( (!\d0|c0|out [0] & (!\d0|c0|out [2] & (\d0|c0|out [4] & !\d0|c0|out [3]))) ) )

	.dataa(!\d0|c0|out [0]),
	.datab(!\d0|c0|out [2]),
	.datac(!\d0|c0|out [4]),
	.datad(!\d0|c0|out [3]),
	.datae(gnd),
	.dataf(!\d0|c0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|Equal0~0 .extended_lut = "off";
defparam \d0|c0|Equal0~0 .lut_mask = 64'h0800080000000000;
defparam \d0|c0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N51
cyclonev_lcell_comb \d0|c0|out~0 (
// Equation(s):
// \d0|c0|out~0_combout  = ( !\d0|c0|out [0] & ( !\d0|c0|Equal0~0_combout  & ( (\KEY[1]~input_o  & !\c0|current_state.S_LOAD_XYC~q ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\c0|current_state.S_LOAD_XYC~q ),
	.datad(gnd),
	.datae(!\d0|c0|out [0]),
	.dataf(!\d0|c0|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~0 .extended_lut = "off";
defparam \d0|c0|out~0 .lut_mask = 64'h3030000000000000;
defparam \d0|c0|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N53
dffeas \d0|c0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[0] .is_wysiwyg = "true";
defparam \d0|c0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N0
cyclonev_lcell_comb \d0|c0|out~4 (
// Equation(s):
// \d0|c0|out~4_combout  = ( \d0|c0|out [3] & ( \d0|c0|out [2] & ( (!\c0|current_state.S_LOAD_XYC~q  & (\KEY[1]~input_o  & ((!\d0|c0|out [0]) # (!\d0|c0|out [1])))) ) ) ) # ( !\d0|c0|out [3] & ( \d0|c0|out [2] & ( (\d0|c0|out [0] & 
// (!\c0|current_state.S_LOAD_XYC~q  & (\d0|c0|out [1] & \KEY[1]~input_o ))) ) ) ) # ( \d0|c0|out [3] & ( !\d0|c0|out [2] & ( (!\c0|current_state.S_LOAD_XYC~q  & \KEY[1]~input_o ) ) ) )

	.dataa(!\d0|c0|out [0]),
	.datab(!\c0|current_state.S_LOAD_XYC~q ),
	.datac(!\d0|c0|out [1]),
	.datad(!\KEY[1]~input_o ),
	.datae(!\d0|c0|out [3]),
	.dataf(!\d0|c0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c0|out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c0|out~4 .extended_lut = "off";
defparam \d0|c0|out~4 .lut_mask = 64'h000000CC000400C8;
defparam \d0|c0|out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N2
dffeas \d0|c0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c0|out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|c0|out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c0|out[3] .is_wysiwyg = "true";
defparam \d0|c0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \d0|y [2] ) + ( \d0|c0|out [2] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \d0|y [2] ) + ( \d0|c0|out [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d0|y [2]),
	.datac(!\d0|c0|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \d0|y [3] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \d0|y [3] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(!\d0|c0|out [3]),
	.datab(gnd),
	.datac(!\d0|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( \d0|y [2] ) + ( \d0|y [4] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( \d0|y [2] ) + ( \d0|y [4] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|y [2]),
	.datae(gnd),
	.dataf(!\d0|y [4]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( \d0|y [5] ) + ( \d0|y [3] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( \d0|y [5] ) + ( \d0|y [3] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(gnd),
	.datab(!\d0|y [3]),
	.datac(!\d0|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( \d0|y [4] ) + ( \d0|y [6] ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( \d0|y [4] ) + ( \d0|y [6] ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|y [6]),
	.datad(!\d0|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( \d0|y [5] ) + ( GND ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( \d0|y [5] ) + ( GND ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \d0|y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \d0|y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d0|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N4
dffeas \c0|c2|out[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N38
dffeas \d0|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[7] .is_wysiwyg = "true";
defparam \d0|x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N35
dffeas \d0|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[6] .is_wysiwyg = "true";
defparam \d0|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N37
dffeas \c0|c2|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N32
dffeas \d0|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[5] .is_wysiwyg = "true";
defparam \d0|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( \d0|x [5] ) + ( \d0|c0|out [2] ) + ( !VCC ))
// \VGA|user_input_translator|Add1~10  = CARRY(( \d0|x [5] ) + ( \d0|c0|out [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d0|c0|out [2]),
	.datac(gnd),
	.datad(!\d0|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( \d0|x [6] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( \d0|x [6] ) + ( \d0|c0|out [3] ) + ( \VGA|user_input_translator|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d0|c0|out [3]),
	.datad(!\d0|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( \d0|x [7] ) + ( \VGA|user_input_translator|Add0~9_sumout  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~18  = CARRY(( \d0|x [7] ) + ( \VGA|user_input_translator|Add0~9_sumout  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~9_sumout ),
	.datad(!\d0|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~13_sumout  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~13_sumout  ) + ( \VGA|user_input_translator|Add1~18  ))

	.dataa(!\VGA|user_input_translator|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000AAAA00000000;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~17_sumout  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~17_sumout  ) + ( \VGA|user_input_translator|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout  ) + ( \VGA|user_input_translator|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~25_sumout  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~25_sumout  ) + ( \VGA|user_input_translator|Add1~30  ))

	.dataa(gnd),
	.datab(!\VGA|user_input_translator|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000CCCC00000000;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~29_sumout  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~29_sumout  ) + ( \VGA|user_input_translator|Add1~34  ))

	.dataa(!\VGA|user_input_translator|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000AAAA00000000;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~5_sumout  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~6  = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~5_sumout  ) + ( \VGA|user_input_translator|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(\VGA|user_input_translator|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000F0F000000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add0~1_sumout  ) + ( \VGA|user_input_translator|Add1~6  ))

	.dataa(!\VGA|user_input_translator|Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000AAAA00000000;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N6
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( \d0|y [6] & ( (\d0|y [4] & (\d0|y [3] & \d0|y [5])) ) )

	.dataa(gnd),
	.datab(!\d0|y [4]),
	.datac(!\d0|y [3]),
	.datad(!\d0|y [5]),
	.datae(gnd),
	.dataf(!\d0|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N15
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \d0|x [6] & ( (\c0|current_state.S_CYCLE_0~q  & (!\VGA|LessThan3~0_combout  & !\d0|x [7])) ) ) # ( !\d0|x [6] & ( (\c0|current_state.S_CYCLE_0~q  & (!\VGA|LessThan3~0_combout  & ((!\d0|x [5]) # (!\d0|x [7])))) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\d0|x [5]),
	.datac(!\VGA|LessThan3~0_combout ),
	.datad(!\d0|x [7]),
	.datae(gnd),
	.dataf(!\d0|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h5040504050005000;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \VGA|writeEn~0_combout  & ( (\VGA|user_input_translator|Add1~5_sumout  & !\VGA|user_input_translator|Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h000000000F000F00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N8
dffeas \VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|yCounter[2]~DUPLICATE_q  & \VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter[2]~DUPLICATE_q  & (\VGA|controller|yCounter [4] & \VGA|controller|xCounter [9])) # (\VGA|controller|yCounter[2]~DUPLICATE_q  & ((\VGA|controller|xCounter [9]) # 
// (\VGA|controller|yCounter [4]))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N39
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [3] & \VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N45
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [7]),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N51
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N57
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\VGA|controller|controller_translator|Add1~1_sumout  & !\VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h3300330033003300;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N21
cyclonev_lcell_comb \c0|ld_c (
// Equation(s):
// \c0|ld_c~combout  = (!\c0|current_state.S_CYCLE_0~q  & !\c0|current_state.S_LOAD_XYC~q )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|current_state.S_LOAD_XYC~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|ld_c~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|ld_c .extended_lut = "off";
defparam \c0|ld_c .lut_mask = 64'h8888888888888888;
defparam \c0|ld_c .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N2
dffeas \c0|c2|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c0|c2|out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|current_state~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|c2|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|c2|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c0|c2|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \c0|address~0 (
// Equation(s):
// \c0|address~0_combout  = ( !\c0|current_state.S_LOAD_XYC~q  & ( \c0|c0|out[2]~DUPLICATE_q  & ( (!\c0|current_state.S_CYCLE_0~q  & ((!\c0|c0|out [1]) # ((!\c0|c0|out [0]) # (!\c0|c0|out[3]~DUPLICATE_q )))) ) ) ) # ( !\c0|current_state.S_LOAD_XYC~q  & ( 
// !\c0|c0|out[2]~DUPLICATE_q  & ( !\c0|current_state.S_CYCLE_0~q  ) ) )

	.dataa(!\c0|c0|out [1]),
	.datab(!\c0|c0|out [0]),
	.datac(!\c0|c0|out[3]~DUPLICATE_q ),
	.datad(!\c0|current_state.S_CYCLE_0~q ),
	.datae(!\c0|current_state.S_LOAD_XYC~q ),
	.dataf(!\c0|c0|out[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address~0 .extended_lut = "off";
defparam \c0|address~0 .lut_mask = 64'hFF000000FE000000;
defparam \c0|address~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N45
cyclonev_lcell_comb \c0|address[0]~1 (
// Equation(s):
// \c0|address[0]~1_combout  = ( !\c0|current_state.S_LOGIC~q  & ( (!\c0|address~0_combout  & (((\c0|c1|out [0])))) # (\c0|address~0_combout  & (\c0|w0|out [0] & (\c0|current_state.S_LOAD_PRESET~q ))) ) )

	.dataa(!\c0|w0|out [0]),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|c1|out [0]),
	.datad(!\c0|address~0_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[0]~1 .extended_lut = "off";
defparam \c0|address[0]~1 .lut_mask = 64'h0F110F1100000000;
defparam \c0|address[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \c0|address[1]~2 (
// Equation(s):
// \c0|address[1]~2_combout  = ( !\c0|current_state.S_LOGIC~q  & ( (!\c0|address~0_combout  & (((\c0|c1|out [1])))) # (\c0|address~0_combout  & (\c0|current_state.S_LOAD_PRESET~q  & ((\c0|w0|out [1])))) ) )

	.dataa(!\c0|address~0_combout ),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|c1|out [1]),
	.datad(!\c0|w0|out [1]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[1]~2 .extended_lut = "off";
defparam \c0|address[1]~2 .lut_mask = 64'h0A1B0A1B00000000;
defparam \c0|address[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \c0|address[2]~3 (
// Equation(s):
// \c0|address[2]~3_combout  = ( !\c0|current_state.S_LOGIC~q  & ( (!\c0|address~0_combout  & (\c0|c1|out[2]~DUPLICATE_q )) # (\c0|address~0_combout  & (((\c0|current_state.S_LOAD_PRESET~q  & \c0|w0|out [2])))) ) )

	.dataa(!\c0|c1|out[2]~DUPLICATE_q ),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|w0|out [2]),
	.datad(!\c0|address~0_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[2]~3 .extended_lut = "off";
defparam \c0|address[2]~3 .lut_mask = 64'h5503550300000000;
defparam \c0|address[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \c0|address[3]~4 (
// Equation(s):
// \c0|address[3]~4_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|current_state.S_LOGIC~q  & ((!\c0|address~0_combout  & ((\c0|c1|out[3]~DUPLICATE_q ))) # (\c0|address~0_combout  & (\c0|w0|out [3])))) ) ) # ( !\c0|current_state.S_LOAD_PRESET~q  & 
// ( (!\c0|address~0_combout  & (!\c0|current_state.S_LOGIC~q  & \c0|c1|out[3]~DUPLICATE_q )) ) )

	.dataa(!\c0|address~0_combout ),
	.datab(!\c0|current_state.S_LOGIC~q ),
	.datac(!\c0|w0|out [3]),
	.datad(!\c0|c1|out[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[3]~4 .extended_lut = "off";
defparam \c0|address[3]~4 .lut_mask = 64'h00880088048C048C;
defparam \c0|address[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N21
cyclonev_lcell_comb \c0|address[4]~5 (
// Equation(s):
// \c0|address[4]~5_combout  = ( !\c0|current_state.S_LOGIC~q  & ( (!\c0|address~0_combout  & (((\c0|c1|out [4])))) # (\c0|address~0_combout  & (\c0|current_state.S_LOAD_PRESET~q  & (\c0|w0|out [4]))) ) )

	.dataa(!\c0|address~0_combout ),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|c1|out [4]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOGIC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|address[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|address[4]~5 .extended_lut = "off";
defparam \c0|address[4]~5 .lut_mask = 64'h01AB01AB00000000;
defparam \c0|address[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \c0|comb~3 (
// Equation(s):
// \c0|comb~3_combout  = ( \SW[1]~input_o  & ( (!\KEY[2]~input_o ) # ((!\KEY[3]~input_o ) # (\SW[0]~input_o )) ) ) # ( !\SW[1]~input_o  )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~3 .extended_lut = "off";
defparam \c0|comb~3 .lut_mask = 64'hFFFFFFFFFCFFFCFF;
defparam \c0|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \c0|comb~2 (
// Equation(s):
// \c0|comb~2_combout  = ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( (\KEY[3]~input_o  & \KEY[2]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\KEY[3]~input_o  & (\KEY[2]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~2 .extended_lut = "off";
defparam \c0|comb~2 .lut_mask = 64'h1000000011110000;
defparam \c0|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \c0|preset_state.P_SPACE_3455 (
// Equation(s):
// \c0|preset_state.P_SPACE_3455~combout  = ( \c0|preset_state.P_SPACE_3455~combout  & ( \c0|comb~2_combout  ) ) # ( !\c0|preset_state.P_SPACE_3455~combout  & ( (!\c0|comb~3_combout  & \c0|comb~2_combout ) ) )

	.dataa(!\c0|comb~3_combout ),
	.datab(gnd),
	.datac(!\c0|comb~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_SPACE_3455~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_SPACE_3455~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_SPACE_3455 .extended_lut = "off";
defparam \c0|preset_state.P_SPACE_3455 .lut_mask = 64'h0A0A0A0A0F0F0F0F;
defparam \c0|preset_state.P_SPACE_3455 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \c0|WideOr15~0 (
// Equation(s):
// \c0|WideOr15~0_combout  = ( \c0|w0|out [1] & ( (\c0|w0|out [3] & \c0|w0|out [2]) ) ) # ( !\c0|w0|out [1] & ( (\c0|w0|out [3] & (\c0|w0|out [0] & \c0|w0|out [2])) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(gnd),
	.datac(!\c0|w0|out [0]),
	.datad(!\c0|w0|out [2]),
	.datae(gnd),
	.dataf(!\c0|w0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr15~0 .extended_lut = "off";
defparam \c0|WideOr15~0 .lut_mask = 64'h0005000500550055;
defparam \c0|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \c0|Selector18~0 (
// Equation(s):
// \c0|Selector18~0_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|preset_state.P_SPACE_3455~combout  & (!\c0|w0|out [4] & \c0|WideOr15~0_combout )) ) )

	.dataa(!\c0|preset_state.P_SPACE_3455~combout ),
	.datab(!\c0|w0|out [4]),
	.datac(!\c0|WideOr15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector18~0 .extended_lut = "off";
defparam \c0|Selector18~0 .lut_mask = 64'h0000000004040404;
defparam \c0|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \c0|data_write~1 (
// Equation(s):
// \c0|data_write~1_combout  = ( \c0|w0|out [4] & ( (!\c0|w0|out [3] & (!\c0|w0|out [0] & !\c0|w0|out [2])) ) ) # ( !\c0|w0|out [4] & ( (\c0|w0|out [3] & (\c0|w0|out [0] & \c0|w0|out [2])) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [0]),
	.datac(gnd),
	.datad(!\c0|w0|out [2]),
	.datae(gnd),
	.dataf(!\c0|w0|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~1 .extended_lut = "off";
defparam \c0|data_write~1 .lut_mask = 64'h0011001188008800;
defparam \c0|data_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \c0|Selector17~0 (
// Equation(s):
// \c0|Selector17~0_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|preset_state.P_SPACE_3455~combout  & (!\c0|w0|out [1] & \c0|data_write~1_combout )) ) )

	.dataa(!\c0|preset_state.P_SPACE_3455~combout ),
	.datab(gnd),
	.datac(!\c0|w0|out [1]),
	.datad(!\c0|data_write~1_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector17~0 .extended_lut = "off";
defparam \c0|Selector17~0 .lut_mask = 64'h0000000000500050;
defparam \c0|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \c0|comb~4 (
// Equation(s):
// \c0|comb~4_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( \KEY[2]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( \KEY[2]~input_o  ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( \KEY[2]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( 
// !\SW[1]~input_o  & ( (\KEY[2]~input_o  & ((!\KEY[3]~input_o ) # ((\SW[3]~input_o ) # (\SW[2]~input_o )))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~4 .extended_lut = "off";
defparam \c0|comb~4 .lut_mask = 64'h2333333333333333;
defparam \c0|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \c0|preset_state.P_GLIDE_3494 (
// Equation(s):
// \c0|preset_state.P_GLIDE_3494~combout  = ( \c0|preset_state.P_GLIDE_3494~combout  & ( !\c0|comb~4_combout  ) ) # ( !\c0|preset_state.P_GLIDE_3494~combout  & ( (!\KEY[2]~input_o  & !\c0|comb~4_combout ) ) )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(!\c0|comb~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_GLIDE_3494~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_GLIDE_3494~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_GLIDE_3494 .extended_lut = "off";
defparam \c0|preset_state.P_GLIDE_3494 .lut_mask = 64'hC0C0C0C0F0F0F0F0;
defparam \c0|preset_state.P_GLIDE_3494 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \c0|Selector14~0 (
// Equation(s):
// \c0|Selector14~0_combout  = ( !\c0|w0|out [2] & ( (\c0|preset_state.P_GLIDE_3494~combout  & !\c0|w0|out [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c0|preset_state.P_GLIDE_3494~combout ),
	.datad(!\c0|w0|out [3]),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector14~0 .extended_lut = "off";
defparam \c0|Selector14~0 .lut_mask = 64'h0F000F0000000000;
defparam \c0|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \c0|Selector15~0 (
// Equation(s):
// \c0|Selector15~0_combout  = ( \c0|preset_state.P_SPACE_3455~combout  & ( (\c0|w0|out [3] & \c0|w0|out [2]) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_SPACE_3455~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector15~0 .extended_lut = "off";
defparam \c0|Selector15~0 .lut_mask = 64'h0000000011111111;
defparam \c0|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \c0|Selector15~1 (
// Equation(s):
// \c0|Selector15~1_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|w0|out [0] & (!\c0|w0|out [4] & !\c0|w0|out [1])) ) )

	.dataa(!\c0|w0|out [0]),
	.datab(gnd),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|w0|out [1]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector15~1 .extended_lut = "off";
defparam \c0|Selector15~1 .lut_mask = 64'h0000000050005000;
defparam \c0|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \c0|Selector16~0 (
// Equation(s):
// \c0|Selector16~0_combout  = ( \c0|Selector15~1_combout  & ( (\c0|Selector15~0_combout ) # (\c0|Selector14~0_combout ) ) )

	.dataa(!\c0|Selector14~0_combout ),
	.datab(gnd),
	.datac(!\c0|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector16~0 .extended_lut = "off";
defparam \c0|Selector16~0 .lut_mask = 64'h000000005F5F5F5F;
defparam \c0|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \c0|data_write~3 (
// Equation(s):
// \c0|data_write~3_combout  = ( \c0|w0|out [0] & ( (!\c0|w0|out [3] & (!\c0|w0|out [2] & !\c0|w0|out [1])) ) ) # ( !\c0|w0|out [0] & ( (!\c0|w0|out [3] & (!\c0|w0|out [2] & \c0|w0|out [1])) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [2]),
	.datac(gnd),
	.datad(!\c0|w0|out [1]),
	.datae(gnd),
	.dataf(!\c0|w0|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~3 .extended_lut = "off";
defparam \c0|data_write~3 .lut_mask = 64'h0088008888008800;
defparam \c0|data_write~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \c0|Selector15~2 (
// Equation(s):
// \c0|Selector15~2_combout  = ( \c0|w0|out [4] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|Selector15~1_combout  & \c0|Selector15~0_combout ) ) ) ) # ( !\c0|w0|out [4] & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|preset_state.P_GLIDE_3494~combout  & 
// (\c0|Selector15~1_combout  & ((\c0|Selector15~0_combout )))) # (\c0|preset_state.P_GLIDE_3494~combout  & (((\c0|Selector15~1_combout  & \c0|Selector15~0_combout )) # (\c0|data_write~3_combout ))) ) ) ) # ( \c0|w0|out [4] & ( 
// !\c0|current_state.S_LOAD_PRESET~q  & ( (\c0|Selector15~1_combout  & \c0|Selector15~0_combout ) ) ) ) # ( !\c0|w0|out [4] & ( !\c0|current_state.S_LOAD_PRESET~q  & ( (\c0|Selector15~1_combout  & \c0|Selector15~0_combout ) ) ) )

	.dataa(!\c0|preset_state.P_GLIDE_3494~combout ),
	.datab(!\c0|Selector15~1_combout ),
	.datac(!\c0|data_write~3_combout ),
	.datad(!\c0|Selector15~0_combout ),
	.datae(!\c0|w0|out [4]),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector15~2 .extended_lut = "off";
defparam \c0|Selector15~2 .lut_mask = 64'h0033003305370033;
defparam \c0|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \c0|data_write~2 (
// Equation(s):
// \c0|data_write~2_combout  = ( \c0|w0|out [2] & ( (\c0|w0|out [1] & (!\c0|w0|out [4] & \c0|w0|out [3])) ) ) # ( !\c0|w0|out [2] & ( (!\c0|w0|out [1] & (\c0|w0|out [4] & !\c0|w0|out [3])) ) )

	.dataa(!\c0|w0|out [1]),
	.datab(!\c0|w0|out [4]),
	.datac(!\c0|w0|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|w0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~2 .extended_lut = "off";
defparam \c0|data_write~2 .lut_mask = 64'h2020202004040404;
defparam \c0|data_write~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \c0|Selector14~1 (
// Equation(s):
// \c0|Selector14~1_combout  = ( \c0|data_write~2_combout  & ( \c0|current_state.S_LOAD_PRESET~q  & ( (!\c0|w0|out [0] & (((\c0|Selector14~0_combout  & !\c0|w0|out [4])) # (\c0|preset_state.P_SPACE_3455~combout ))) ) ) ) # ( !\c0|data_write~2_combout  & ( 
// \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|Selector14~0_combout  & (!\c0|w0|out [0] & !\c0|w0|out [4])) ) ) )

	.dataa(!\c0|Selector14~0_combout ),
	.datab(!\c0|preset_state.P_SPACE_3455~combout ),
	.datac(!\c0|w0|out [0]),
	.datad(!\c0|w0|out [4]),
	.datae(!\c0|data_write~2_combout ),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector14~1 .extended_lut = "off";
defparam \c0|Selector14~1 .lut_mask = 64'h0000000050007030;
defparam \c0|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \c0|r0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\c0|current_state.S_LOAD_PRESET~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\c0|Selector14~1_combout ,\c0|Selector15~2_combout ,\c0|Selector16~0_combout ,\c0|Selector17~0_combout ,\c0|Selector18~0_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\c0|address[4]~5_combout ,\c0|address[3]~4_combout ,\c0|address[2]~3_combout ,\c0|address[1]~2_combout ,\c0|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|r0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ALTSYNCRAM";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 40;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \d0|Mux0~14 (
// Equation(s):
// \d0|Mux0~14_combout  = ( !\c0|c2|out[1]~DUPLICATE_q  & ( (!\c0|c2|out[2]~DUPLICATE_q  & (((!\c0|c2|out [0] & (!\c0|r0|altsyncram_component|auto_generated|q_a [39])) # (\c0|c2|out [0] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [38])))))) # 
// (\c0|c2|out[2]~DUPLICATE_q  & ((((\c0|c2|out [0]))))) ) ) # ( \c0|c2|out[1]~DUPLICATE_q  & ( (!\c0|c2|out[2]~DUPLICATE_q  & (((!\c0|c2|out [0] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [37]))) # (\c0|c2|out [0] & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [36]))))) # (\c0|c2|out[2]~DUPLICATE_q  & ((((\c0|c2|out [0]))))) ) )

	.dataa(!\c0|c2|out[2]~DUPLICATE_q ),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [36]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [37]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [38]),
	.datae(!\c0|c2|out[1]~DUPLICATE_q ),
	.dataf(!\c0|c2|out [0]),
	.datag(!\c0|r0|altsyncram_component|auto_generated|q_a [39]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~14 .extended_lut = "on";
defparam \d0|Mux0~14 .lut_mask = 64'hA0A0A0A0FF55DDDD;
defparam \d0|Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N36
cyclonev_lcell_comb \d0|Mux0~10 (
// Equation(s):
// \d0|Mux0~10_combout  = ( !\c0|c2|out[1]~DUPLICATE_q  & ( (!\c0|c2|out[2]~DUPLICATE_q  & (\d0|Mux0~14_combout )) # (\c0|c2|out[2]~DUPLICATE_q  & ((!\d0|Mux0~14_combout  & (!\c0|r0|altsyncram_component|auto_generated|q_a [35])) # (\d0|Mux0~14_combout  & 
// (((!\c0|r0|altsyncram_component|auto_generated|q_a [34])))))) ) ) # ( \c0|c2|out[1]~DUPLICATE_q  & ( (!\c0|c2|out[2]~DUPLICATE_q  & (\d0|Mux0~14_combout )) # (\c0|c2|out[2]~DUPLICATE_q  & ((!\d0|Mux0~14_combout  & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [33])) # (\d0|Mux0~14_combout  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [32])))))) ) )

	.dataa(!\c0|c2|out[2]~DUPLICATE_q ),
	.datab(!\d0|Mux0~14_combout ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [33]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [34]),
	.datae(!\c0|c2|out[1]~DUPLICATE_q ),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [32]),
	.datag(!\c0|r0|altsyncram_component|auto_generated|q_a [35]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~10 .extended_lut = "on";
defparam \d0|Mux0~10 .lut_mask = 64'h7362737373626262;
defparam \d0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N24
cyclonev_lcell_comb \d0|c~2 (
// Equation(s):
// \d0|c~2_combout  = ( \c0|c2|out[5]~DUPLICATE_q  & ( \c0|c2|out [4] & ( (!\c0|ld_c~combout ) # (\d0|c [0]) ) ) ) # ( !\c0|c2|out[5]~DUPLICATE_q  & ( \c0|c2|out [4] & ( (\d0|c [0] & \c0|ld_c~combout ) ) ) ) # ( \c0|c2|out[5]~DUPLICATE_q  & ( !\c0|c2|out [4] 
// & ( (!\c0|ld_c~combout  & ((\c0|c2|out[3]~DUPLICATE_q ))) # (\c0|ld_c~combout  & (\d0|c [0])) ) ) ) # ( !\c0|c2|out[5]~DUPLICATE_q  & ( !\c0|c2|out [4] & ( (!\c0|ld_c~combout  & (((!\c0|c2|out[3]~DUPLICATE_q  & \d0|Mux0~10_combout )))) # (\c0|ld_c~combout 
//  & (\d0|c [0])) ) ) )

	.dataa(!\d0|c [0]),
	.datab(!\c0|c2|out[3]~DUPLICATE_q ),
	.datac(!\c0|ld_c~combout ),
	.datad(!\d0|Mux0~10_combout ),
	.datae(!\c0|c2|out[5]~DUPLICATE_q ),
	.dataf(!\c0|c2|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c~2 .extended_lut = "off";
defparam \d0|c~2 .lut_mask = 64'h05C535350505F5F5;
defparam \d0|c~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N9
cyclonev_lcell_comb \d0|c~0 (
// Equation(s):
// \d0|c~0_combout  = ( \c0|current_state.S_LOAD_XYC~q  & ( !\c0|c2|out [4] $ (!\c0|c2|out[3]~DUPLICATE_q ) ) ) # ( !\c0|current_state.S_LOAD_XYC~q  & ( (\c0|current_state.S_CYCLE_0~q  & (!\c0|c2|out [4] $ (!\c0|c2|out[3]~DUPLICATE_q ))) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(gnd),
	.datac(!\c0|c2|out [4]),
	.datad(!\c0|c2|out[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_XYC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c~0 .extended_lut = "off";
defparam \d0|c~0 .lut_mask = 64'h055005500FF00FF0;
defparam \d0|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N18
cyclonev_lcell_comb \d0|c~1 (
// Equation(s):
// \d0|c~1_combout  = ( \c0|c2|out [4] & ( (!\c0|c2|out[5]~DUPLICATE_q  & (\c0|c2|out[3]~DUPLICATE_q  & ((\c0|current_state.S_LOAD_XYC~q ) # (\c0|current_state.S_CYCLE_0~q )))) ) ) # ( !\c0|c2|out [4] & ( (\c0|c2|out[5]~DUPLICATE_q  & 
// (!\c0|c2|out[3]~DUPLICATE_q  & ((\c0|current_state.S_LOAD_XYC~q ) # (\c0|current_state.S_CYCLE_0~q )))) ) )

	.dataa(!\c0|current_state.S_CYCLE_0~q ),
	.datab(!\c0|current_state.S_LOAD_XYC~q ),
	.datac(!\c0|c2|out[5]~DUPLICATE_q ),
	.datad(!\c0|c2|out[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c0|c2|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c~1 .extended_lut = "off";
defparam \d0|c~1 .lut_mask = 64'h0700070000700070;
defparam \d0|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \c0|comb~0 (
// Equation(s):
// \c0|comb~0_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( (\KEY[3]~input_o  & \KEY[2]~input_o ) ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\KEY[3]~input_o  & \KEY[2]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( 
// (\KEY[3]~input_o  & (\KEY[2]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~0 .extended_lut = "off";
defparam \c0|comb~0 .lut_mask = 64'h1000111100001111;
defparam \c0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \c0|preset_state.P_TUMBLE~0 (
// Equation(s):
// \c0|preset_state.P_TUMBLE~0_combout  = ( \KEY[2]~input_o  & ( (\KEY[3]~input_o  & \SW[0]~input_o ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_TUMBLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_TUMBLE~0 .extended_lut = "off";
defparam \c0|preset_state.P_TUMBLE~0 .lut_mask = 64'h0000000005050505;
defparam \c0|preset_state.P_TUMBLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \c0|preset_state.P_TUMBLE_3468 (
// Equation(s):
// \c0|preset_state.P_TUMBLE_3468~combout  = ( \c0|preset_state.P_TUMBLE_3468~combout  & ( \c0|comb~0_combout  ) ) # ( !\c0|preset_state.P_TUMBLE_3468~combout  & ( (\c0|comb~0_combout  & \c0|preset_state.P_TUMBLE~0_combout ) ) )

	.dataa(gnd),
	.datab(!\c0|comb~0_combout ),
	.datac(!\c0|preset_state.P_TUMBLE~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_TUMBLE_3468~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_TUMBLE_3468~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_TUMBLE_3468 .extended_lut = "off";
defparam \c0|preset_state.P_TUMBLE_3468 .lut_mask = 64'h0303030333333333;
defparam \c0|preset_state.P_TUMBLE_3468 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \c0|WideOr9~0 (
// Equation(s):
// \c0|WideOr9~0_combout  = ( \c0|w0|out [1] & ( (!\c0|w0|out [3] & (!\c0|w0|out [0] & !\c0|w0|out [2])) ) ) # ( !\c0|w0|out [1] & ( (!\c0|w0|out [3] & !\c0|w0|out [2]) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(!\c0|w0|out [0]),
	.datac(!\c0|w0|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c0|w0|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|WideOr9~0 .extended_lut = "off";
defparam \c0|WideOr9~0 .lut_mask = 64'hA0A0A0A080808080;
defparam \c0|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \c0|Selector19~0 (
// Equation(s):
// \c0|Selector19~0_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|preset_state.P_TUMBLE_3468~combout  & (\c0|w0|out [4] & \c0|WideOr9~0_combout )) ) )

	.dataa(!\c0|preset_state.P_TUMBLE_3468~combout ),
	.datab(!\c0|w0|out [4]),
	.datac(gnd),
	.datad(!\c0|WideOr9~0_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector19~0 .extended_lut = "off";
defparam \c0|Selector19~0 .lut_mask = 64'h0000000000110011;
defparam \c0|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \c0|preset_state.P_EXPLODE~0 (
// Equation(s):
// \c0|preset_state.P_EXPLODE~0_combout  = (!\KEY[2]~input_o ) # (\KEY[3]~input_o )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(gnd),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_EXPLODE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_EXPLODE~0 .extended_lut = "off";
defparam \c0|preset_state.P_EXPLODE~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \c0|preset_state.P_EXPLODE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \c0|comb~1 (
// Equation(s):
// \c0|comb~1_combout  = ( \SW[0]~input_o  & ( \SW[1]~input_o  & ( (!\KEY[3]~input_o  & \KEY[2]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( \SW[1]~input_o  & ( (!\KEY[3]~input_o  & \KEY[2]~input_o ) ) ) ) # ( \SW[0]~input_o  & ( !\SW[1]~input_o  & ( 
// (!\KEY[3]~input_o  & \KEY[2]~input_o ) ) ) ) # ( !\SW[0]~input_o  & ( !\SW[1]~input_o  & ( (\KEY[2]~input_o  & ((!\KEY[3]~input_o ) # ((!\SW[2]~input_o  & !\SW[3]~input_o )))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|comb~1 .extended_lut = "off";
defparam \c0|comb~1 .lut_mask = 64'h3222222222222222;
defparam \c0|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \c0|preset_state.P_EXPLODE_3481 (
// Equation(s):
// \c0|preset_state.P_EXPLODE_3481~combout  = (\c0|comb~1_combout  & ((!\c0|preset_state.P_EXPLODE~0_combout ) # (\c0|preset_state.P_EXPLODE_3481~combout )))

	.dataa(!\c0|preset_state.P_EXPLODE~0_combout ),
	.datab(gnd),
	.datac(!\c0|comb~1_combout ),
	.datad(!\c0|preset_state.P_EXPLODE_3481~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|preset_state.P_EXPLODE_3481~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|preset_state.P_EXPLODE_3481 .extended_lut = "off";
defparam \c0|preset_state.P_EXPLODE_3481 .lut_mask = 64'h0A0F0A0F0A0F0A0F;
defparam \c0|preset_state.P_EXPLODE_3481 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \c0|Selector20~0 (
// Equation(s):
// \c0|Selector20~0_combout  = ( \c0|preset_state.P_EXPLODE_3481~combout  & ( \c0|w0|out [4] & ( (!\c0|w0|out [2] & ((!\c0|w0|out [1]) # ((\c0|preset_state.P_TUMBLE_3468~combout  & !\c0|w0|out [0])))) ) ) ) # ( !\c0|preset_state.P_EXPLODE_3481~combout  & ( 
// \c0|w0|out [4] & ( (\c0|preset_state.P_TUMBLE_3468~combout  & (!\c0|w0|out [2] & (\c0|w0|out [1] & !\c0|w0|out [0]))) ) ) ) # ( \c0|preset_state.P_EXPLODE_3481~combout  & ( !\c0|w0|out [4] & ( (\c0|w0|out [2] & ((\c0|w0|out [0]) # (\c0|w0|out [1]))) ) ) ) 
// # ( !\c0|preset_state.P_EXPLODE_3481~combout  & ( !\c0|w0|out [4] & ( (\c0|preset_state.P_TUMBLE_3468~combout  & (\c0|w0|out [2] & (!\c0|w0|out [1] $ (!\c0|w0|out [0])))) ) ) )

	.dataa(!\c0|preset_state.P_TUMBLE_3468~combout ),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [1]),
	.datad(!\c0|w0|out [0]),
	.datae(!\c0|preset_state.P_EXPLODE_3481~combout ),
	.dataf(!\c0|w0|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector20~0 .extended_lut = "off";
defparam \c0|Selector20~0 .lut_mask = 64'h011003330400C4C0;
defparam \c0|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \c0|Selector20~1 (
// Equation(s):
// \c0|Selector20~1_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|Selector20~0_combout  & (!\c0|w0|out [3] $ (!\c0|w0|out [4]))) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(gnd),
	.datac(!\c0|w0|out [4]),
	.datad(!\c0|Selector20~0_combout ),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector20~1 .extended_lut = "off";
defparam \c0|Selector20~1 .lut_mask = 64'h00000000005A005A;
defparam \c0|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \c0|Selector21~0 (
// Equation(s):
// \c0|Selector21~0_combout  = ( \c0|w0|out [4] & ( (!\c0|w0|out [2] & !\c0|w0|out [1]) ) ) # ( !\c0|w0|out [4] & ( (\c0|w0|out [2] & ((\c0|w0|out [1]) # (\c0|w0|out [0]))) ) )

	.dataa(gnd),
	.datab(!\c0|w0|out [2]),
	.datac(!\c0|w0|out [0]),
	.datad(!\c0|w0|out [1]),
	.datae(gnd),
	.dataf(!\c0|w0|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector21~0 .extended_lut = "off";
defparam \c0|Selector21~0 .lut_mask = 64'h03330333CC00CC00;
defparam \c0|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \c0|Selector21~1 (
// Equation(s):
// \c0|Selector21~1_combout  = ( \c0|current_state.S_LOAD_PRESET~q  & ( (\c0|preset_state.P_TUMBLE_3468~combout  & (\c0|Selector21~0_combout  & (!\c0|w0|out [4] $ (!\c0|w0|out [3])))) ) )

	.dataa(!\c0|preset_state.P_TUMBLE_3468~combout ),
	.datab(!\c0|w0|out [4]),
	.datac(!\c0|Selector21~0_combout ),
	.datad(!\c0|w0|out [3]),
	.datae(gnd),
	.dataf(!\c0|current_state.S_LOAD_PRESET~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector21~1 .extended_lut = "off";
defparam \c0|Selector21~1 .lut_mask = 64'h0000000001040104;
defparam \c0|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \c0|data_write~0 (
// Equation(s):
// \c0|data_write~0_combout  = ( \c0|w0|out [4] & ( (!\c0|w0|out [3] & (\c0|w0|out [0] & !\c0|w0|out [2])) ) ) # ( !\c0|w0|out [4] & ( (\c0|w0|out [3] & (\c0|w0|out [0] & \c0|w0|out [2])) ) )

	.dataa(!\c0|w0|out [3]),
	.datab(gnd),
	.datac(!\c0|w0|out [0]),
	.datad(!\c0|w0|out [2]),
	.datae(gnd),
	.dataf(!\c0|w0|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|data_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|data_write~0 .extended_lut = "off";
defparam \c0|data_write~0 .lut_mask = 64'h000500050A000A00;
defparam \c0|data_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \c0|Selector22~0 (
// Equation(s):
// \c0|Selector22~0_combout  = ( \c0|preset_state.P_EXPLODE_3481~combout  & ( (\c0|current_state.S_LOAD_PRESET~q  & (!\c0|w0|out [1] & \c0|data_write~0_combout )) ) )

	.dataa(gnd),
	.datab(!\c0|current_state.S_LOAD_PRESET~q ),
	.datac(!\c0|w0|out [1]),
	.datad(!\c0|data_write~0_combout ),
	.datae(gnd),
	.dataf(!\c0|preset_state.P_EXPLODE_3481~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c0|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c0|Selector22~0 .extended_lut = "off";
defparam \c0|Selector22~0 .lut_mask = 64'h0000000000300030;
defparam \c0|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \c0|r0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\c0|current_state.S_LOAD_PRESET~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\c0|Selector19~0_combout ,\c0|Selector20~1_combout ,\c0|Selector21~1_combout ,\c0|Selector22~0_combout ,\c0|Selector21~1_combout ,
\c0|Selector20~1_combout ,\c0|Selector19~0_combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\c0|address[4]~5_combout ,\c0|address[3]~4_combout ,\c0|address[2]~3_combout ,\c0|address[1]~2_combout ,\c0|address[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|r0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "control:c0|ram40x32:r0|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ALTSYNCRAM";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 40;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 20;
defparam \c0|r0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N27
cyclonev_lcell_comb \d0|Mux0~2 (
// Equation(s):
// \d0|Mux0~2_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( \c0|c2|out [2] & ( (!\c0|c2|out[3]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [17]))) # (\c0|c2|out[3]~DUPLICATE_q  & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( \c0|c2|out [2] & ( (!\c0|c2|out[3]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [17]))) # 
// (\c0|c2|out[3]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [25])) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [29] & ( !\c0|c2|out [2] & ( (!\c0|c2|out[3]~DUPLICATE_q  & !\c0|r0|altsyncram_component|auto_generated|q_a 
// [21]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [29] & ( !\c0|c2|out [2] & ( (!\c0|r0|altsyncram_component|auto_generated|q_a [21]) # (\c0|c2|out[3]~DUPLICATE_q ) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [25]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\c0|c2|out[3]~DUPLICATE_q ),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [29]),
	.dataf(!\c0|c2|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~2 .extended_lut = "off";
defparam \d0|Mux0~2 .lut_mask = 64'hFF0FF000CACACACA;
defparam \d0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N36
cyclonev_lcell_comb \d0|Mux0~3 (
// Equation(s):
// \d0|Mux0~3_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [24] & ( \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (!\c0|c2|out[3]~DUPLICATE_q  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [16] & \c0|c2|out [2])))) # 
// (\c0|c2|out[3]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [28] & ((!\c0|c2|out [2])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [24] & ( \c0|r0|altsyncram_component|auto_generated|q_a [20] & ( 
// (!\c0|c2|out[3]~DUPLICATE_q  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [16] & \c0|c2|out [2])))) # (\c0|c2|out[3]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [28]) # ((\c0|c2|out [2])))) ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [24] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (!\c0|c2|out[3]~DUPLICATE_q  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [16]) # (!\c0|c2|out [2])))) # (\c0|c2|out[3]~DUPLICATE_q  & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [28] & ((!\c0|c2|out [2])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [24] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [20] & ( (!\c0|c2|out[3]~DUPLICATE_q  & 
// (((!\c0|r0|altsyncram_component|auto_generated|q_a [16]) # (!\c0|c2|out [2])))) # (\c0|c2|out[3]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [28]) # ((\c0|c2|out [2])))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\c0|c2|out[3]~DUPLICATE_q ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\c0|c2|out [2]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~3 .extended_lut = "off";
defparam \d0|Mux0~3 .lut_mask = 64'hEEF3EEC022F322C0;
defparam \d0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N30
cyclonev_lcell_comb \d0|Mux0~1 (
// Equation(s):
// \d0|Mux0~1_combout  = ( \c0|c2|out[3]~DUPLICATE_q  & ( \c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (!\c0|c2|out [2] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [30]))) # (\c0|c2|out [2] & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [26])) ) ) ) # ( !\c0|c2|out[3]~DUPLICATE_q  & ( \c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (!\c0|r0|altsyncram_component|auto_generated|q_a [22] & !\c0|c2|out [2]) ) ) ) # ( 
// \c0|c2|out[3]~DUPLICATE_q  & ( !\c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (!\c0|c2|out [2] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [30]))) # (\c0|c2|out [2] & (!\c0|r0|altsyncram_component|auto_generated|q_a [26])) ) ) ) # ( 
// !\c0|c2|out[3]~DUPLICATE_q  & ( !\c0|r0|altsyncram_component|auto_generated|q_a [18] & ( (!\c0|r0|altsyncram_component|auto_generated|q_a [22]) # (\c0|c2|out [2]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [26]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\c0|c2|out [2]),
	.datae(!\c0|c2|out[3]~DUPLICATE_q ),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~1 .extended_lut = "off";
defparam \d0|Mux0~1 .lut_mask = 64'hAAFFF0CCAA00F0CC;
defparam \d0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N18
cyclonev_lcell_comb \d0|Mux0~0 (
// Equation(s):
// \d0|Mux0~0_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [23] & ( \c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (!\c0|c2|out[3]~DUPLICATE_q  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [19] & \c0|c2|out [2])))) # 
// (\c0|c2|out[3]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [31] & ((!\c0|c2|out [2])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [23] & ( \c0|r0|altsyncram_component|auto_generated|q_a [27] & ( 
// (!\c0|c2|out[3]~DUPLICATE_q  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [19]) # (!\c0|c2|out [2])))) # (\c0|c2|out[3]~DUPLICATE_q  & (!\c0|r0|altsyncram_component|auto_generated|q_a [31] & ((!\c0|c2|out [2])))) ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [23] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (!\c0|c2|out[3]~DUPLICATE_q  & (((!\c0|r0|altsyncram_component|auto_generated|q_a [19] & \c0|c2|out [2])))) # (\c0|c2|out[3]~DUPLICATE_q  & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [31]) # ((\c0|c2|out [2])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [23] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [27] & ( (!\c0|c2|out[3]~DUPLICATE_q  & 
// (((!\c0|r0|altsyncram_component|auto_generated|q_a [19]) # (!\c0|c2|out [2])))) # (\c0|c2|out[3]~DUPLICATE_q  & ((!\c0|r0|altsyncram_component|auto_generated|q_a [31]) # ((\c0|c2|out [2])))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\c0|c2|out[3]~DUPLICATE_q ),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\c0|c2|out [2]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~0 .extended_lut = "off";
defparam \d0|Mux0~0 .lut_mask = 64'hEEF322F3EEC022C0;
defparam \d0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N54
cyclonev_lcell_comb \d0|Mux0~4 (
// Equation(s):
// \d0|Mux0~4_combout  = ( \c0|c2|out [0] & ( \d0|Mux0~0_combout  & ( (!\c0|c2|out [1] & ((\d0|Mux0~1_combout ))) # (\c0|c2|out [1] & (\d0|Mux0~3_combout )) ) ) ) # ( !\c0|c2|out [0] & ( \d0|Mux0~0_combout  & ( (!\c0|c2|out [1]) # (\d0|Mux0~2_combout ) ) ) ) 
// # ( \c0|c2|out [0] & ( !\d0|Mux0~0_combout  & ( (!\c0|c2|out [1] & ((\d0|Mux0~1_combout ))) # (\c0|c2|out [1] & (\d0|Mux0~3_combout )) ) ) ) # ( !\c0|c2|out [0] & ( !\d0|Mux0~0_combout  & ( (\d0|Mux0~2_combout  & \c0|c2|out [1]) ) ) )

	.dataa(!\d0|Mux0~2_combout ),
	.datab(!\c0|c2|out [1]),
	.datac(!\d0|Mux0~3_combout ),
	.datad(!\d0|Mux0~1_combout ),
	.datae(!\c0|c2|out [0]),
	.dataf(!\d0|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~4 .extended_lut = "off";
defparam \d0|Mux0~4 .lut_mask = 64'h111103CFDDDD03CF;
defparam \d0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N24
cyclonev_lcell_comb \d0|Mux0~6 (
// Equation(s):
// \d0|Mux0~6_combout  = ( \c0|c2|out[1]~DUPLICATE_q  & ( \c0|c2|out [0] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [0] ) ) ) # ( !\c0|c2|out[1]~DUPLICATE_q  & ( \c0|c2|out [0] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [2] ) ) ) # ( 
// \c0|c2|out[1]~DUPLICATE_q  & ( !\c0|c2|out [0] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [1] ) ) ) # ( !\c0|c2|out[1]~DUPLICATE_q  & ( !\c0|c2|out [0] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [3] ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\c0|r0|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\c0|c2|out[1]~DUPLICATE_q ),
	.dataf(!\c0|c2|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~6 .extended_lut = "off";
defparam \d0|Mux0~6 .lut_mask = 64'hFF00CCCCF0F0AAAA;
defparam \d0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N48
cyclonev_lcell_comb \d0|Mux0~5 (
// Equation(s):
// \d0|Mux0~5_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [6] & ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (\c0|c2|out [1] & ((!\c0|c2|out [0] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [5]))) # (\c0|c2|out [0] & 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [4])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [6] & ( \c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (!\c0|c2|out [0] & (((!\c0|r0|altsyncram_component|auto_generated|q_a [5] & 
// \c0|c2|out [1])))) # (\c0|c2|out [0] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [4]) # ((!\c0|c2|out [1])))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [6] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (!\c0|c2|out [0] 
// & (((!\c0|r0|altsyncram_component|auto_generated|q_a [5]) # (!\c0|c2|out [1])))) # (\c0|c2|out [0] & (!\c0|r0|altsyncram_component|auto_generated|q_a [4] & ((\c0|c2|out [1])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [6] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [7] & ( (!\c0|c2|out [1]) # ((!\c0|c2|out [0] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [5]))) # (\c0|c2|out [0] & (!\c0|r0|altsyncram_component|auto_generated|q_a [4]))) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\c0|c2|out [0]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\c0|c2|out [1]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~5 .extended_lut = "off";
defparam \d0|Mux0~5 .lut_mask = 64'hFFE2CCE233E200E2;
defparam \d0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N6
cyclonev_lcell_comb \d0|Mux0~7 (
// Equation(s):
// \d0|Mux0~7_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [15] & ( \c0|c2|out [1] & ( (!\c0|c2|out [0] & (!\c0|r0|altsyncram_component|auto_generated|q_a [13])) # (\c0|c2|out [0] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [12]))) ) ) 
// ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [15] & ( \c0|c2|out [1] & ( (!\c0|c2|out [0] & (!\c0|r0|altsyncram_component|auto_generated|q_a [13])) # (\c0|c2|out [0] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( 
// \c0|r0|altsyncram_component|auto_generated|q_a [15] & ( !\c0|c2|out [1] & ( (!\c0|r0|altsyncram_component|auto_generated|q_a [14] & \c0|c2|out [0]) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [15] & ( !\c0|c2|out [1] & ( 
// (!\c0|r0|altsyncram_component|auto_generated|q_a [14]) # (!\c0|c2|out [0]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\c0|r0|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\c0|c2|out [0]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\c0|c2|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~7 .extended_lut = "off";
defparam \d0|Mux0~7 .lut_mask = 64'hFFF000F0AACCAACC;
defparam \d0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \d0|Mux0~8 (
// Equation(s):
// \d0|Mux0~8_combout  = ( \c0|r0|altsyncram_component|auto_generated|q_a [8] & ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|c2|out [0] & ((!\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a [11])) # (\c0|c2|out [1] & 
// ((!\c0|r0|altsyncram_component|auto_generated|q_a [9]))))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [8] & ( \c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a [11] & 
// ((!\c0|c2|out [0])))) # (\c0|c2|out [1] & (((!\c0|r0|altsyncram_component|auto_generated|q_a [9]) # (\c0|c2|out [0])))) ) ) ) # ( \c0|r0|altsyncram_component|auto_generated|q_a [8] & ( !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( (!\c0|c2|out 
// [1] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [11]) # ((\c0|c2|out [0])))) # (\c0|c2|out [1] & (((!\c0|r0|altsyncram_component|auto_generated|q_a [9] & !\c0|c2|out [0])))) ) ) ) # ( !\c0|r0|altsyncram_component|auto_generated|q_a [8] & ( 
// !\c0|r0|altsyncram_component|auto_generated|q_a [10] & ( ((!\c0|c2|out [1] & (!\c0|r0|altsyncram_component|auto_generated|q_a [11])) # (\c0|c2|out [1] & ((!\c0|r0|altsyncram_component|auto_generated|q_a [9])))) # (\c0|c2|out [0]) ) ) )

	.dataa(!\c0|r0|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\c0|c2|out [1]),
	.datac(!\c0|r0|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\c0|c2|out [0]),
	.datae(!\c0|r0|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\c0|r0|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~8 .extended_lut = "off";
defparam \d0|Mux0~8 .lut_mask = 64'hB8FFB8CCB833B800;
defparam \d0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N42
cyclonev_lcell_comb \d0|Mux0~9 (
// Equation(s):
// \d0|Mux0~9_combout  = ( \d0|Mux0~8_combout  & ( \c0|c2|out [2] & ( (\c0|c2|out[3]~DUPLICATE_q ) # (\d0|Mux0~6_combout ) ) ) ) # ( !\d0|Mux0~8_combout  & ( \c0|c2|out [2] & ( (\d0|Mux0~6_combout  & !\c0|c2|out[3]~DUPLICATE_q ) ) ) ) # ( \d0|Mux0~8_combout  
// & ( !\c0|c2|out [2] & ( (!\c0|c2|out[3]~DUPLICATE_q  & (\d0|Mux0~5_combout )) # (\c0|c2|out[3]~DUPLICATE_q  & ((\d0|Mux0~7_combout ))) ) ) ) # ( !\d0|Mux0~8_combout  & ( !\c0|c2|out [2] & ( (!\c0|c2|out[3]~DUPLICATE_q  & (\d0|Mux0~5_combout )) # 
// (\c0|c2|out[3]~DUPLICATE_q  & ((\d0|Mux0~7_combout ))) ) ) )

	.dataa(!\d0|Mux0~6_combout ),
	.datab(!\c0|c2|out[3]~DUPLICATE_q ),
	.datac(!\d0|Mux0~5_combout ),
	.datad(!\d0|Mux0~7_combout ),
	.datae(!\d0|Mux0~8_combout ),
	.dataf(!\c0|c2|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|Mux0~9 .extended_lut = "off";
defparam \d0|Mux0~9 .lut_mask = 64'h0C3F0C3F44447777;
defparam \d0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N12
cyclonev_lcell_comb \d0|c~3 (
// Equation(s):
// \d0|c~3_combout  = ( \d0|Mux0~9_combout  & ( (((\d0|c~0_combout  & \d0|Mux0~4_combout )) # (\d0|c~1_combout )) # (\d0|c~2_combout ) ) ) # ( !\d0|Mux0~9_combout  & ( ((\d0|c~0_combout  & \d0|Mux0~4_combout )) # (\d0|c~2_combout ) ) )

	.dataa(!\d0|c~2_combout ),
	.datab(!\d0|c~0_combout ),
	.datac(!\d0|c~1_combout ),
	.datad(!\d0|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\d0|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d0|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d0|c~3 .extended_lut = "off";
defparam \d0|c~3 .lut_mask = 64'h557755775F7F5F7F;
defparam \d0|c~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N14
dffeas \d0|c[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d0|c~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|c[0] .is_wysiwyg = "true";
defparam \d0|c[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N35
dffeas \d0|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[2] .is_wysiwyg = "true";
defparam \d0|x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N5
dffeas \d0|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[3] .is_wysiwyg = "true";
defparam \d0|x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N26
dffeas \d0|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c0|c2|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\d0|x[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[4] .is_wysiwyg = "true";
defparam \d0|x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N40
dffeas \VGA|controller|xCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \VGA|writeEn~0_combout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & \VGA|user_input_translator|Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0000000000F000F0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (!\VGA|controller|controller_translator|Add1~1_sumout  & \VGA|controller|controller_translator|Add1~5_sumout )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0],\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( \VGA|writeEn~0_combout  & ( (!\VGA|user_input_translator|Add1~5_sumout  & !\VGA|user_input_translator|Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h00000000F000F000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF0F00000F0F00000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y1_N44
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N38
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N32
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N35
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a8  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h0F550F5533333333;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & 
// ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [0])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h02025757A2A2F7F7;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d0|c [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\d0|x [4],\d0|x [3],\d0|x [2],\d0|c0|out [1],\d0|c0|out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & 
// ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h05350535F535F535;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
