{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1751473534928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1751473534955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 17:25:34 2025 " "Processing started: Wed Jul 02 17:25:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1751473534955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1751473534955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProtoVDG -c ProtoVDG " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProtoVDG -c ProtoVDG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1751473534955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1751473535449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdbl.v 1 1 " "Found 1 design units, including 1 entities, in source file counterdbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterDbl " "Found entity 1: counterDbl" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formattiming.v 1 1 " "Found 1 design units, including 1 entities, in source file formattiming.v" { { "Info" "ISGN_ENTITY_NAME" "1 FormatTiming " "Found entity 1: FormatTiming" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "formatselect.v 1 1 " "Found 1 design units, including 1 entities, in source file formatselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 FormatSelect " "Found entity 1: FormatSelect" {  } { { "FormatSelect.v" "" { Text "H:/Quartus/ProtoVDG/FormatSelect.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataselectpath.v 1 1 " "Found 1 design units, including 1 entities, in source file dataselectpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataSelectPath " "Found entity 1: DataSelectPath" {  } { { "DataSelectPath.v" "" { Text "H:/Quartus/ProtoVDG/DataSelectPath.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semiswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file semiswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemiSwitch " "Found entity 1: SemiSwitch" {  } { { "SemiSwitch.v" "" { Text "H:/Quartus/ProtoVDG/SemiSwitch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semi4rom.v 1 1 " "Found 1 design units, including 1 entities, in source file semi4rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semi4Rom " "Found entity 1: Semi4Rom" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semi6rom.v 1 1 " "Found 1 design units, including 1 entities, in source file semi6rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Semi6Rom " "Found entity 1: Semi6Rom" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protovdg.v 1 1 " "Found 1 design units, including 1 entities, in source file protovdg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProtoVDG " "Found entity 1: ProtoVDG" {  } { { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphaintrom.v 1 1 " "Found 1 design units, including 1 entities, in source file alphaintrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlphaIntRom " "Found entity 1: AlphaIntRom" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphaswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file alphaswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlphaSwitch " "Found entity 1: AlphaSwitch" {  } { { "AlphaSwitch.v" "" { Text "H:/Quartus/ProtoVDG/AlphaSwitch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file rawswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 RawSwitch " "Found entity 1: RawSwitch" {  } { { "RawSwitch.v" "" { Text "H:/Quartus/ProtoVDG/RawSwitch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawshift.v 1 1 " "Found 1 design units, including 1 entities, in source file rawshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 RawShift " "Found entity 1: RawShift" {  } { { "RawShift.v" "" { Text "H:/Quartus/ProtoVDG/RawShift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semishift.v 1 1 " "Found 1 design units, including 1 entities, in source file semishift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SemiShift " "Found entity 1: SemiShift" {  } { { "SemiShift.v" "" { Text "H:/Quartus/ProtoVDG/SemiShift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourmap.v 1 1 " "Found 1 design units, including 1 entities, in source file colourmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColourMap " "Found entity 1: ColourMap" {  } { { "ColourMap.v" "" { Text "H:/Quartus/ProtoVDG/ColourMap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourmux.v 1 1 " "Found 1 design units, including 1 entities, in source file colourmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColourMux " "Found entity 1: ColourMux" {  } { { "ColourMux.v" "" { Text "H:/Quartus/ProtoVDG/ColourMux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751473535596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751473535596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProtoVDG " "Elaborating entity \"ProtoVDG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1751473535636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FormatSelect FormatSelect:FrmtSel " "Elaborating entity \"FormatSelect\" for hierarchy \"FormatSelect:FrmtSel\"" {  } { { "ProtoVDG.v" "FrmtSel" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FormatTiming FormatTiming:FmtTiming " "Elaborating entity \"FormatTiming\" for hierarchy \"FormatTiming:FmtTiming\"" {  } { { "ProtoVDG.v" "FmtTiming" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FormatTiming.v(129) " "Verilog HDL assignment warning at FormatTiming.v(129): truncated value with size 32 to match size of target (10)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535659 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FormatTiming.v(130) " "Verilog HDL assignment warning at FormatTiming.v(130): truncated value with size 32 to match size of target (10)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535659 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FormatTiming.v(131) " "Verilog HDL assignment warning at FormatTiming.v(131): truncated value with size 32 to match size of target (10)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535659 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "u_da0 FormatTiming.v(136) " "Verilog HDL Always Construct warning at FormatTiming.v(136): variable \"u_da0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1751473535659 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u_da0 FormatTiming.v(134) " "Verilog HDL Always Construct warning at FormatTiming.v(134): inferring latch(es) for variable \"u_da0\", which holds its previous value in one or more paths through the always construct" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1751473535659 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u_da0 FormatTiming.v(135) " "Inferred latch for \"u_da0\" at FormatTiming.v(135)" {  } { { "FormatTiming.v" "" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1751473535660 "|ProtoVDG|FormatTiming:FmtTiming"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FormatTiming:FmtTiming\|counter:lines " "Elaborating entity \"counter\" for hierarchy \"FormatTiming:FmtTiming\|counter:lines\"" {  } { { "FormatTiming.v" "lines" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.v(37) " "Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (9)" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535670 "|ProtoVDG|FormatTiming:FmtTiming|counter:lines"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterDbl FormatTiming:FmtTiming\|counterDbl:cols " "Elaborating entity \"counterDbl\" for hierarchy \"FormatTiming:FmtTiming\|counterDbl:cols\"" {  } { { "FormatTiming.v" "cols" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counterDbl.v(43) " "Verilog HDL assignment warning at counterDbl.v(43): truncated value with size 32 to match size of target (9)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535678 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counterDbl.v(50) " "Verilog HDL assignment warning at counterDbl.v(50): truncated value with size 32 to match size of target (9)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535678 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:cols"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterDbl FormatTiming:FmtTiming\|counterDbl:pCount " "Elaborating entity \"counterDbl\" for hierarchy \"FormatTiming:FmtTiming\|counterDbl:pCount\"" {  } { { "FormatTiming.v" "pCount" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counterDbl.v(43) " "Verilog HDL assignment warning at counterDbl.v(43): truncated value with size 32 to match size of target (3)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535688 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:pCount"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counterDbl.v(50) " "Verilog HDL assignment warning at counterDbl.v(50): truncated value with size 32 to match size of target (3)" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535688 "|ProtoVDG|FormatTiming:FmtTiming|counterDbl:pCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FormatTiming:FmtTiming\|counter:clkDiv2 " "Elaborating entity \"counter\" for hierarchy \"FormatTiming:FmtTiming\|counter:clkDiv2\"" {  } { { "FormatTiming.v" "clkDiv2" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(37) " "Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535699 "|ProtoVDG|FormatTiming:FmtTiming|counter:clkDiv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FormatTiming:FmtTiming\|counter:rc " "Elaborating entity \"counter\" for hierarchy \"FormatTiming:FmtTiming\|counter:rc\"" {  } { { "FormatTiming.v" "rc" { Text "H:/Quartus/ProtoVDG/FormatTiming.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(37) " "Verilog HDL assignment warning at counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535706 "|ProtoVDG|FormatTiming:FmtTiming|counter:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataSelectPath DataSelectPath:DataSel " "Elaborating entity \"DataSelectPath\" for hierarchy \"DataSelectPath:DataSel\"" {  } { { "ProtoVDG.v" "DataSel" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemiSwitch SemiSwitch:SemiSw " "Elaborating entity \"SemiSwitch\" for hierarchy \"SemiSwitch:SemiSw\"" {  } { { "ProtoVDG.v" "SemiSw" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Semi4Rom Semi4Rom:S4Rom " "Elaborating entity \"Semi4Rom\" for hierarchy \"Semi4Rom:S4Rom\"" {  } { { "ProtoVDG.v" "S4Rom" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535731 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.data_a 0 Semi4Rom.v(28) " "Net \"semiData.data_a\" at Semi4Rom.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535734 "|ProtoVDG|Semi4Rom:S4Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.waddr_a 0 Semi4Rom.v(28) " "Net \"semiData.waddr_a\" at Semi4Rom.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535734 "|ProtoVDG|Semi4Rom:S4Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.we_a 0 Semi4Rom.v(28) " "Net \"semiData.we_a\" at Semi4Rom.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "Semi4Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi4Rom.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535734 "|ProtoVDG|Semi4Rom:S4Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Semi6Rom Semi6Rom:S6Rom " "Elaborating entity \"Semi6Rom\" for hierarchy \"Semi6Rom:S6Rom\"" {  } { { "ProtoVDG.v" "S6Rom" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Semi6Rom.v(38) " "Verilog HDL assignment warning at Semi6Rom.v(38): truncated value with size 32 to match size of target (4)" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535744 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.data_a 0 Semi6Rom.v(29) " "Net \"semiData.data_a\" at Semi6Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535745 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.waddr_a 0 Semi6Rom.v(29) " "Net \"semiData.waddr_a\" at Semi6Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535745 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "semiData.we_a 0 Semi6Rom.v(29) " "Net \"semiData.we_a\" at Semi6Rom.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "Semi6Rom.v" "" { Text "H:/Quartus/ProtoVDG/Semi6Rom.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535745 "|ProtoVDG|Semi6Rom:S6Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlphaIntRom AlphaIntRom:AIRom " "Elaborating entity \"AlphaIntRom\" for hierarchy \"AlphaIntRom:AIRom\"" {  } { { "ProtoVDG.v" "AIRom" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 AlphaIntRom.v(544) " "Verilog HDL assignment warning at AlphaIntRom.v(544): truncated value with size 11 to match size of target (8)" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1751473535797 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphaData.data_a 0 AlphaIntRom.v(27) " "Net \"alphaData.data_a\" at AlphaIntRom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535799 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphaData.waddr_a 0 AlphaIntRom.v(27) " "Net \"alphaData.waddr_a\" at AlphaIntRom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535799 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alphaData.we_a 0 AlphaIntRom.v(27) " "Net \"alphaData.we_a\" at AlphaIntRom.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "AlphaIntRom.v" "" { Text "H:/Quartus/ProtoVDG/AlphaIntRom.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Quartus II" 0 -1 1751473535799 "|ProtoVDG|AlphaIntRom:AIRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlphaSwitch AlphaSwitch:AlphaSw " "Elaborating entity \"AlphaSwitch\" for hierarchy \"AlphaSwitch:AlphaSw\"" {  } { { "ProtoVDG.v" "AlphaSw" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RawShift RawShift:AlphaSf " "Elaborating entity \"RawShift\" for hierarchy \"RawShift:AlphaSf\"" {  } { { "ProtoVDG.v" "AlphaSf" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemiShift SemiShift:SemiSf " "Elaborating entity \"SemiShift\" for hierarchy \"SemiShift:SemiSf\"" {  } { { "ProtoVDG.v" "SemiSf" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourMap ColourMap:AlphaMap " "Elaborating entity \"ColourMap\" for hierarchy \"ColourMap:AlphaMap\"" {  } { { "ProtoVDG.v" "AlphaMap" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourMux ColourMux:Palette " "Elaborating entity \"ColourMux\" for hierarchy \"ColourMux:Palette\"" {  } { { "ProtoVDG.v" "Palette" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473535845 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 448 H:/Quartus/ProtoVDG/db/ProtoVDG.ram0_AlphaIntRom_c549b324.hdl.mif " "Memory depth (512) in the design file differs from memory depth (448) in the Memory Initialization File \"H:/Quartus/ProtoVDG/db/ProtoVDG.ram0_AlphaIntRom_c549b324.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1751473535928 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "FormatTiming:FmtTiming\|counterDbl:cols\|nCount_rtl_0 9 " "Inferred lpm_counter megafunction (LPM_WIDTH=9) from the following logic: \"FormatTiming:FmtTiming\|counterDbl:cols\|nCount_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473535939 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "FormatTiming:FmtTiming\|counterDbl:cols\|pCount_rtl_0 9 " "Inferred lpm_counter megafunction (LPM_WIDTH=9) from the following logic: \"FormatTiming:FmtTiming\|counterDbl:cols\|pCount_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473535939 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1751473535939 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "FormatTiming:FmtTiming\|counterDbl:cols\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"FormatTiming:FmtTiming\|counterDbl:cols\|Add0\"" {  } { { "counterDbl.v" "Add0" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473535940 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "FormatTiming:FmtTiming\|counter:lines\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"FormatTiming:FmtTiming\|counter:lines\|Add0\"" {  } { { "counter.v" "Add0" { Text "H:/Quartus/ProtoVDG/counter.v" 37 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473535940 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1751473535940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_counter:nCount_rtl_0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_counter:nCount_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473536033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_counter:nCount_rtl_0 " "Instantiated megafunction \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_counter:nCount_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536033 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1751473536033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473536107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Instantiated megafunction \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536108 ""}  } { { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1751473536108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[1\] FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:oflow_node FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:result_node FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[0\] FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|addcore:adder\[0\]\", which is child of megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|look_add:look_ahead_unit FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536299 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"FormatTiming:FmtTiming\|counterDbl:cols\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "counterDbl.v" "" { Text "H:/Quartus/ProtoVDG/counterDbl.v" 37 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FormatTiming:FmtTiming\|counter:lines\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"FormatTiming:FmtTiming\|counter:lines\|lpm_add_sub:Add0\"" {  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473536328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FormatTiming:FmtTiming\|counter:lines\|lpm_add_sub:Add0 " "Instantiated megafunction \"FormatTiming:FmtTiming\|counter:lines\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751473536328 ""}  } { { "counter.v" "" { Text "H:/Quartus/ProtoVDG/counter.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1751473536328 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "17 " "Ignored 17 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "17 " "Ignored 17 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1751473536431 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1751473536431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[0\] " "No output dependent on input pin \"Data\[0\]\"" {  } { { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473538835 "|ProtoVDG|Data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data\[2\] " "No output dependent on input pin \"Data\[2\]\"" {  } { { "ProtoVDG.v" "" { Text "H:/Quartus/ProtoVDG/ProtoVDG.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751473538835 "|ProtoVDG|Data[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1751473538835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1751473538836 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1751473538836 ""} { "Info" "ICUT_CUT_TM_MCELLS" "114 " "Implemented 114 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1751473538836 ""} { "Info" "ICUT_CUT_TM_SEXPS" "45 " "Implemented 45 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1751473538836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1751473538836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Quartus/ProtoVDG/output_files/ProtoVDG.map.smsg " "Generated suppressed messages file H:/Quartus/ProtoVDG/output_files/ProtoVDG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1751473538959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1751473538978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 17:25:38 2025 " "Processing ended: Wed Jul 02 17:25:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1751473538978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1751473538978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1751473538978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751473538978 ""}
