# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build/top --top-module top --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/libs -L/home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs -I/home/blackbox/Documents/work/riscv/pipelined/rtl /home/blackbox/Documents/work/riscv/pipelined/rtl/adder.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/aludec.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/alu.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/controller.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/datapath.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/dmem.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/eqcomp.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/extend.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/flopenrc.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/flopenr.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/floprc.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/flopr.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/hazardunit.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/imem.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/ls2.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/maindec.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/mux2.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/mux3.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/pipelinedprocessor.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/regfilep.sv /home/blackbox/Documents/work/riscv/pipelined/rtl/top.sv /home/blackbox/Documents/work/riscv/.venv/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       143   256948  1769525743   736759574  1769525743   736759574 "/home/blackbox/Documents/work/riscv/pipelined/rtl/adder.sv"
S       776   253748  1769868901   700767142  1769868901   700767142 "/home/blackbox/Documents/work/riscv/pipelined/rtl/alu.sv"
S       988   276919  1769778739   387811556  1769778739   387811556 "/home/blackbox/Documents/work/riscv/pipelined/rtl/aludec.sv"
S      2101   289438  1769877497   216392780  1769877497   216392780 "/home/blackbox/Documents/work/riscv/pipelined/rtl/controller.sv"
S      4620   290283  1769879219   628816056  1769879219   628816056 "/home/blackbox/Documents/work/riscv/pipelined/rtl/datapath.sv"
S       364   277848  1770041869   294909951  1770041869   294909951 "/home/blackbox/Documents/work/riscv/pipelined/rtl/dmem.sv"
S       142   282784  1769708898   461343653  1769708898   461343653 "/home/blackbox/Documents/work/riscv/pipelined/rtl/eqcomp.sv"
S       643   256933  1769767099   860472375  1769767099   860472375 "/home/blackbox/Documents/work/riscv/pipelined/rtl/extend.sv"
S       326   246548  1769440835   145747036  1769440835   145747036 "/home/blackbox/Documents/work/riscv/pipelined/rtl/flopenr.sv"
S       362   246613  1769441163   197074290  1769441163   197074290 "/home/blackbox/Documents/work/riscv/pipelined/rtl/flopenrc.sv"
S       297   246345  1769439885   793636842  1769439885   793636842 "/home/blackbox/Documents/work/riscv/pipelined/rtl/flopr.sv"
S       368   246411  1769440311    48443350  1769440311    48443350 "/home/blackbox/Documents/work/riscv/pipelined/rtl/floprc.sv"
S      1167   290491  1769857950    48536270  1769857950    48536270 "/home/blackbox/Documents/work/riscv/pipelined/rtl/hazardunit.sv"
S       235   278491  1770037036   628633797  1770037036   628633797 "/home/blackbox/Documents/work/riscv/pipelined/rtl/imem.sv"
S       221   256924  1769525664   427688691  1769525664   427688691 "/home/blackbox/Documents/work/riscv/pipelined/rtl/ls2.sv"
S       851   278703  1770036421   509554747  1770036421   509554747 "/home/blackbox/Documents/work/riscv/pipelined/rtl/maindec.sv"
S       166   256094  1769522807   390101440  1769522807   390101440 "/home/blackbox/Documents/work/riscv/pipelined/rtl/mux2.sv"
S       246   256117  1769523354   596000950  1769523354   596000950 "/home/blackbox/Documents/work/riscv/pipelined/rtl/mux3.sv"
S      2174   300092  1769879843   199876915  1769879843   199876915 "/home/blackbox/Documents/work/riscv/pipelined/rtl/pipelinedprocessor.sv"
S       841   256843  1770038019   218750560  1770038019   218750560 "/home/blackbox/Documents/work/riscv/pipelined/rtl/regfilep.sv"
S       691   301405  1770043400   799771363  1770043400   799771363 "/home/blackbox/Documents/work/riscv/pipelined/rtl/top.sv"
S  10495144   697396  1768412700   430295343  1753401600           0 "/usr/bin/verilator_bin"
S      6525   697468  1768412700   448407504  1745773137           0 "/usr/share/verilator/include/verilated_std.sv"
S      2787   697469  1768412700   448407504  1745773137           0 "/usr/share/verilator/include/verilated_std_waiver.vlt"
T      5118   317875  1770043407   129449679  1770043407   129449679 "sim_build/top/Vtop.cpp"
T      3643   317874  1770043407   129369225  1770043407   129369225 "sim_build/top/Vtop.h"
T      2322   317887  1770043407   133674051  1770043407   133674051 "sim_build/top/Vtop.mk"
T      1970   317873  1770043407   129308471  1770043407   129308471 "sim_build/top/Vtop__ConstPool_0.cpp"
T       669   317872  1770043407   129236975  1770043407   129236975 "sim_build/top/Vtop__Dpi.cpp"
T       520   317871  1770043407   129216703  1770043407   129216703 "sim_build/top/Vtop__Dpi.h"
T     73813   317869  1770043407   127684094  1770043407   127684094 "sim_build/top/Vtop__Syms.cpp"
T      3311   317870  1770043407   129185493  1770043407   129185493 "sim_build/top/Vtop__Syms.h"
T       290   317884  1770043407   132756478  1770043407   132756478 "sim_build/top/Vtop__TraceDecls__0__Slow.cpp"
T     31512   317885  1770043407   133516835  1770043407   133516835 "sim_build/top/Vtop__Trace__0.cpp"
T     92346   317883  1770043407   132756478  1770043407   132756478 "sim_build/top/Vtop__Trace__0__Slow.cpp"
T     25903   317877  1770043407   129844630  1770043407   129844630 "sim_build/top/Vtop___024root.h"
T      3721   317881  1770043407   130945121  1770043407   130945121 "sim_build/top/Vtop___024root__DepSet_h84412442__0.cpp"
T       845   317879  1770043407   130225042  1770043407   130225042 "sim_build/top/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     98587   317882  1770043407   131762357  1770043407   131762357 "sim_build/top/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     34707   317880  1770043407   130612959  1770043407   130612959 "sim_build/top/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      3973   317878  1770043407   130161330  1770043407   130161330 "sim_build/top/Vtop___024root__Slow.cpp"
T       773   317876  1770043407   129528676  1770043407   129528676 "sim_build/top/Vtop__pch.h"
T      2127   317923  1770043407   133674051  1770043407   133674051 "sim_build/top/Vtop__ver.d"
T         0        0  1770043407   133674051  1770043407   133674051 "sim_build/top/Vtop__verFiles.dat"
T      1881   317886  1770043407   133627712  1770043407   133627712 "sim_build/top/Vtop_classes.mk"
