============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 10 2024  02:29:46 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

    Clock     Period 
---------------------
clk          15000.0 
wr_vir_clk_i 15000.0 


    Cost       Critical              Violating 
    Group     Path Slack     TNS       Paths   
-----------------------------------------------
clk             No paths        0.0            
default         No paths        0.0            
I2O              -4466.0   -35728.0          8 
I2R               1002.9        0.0          0 
R2O               1922.9        0.0          0 
R2R              10436.8        0.0          0 
wr_vir_clk_i    No paths        0.0            
-----------------------------------------------
Total                      -35728.0          8 

Instance Count
--------------
Leaf Instance Count             469 
Physical Instance count           0 
Sequential Instance Count       136 
Combinational Instance Count    333 
Hierarchical Instance Count       1 

Area
----
Cell Area                          37266.561
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    37266.561
Net Area                           249.152
Total Area (Cell+Physical+Net)     37515.713

Runtime                            0.0 seconds
Elapsed Runtime                    30 seconds
Genus peak memory usage            1676.55 
Innovus peak memory usage          no_value 
Hostname                           localhost
