#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x557c7c6686f0 .scope module, "testbench_sa_1threads_4cells_2neighbors" "testbench_sa_1threads_4cells_2neighbors" 2 3;
 .timescale 0 0;
v0x557c7c7eb3e0_0 .var "clk", 0 0;
v0x557c7c7eb480_0 .var "rst", 0 0;
v0x557c7c7eb540_0 .var "start", 0 0;
S_0x557c7c672610 .scope module, "sa_1threads_4cells_2neighbors" "sa_1threads_4cells_2neighbors" 2 13, 2 50 0, S_0x557c7c6686f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
v0x557c7c7ea7f0_0 .net "ce0_flag_ch_out", 0 0, L_0x557c7c7f1f60;  1 drivers
v0x557c7c7ea8b0_0 .net "ce0_sa", 2 0, L_0x557c7c7f2b40;  1 drivers
v0x557c7c7ea950_0 .net "ce0_sb", 2 0, L_0x557c7c7f2a30;  1 drivers
v0x557c7c7ea9f0_0 .net "ce0_th_cell0_out", 1 0, L_0x557c7c7f23e0;  1 drivers
v0x557c7c7eaa90_0 .net "ce0_th_cell1_out", 1 0, L_0x557c7c7f2260;  1 drivers
v0x557c7c7eab30_0 .net "ce0_th_ch_out", 0 0, L_0x557c7c7f20a0;  1 drivers
v0x557c7c7eabd0_0 .net "ce0_th_done_out", 0 0, L_0x557c7c7f2830;  1 drivers
v0x557c7c7eac70_0 .net "ce0_th_out", 0 0, L_0x557c7c7f2560;  1 drivers
v0x557c7c7ead10_0 .net "ce0_th_v_out", 0 0, L_0x557c7c7f2650;  1 drivers
v0x557c7c7eadb0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  1 drivers
v0x557c7c7eae50_0 .net "rst", 0 0, v0x557c7c7eb480_0;  1 drivers
v0x557c7c7eaef0_0 .net "start", 0 0, v0x557c7c7eb540_0;  1 drivers
v0x557c7c7eaf90_0 .net "th", 0 0, v0x557c7c7ea4f0_0;  1 drivers
v0x557c7c7eb030_0 .net "th_cell0", 1 0, v0x557c7c7e9850_0;  1 drivers
v0x557c7c7eb0d0_0 .net "th_cell1", 1 0, v0x557c7c7e9930_0;  1 drivers
v0x557c7c7eb170_0 .net "th_done", 0 0, v0x557c7c7e9ae0_0;  1 drivers
v0x557c7c7eb210_0 .net "th_v", 0 0, v0x557c7c7ea5b0_0;  1 drivers
S_0x557c7c7ab8c0 .scope module, "cell0_exec_1threads_4cells_2neighbors" "cell0_exec_1threads_4cells_2neighbors" 2 87, 2 275 0, S_0x557c7c672610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /OUTPUT 1 "th_done_out";
    .port_info 7 /OUTPUT 1 "th_v_out";
    .port_info 8 /OUTPUT 1 "th_out";
    .port_info 9 /OUTPUT 2 "th_cell0_out";
    .port_info 10 /OUTPUT 2 "th_cell1_out";
    .port_info 11 /OUTPUT 1 "th_ch_out";
    .port_info 12 /OUTPUT 1 "flag_ch_out";
    .port_info 13 /OUTPUT 3 "sb";
    .port_info 14 /OUTPUT 3 "sa";
L_0x557c7c7f2a30 .functor BUFZ 3, v0x557c7c7b1820_0, C4<000>, C4<000>, C4<000>;
L_0x557c7c7f2b40 .functor BUFZ 3, v0x557c7c7b30e0_0, C4<000>, C4<000>, C4<000>;
v0x557c7c7e4d40_0 .net *"_ivl_130", 0 0, L_0x557c7c7f1a40;  1 drivers
v0x557c7c7e4e20_0 .net *"_ivl_132", 0 0, L_0x557c7c7f1b10;  1 drivers
v0x557c7c7e4f00_0 .net *"_ivl_138", 0 0, L_0x557c7c7f19a0;  1 drivers
v0x557c7c7e4fc0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
o0x7f1906981b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c7e5060_0 .net "cn_flag_ch_in", 0 0, o0x7f1906981b48;  0 drivers
v0x557c7c7e5150_0 .net "cn_flag_ch_out", 0 0, v0x557c7c689ad0_0;  1 drivers
v0x557c7c7e5240_0 .net "cn_node0", 2 0, L_0x557c7c7eb630;  1 drivers
v0x557c7c7e5330_0 .net "cn_node1", 2 0, L_0x557c7c7eb7c0;  1 drivers
v0x557c7c7e5440_0 .net "cn_th_cell0_out", 1 0, v0x557c7c675ff0_0;  1 drivers
v0x557c7c7e5500_0 .net "cn_th_cell1_out", 1 0, v0x557c7c673290_0;  1 drivers
o0x7f1906980e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c7e5610_0 .net "cn_th_ch_in", 0 0, o0x7f1906980e28;  0 drivers
v0x557c7c7e5720_0 .net "cn_th_ch_out", 0 0, v0x557c7c673460_0;  1 drivers
v0x557c7c7e5830_0 .net "cn_th_done_out", 0 0, v0x557c7c67b020_0;  1 drivers
v0x557c7c7e5920_0 .net "cn_th_out", 0 0, v0x557c7c67b1c0_0;  1 drivers
v0x557c7c7e5a30_0 .net "cn_th_v_out", 0 0, v0x557c7c67b360_0;  1 drivers
v0x557c7c7e5b20 .array "cs_opa0", 1 0;
v0x557c7c7e5b20_0 .net v0x557c7c7e5b20 0, 1 0, L_0x557c7c7b6970; 1 drivers
v0x557c7c7e5b20_1 .net v0x557c7c7e5b20 1, 1 0, L_0x557c7c7f1110; 1 drivers
v0x557c7c7e5ca0 .array "cs_opa1", 1 0;
v0x557c7c7e5ca0_0 .net v0x557c7c7e5ca0 0, 1 0, L_0x557c7c7ee2b0; 1 drivers
v0x557c7c7e5ca0_1 .net v0x557c7c7e5ca0 1, 1 0, L_0x557c7c7f12b0; 1 drivers
v0x557c7c7e5e20 .array "cs_opb0", 1 0;
v0x557c7c7e5e20_0 .net v0x557c7c7e5e20 0, 1 0, L_0x557c7c7ed4e0; 1 drivers
v0x557c7c7e5e20_1 .net v0x557c7c7e5e20 1, 1 0, L_0x557c7c7f08b0; 1 drivers
v0x557c7c7e5fa0 .array "cs_opb1", 1 0;
v0x557c7c7e5fa0_0 .net v0x557c7c7e5fa0 0, 1 0, L_0x557c7c78b970; 1 drivers
v0x557c7c7e5fa0_1 .net v0x557c7c7e5fa0 1, 1 0, L_0x557c7c7f0250; 1 drivers
v0x557c7c7e6120_0 .net "cs_v", 1 0, L_0x557c7c7f15e0;  1 drivers
v0x557c7c7e6200 .array "dm_d0", 1 0;
v0x557c7c7e6200_0 .net v0x557c7c7e6200 0, 2 0, v0x557c7c7c04b0_0; 1 drivers
v0x557c7c7e6200_1 .net v0x557c7c7e6200 1, 2 0, v0x557c7c7c1230_0; 1 drivers
v0x557c7c7e6380 .array "dm_d1", 1 0;
v0x557c7c7e6380_0 .net v0x557c7c7e6380 0, 2 0, v0x557c7c7c0550_0; 1 drivers
v0x557c7c7e6380_1 .net v0x557c7c7e6380 1, 2 0, v0x557c7c7c1320_0; 1 drivers
v0x557c7c7e6500_0 .net "flag_ch_out", 0 0, L_0x557c7c7f1f60;  alias, 1 drivers
v0x557c7c7e65c0_0 .net "n_flag_ch_out", 1 0, L_0x557c7c7ef4c0;  1 drivers
v0x557c7c7e66a0 .array "n_neighbor", 1 0;
v0x557c7c7e66a0_0 .net v0x557c7c7e66a0 0, 2 0, L_0x557c7c7ec5e0; 1 drivers
v0x557c7c7e66a0_1 .net v0x557c7c7e66a0 1, 2 0, L_0x557c7c7eeca0; 1 drivers
v0x557c7c7e6780 .array "n_th_cell0_out", 1 0;
v0x557c7c7e6780_0 .net v0x557c7c7e6780 0, 1 0, v0x557c7c7c3630_0; 1 drivers
v0x557c7c7e6780_1 .net v0x557c7c7e6780 1, 1 0, v0x557c7c7c5eb0_0; 1 drivers
v0x557c7c7e6870 .array "n_th_cell1_out", 1 0;
v0x557c7c7e6870_0 .net v0x557c7c7e6870 0, 1 0, v0x557c7c7c3870_0; 1 drivers
v0x557c7c7e6870_1 .net v0x557c7c7e6870 1, 1 0, v0x557c7c7c60f0_0; 1 drivers
v0x557c7c7e69a0 .array "n_th_ch_out", 1 0;
v0x557c7c7e69a0_0 .net v0x557c7c7e69a0 0, 0 0, v0x557c7c7c3a20_0; 1 drivers
v0x557c7c7e69a0_1 .net v0x557c7c7e69a0 1, 0 0, v0x557c7c7c62a0_0; 1 drivers
v0x557c7c7e6a80_0 .net "n_th_done_out", 1 0, L_0x557c7c7ef150;  1 drivers
v0x557c7c7e6b60 .array "n_th_node0_out", 1 0;
v0x557c7c7e6b60_0 .net v0x557c7c7e6b60 0, 2 0, v0x557c7c7c3e10_0; 1 drivers
v0x557c7c7e6b60_1 .net v0x557c7c7e6b60 1, 2 0, v0x557c7c7c67b0_0; 1 drivers
v0x557c7c7e6c90 .array "n_th_node1_out", 1 0;
v0x557c7c7e6c90_0 .net v0x557c7c7e6c90 0, 2 0, v0x557c7c7c3fc0_0; 1 drivers
v0x557c7c7e6c90_1 .net v0x557c7c7e6c90 1, 2 0, v0x557c7c7c6930_0; 1 drivers
v0x557c7c7e6e00 .array "n_th_out", 1 0;
v0x557c7c7e6e00_0 .net v0x557c7c7e6e00 0, 0 0, v0x557c7c7c4080_0; 1 drivers
v0x557c7c7e6e00_1 .net v0x557c7c7e6e00 1, 0 0, v0x557c7c7c6a10_0; 1 drivers
v0x557c7c7e6f30_0 .net "n_th_v_out", 1 0, L_0x557c7c7ef240;  1 drivers
v0x557c7c7e7220 .array "nc_neighbor_cell", 1 0;
v0x557c7c7e7220_0 .net v0x557c7c7e7220 0, 2 0, L_0x557c7c7ed090; 1 drivers
v0x557c7c7e7220_1 .net v0x557c7c7e7220 1, 2 0, L_0x557c7c7efd40; 1 drivers
v0x557c7c7e73a0_0 .net "nc_node0_v", 1 0, L_0x557c7c7f0c60;  1 drivers
v0x557c7c7e7480 .array "nc_th_cell0_out", 1 0;
v0x557c7c7e7480_0 .net v0x557c7c7e7480 0, 1 0, v0x557c7c7ccfb0_0; 1 drivers
v0x557c7c7e7480_1 .net v0x557c7c7e7480 1, 1 0, v0x557c7c7d3880_0; 1 drivers
v0x557c7c7e7600 .array "nc_th_cell1_out", 1 0;
v0x557c7c7e7600_0 .net v0x557c7c7e7600 0, 1 0, v0x557c7c7cd140_0; 1 drivers
v0x557c7c7e7600_1 .net v0x557c7c7e7600 1, 1 0, v0x557c7c7d3a20_0; 1 drivers
v0x557c7c7e7780_0 .net "reg_pipe_in", 8 0, L_0x557c7c7f1cc0;  1 drivers
v0x557c7c7d4b50_2 .array/port v0x557c7c7d4b50, 2;
v0x557c7c7e7840_0 .net "reg_pipe_out", 8 0, v0x557c7c7d4b50_2;  1 drivers
v0x557c7c7e78e0 .array "s_sa", 1 0;
v0x557c7c7e78e0_0 .net v0x557c7c7e78e0 0, 2 0, v0x557c7c75fe70_0; 1 drivers
v0x557c7c7e78e0_1 .net v0x557c7c7e78e0 1, 2 0, v0x557c7c7b30e0_0; 1 drivers
v0x557c7c7e79f0 .array "s_sb", 1 0;
v0x557c7c7e79f0_0 .net v0x557c7c7e79f0 0, 2 0, v0x557c7c7aee30_0; 1 drivers
v0x557c7c7e79f0_1 .net v0x557c7c7e79f0 1, 2 0, v0x557c7c7b1820_0; 1 drivers
v0x557c7c7e7b00_0 .net "sa", 2 0, L_0x557c7c7f2b40;  alias, 1 drivers
v0x557c7c7e7bc0_0 .net "sb", 2 0, L_0x557c7c7f2a30;  alias, 1 drivers
v0x557c7c7e7ca0_0 .net "th_cell0_in", 1 0, v0x557c7c7e9850_0;  alias, 1 drivers
v0x557c7c7e7d60_0 .net "th_cell0_out", 1 0, L_0x557c7c7f23e0;  alias, 1 drivers
v0x557c7c7e7e20_0 .net "th_cell1_in", 1 0, v0x557c7c7e9930_0;  alias, 1 drivers
v0x557c7c7e7ee0_0 .net "th_cell1_out", 1 0, L_0x557c7c7f2260;  alias, 1 drivers
v0x557c7c7e7fa0_0 .net "th_ch_out", 0 0, L_0x557c7c7f20a0;  alias, 1 drivers
v0x557c7c7e8080_0 .net "th_done_in", 0 0, v0x557c7c7e9ae0_0;  alias, 1 drivers
v0x557c7c7e8120_0 .net "th_done_out", 0 0, L_0x557c7c7f2830;  alias, 1 drivers
v0x557c7c7e81c0_0 .net "th_in", 0 0, v0x557c7c7ea4f0_0;  alias, 1 drivers
v0x557c7c7e8280_0 .net "th_out", 0 0, L_0x557c7c7f2560;  alias, 1 drivers
v0x557c7c7e8340_0 .net "th_v_in", 0 0, v0x557c7c7ea5b0_0;  alias, 1 drivers
v0x557c7c7e83e0_0 .net "th_v_out", 0 0, L_0x557c7c7f2650;  alias, 1 drivers
L_0x557c7c7ed9e0 .part L_0x557c7c7ef150, 0, 1;
L_0x557c7c7edae0 .part L_0x557c7c7ef240, 0, 1;
L_0x557c7c7edbe0 .part L_0x557c7c7ef4c0, 0, 1;
L_0x557c7c7ee4b0 .part L_0x557c7c7f0c60, 0, 1;
L_0x557c7c7ee900 .part L_0x557c7c7f15e0, 0, 1;
L_0x557c7c7eef00 .part L_0x557c7c7ef150, 0, 1;
L_0x557c7c7ef060 .part L_0x557c7c7ef240, 0, 1;
L_0x557c7c7ef150 .concat8 [ 1 1 0 0], v0x557c7c7c3bb0_0, v0x557c7c7c6420_0;
L_0x557c7c7ef240 .concat8 [ 1 1 0 0], v0x557c7c7c4230_0, v0x557c7c7c6bb0_0;
L_0x557c7c7ef340 .part L_0x557c7c7ef4c0, 0, 1;
L_0x557c7c7ef4c0 .concat8 [ 1 1 0 0], v0x557c7c7c3340_0, v0x557c7c7c5bb0_0;
L_0x557c7c7f0750 .part L_0x557c7c7ef150, 1, 1;
L_0x557c7c7f0920 .part L_0x557c7c7ef240, 1, 1;
L_0x557c7c7f0a80 .part L_0x557c7c7ef4c0, 1, 1;
L_0x557c7c7f0c60 .concat8 [ 1 1 0 0], L_0x557c7c7b5910, L_0x557c7c7f0000;
L_0x557c7c7f14b0 .part L_0x557c7c7f0c60, 1, 1;
L_0x557c7c7f15e0 .concat8 [ 1 1 0 0], L_0x557c7c7edfe0, L_0x557c7c7f0f70;
L_0x557c7c7f18d0 .part L_0x557c7c7f15e0, 1, 1;
L_0x557c7c7f1a40 .part L_0x557c7c7ef150, 1, 1;
L_0x557c7c7f1b10 .part L_0x557c7c7ef240, 1, 1;
L_0x557c7c7f19a0 .part L_0x557c7c7ef4c0, 1, 1;
LS_0x557c7c7f1cc0_0_0 .concat [ 1 1 2 2], L_0x557c7c7f19a0, v0x557c7c7c62a0_0, v0x557c7c7c60f0_0, v0x557c7c7c5eb0_0;
LS_0x557c7c7f1cc0_0_4 .concat [ 1 1 1 0], v0x557c7c7c6a10_0, L_0x557c7c7f1b10, L_0x557c7c7f1a40;
L_0x557c7c7f1cc0 .concat [ 6 3 0 0], LS_0x557c7c7f1cc0_0_0, LS_0x557c7c7f1cc0_0_4;
L_0x557c7c7f1f60 .part v0x557c7c7d4b50_2, 0, 1;
L_0x557c7c7f20a0 .part v0x557c7c7d4b50_2, 1, 1;
L_0x557c7c7f2260 .part v0x557c7c7d4b50_2, 2, 2;
L_0x557c7c7f23e0 .part v0x557c7c7d4b50_2, 4, 2;
L_0x557c7c7f2560 .part v0x557c7c7d4b50_2, 6, 1;
L_0x557c7c7f2650 .part v0x557c7c7d4b50_2, 7, 1;
L_0x557c7c7f2830 .part v0x557c7c7d4b50_2, 8, 1;
S_0x557c7c7abc70 .scope module, "addera_0" "adder" 2 446, 2 1364 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
L_0x7f19069378d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c75d640_0 .net "a", 2 0, L_0x7f19069378d0;  1 drivers
v0x557c7c75ade0_0 .net "b", 2 0, v0x557c7c7c0550_0;  alias, 1 drivers
v0x557c7c7583e0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c75fe70_0 .var "s", 2 0;
E_0x557c7c7105d0 .event posedge, v0x557c7c7583e0_0;
S_0x557c7c7ab540 .scope module, "addera_1" "adder" 2 545, 2 1364 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
v0x557c7c7b5a70_0 .net "a", 2 0, v0x557c7c75fe70_0;  alias, 1 drivers
v0x557c7c78bad0_0 .net "b", 2 0, v0x557c7c7c1320_0;  alias, 1 drivers
v0x557c7c7b6ad0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7b30e0_0 .var "s", 2 0;
S_0x557c7c75c1f0 .scope module, "adderb_0" "adder" 2 436, 2 1364 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
L_0x7f1906937888 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7b2bd0_0 .net "a", 2 0, L_0x7f1906937888;  1 drivers
v0x557c7c7b2660_0 .net "b", 2 0, v0x557c7c7c04b0_0;  alias, 1 drivers
v0x557c7c7b2740_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7aee30_0 .var "s", 2 0;
S_0x557c7c7bcf00 .scope module, "adderb_1" "adder" 2 535, 2 1364 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
v0x557c7c7b21a0_0 .net "a", 2 0, v0x557c7c7aee30_0;  alias, 1 drivers
v0x557c7c7b1ce0_0 .net "b", 2 0, v0x557c7c7c1230_0;  alias, 1 drivers
v0x557c7c7b1da0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7b1820_0 .var "s", 2 0;
S_0x557c7c7b1360 .scope module, "cell_selector_0" "cell_selector" 2 407, 2 1284 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "th_cell0_in";
    .port_info 1 /INPUT 2 "th_cell1_in";
    .port_info 2 /INPUT 1 "th_node0_v_in";
    .port_info 3 /INPUT 3 "neighbor_cell_in";
    .port_info 4 /OUTPUT 2 "opb0";
    .port_info 5 /OUTPUT 2 "opb1";
    .port_info 6 /OUTPUT 2 "opa0";
    .port_info 7 /OUTPUT 2 "opa1";
    .port_info 8 /OUTPUT 1 "v";
L_0x557c7c7ed4e0 .functor BUFZ 2, v0x557c7c7ccfb0_0, C4<00>, C4<00>, C4<00>;
L_0x557c7c78b970 .functor BUFZ 2, L_0x557c7c7ede40, C4<00>, C4<00>, C4<00>;
L_0x557c7c7b6970 .functor BUFZ 2, v0x557c7c7cd140_0, C4<00>, C4<00>, C4<00>;
v0x557c7c7b09e0_0 .net *"_ivl_14", 0 0, L_0x557c7c7ee180;  1 drivers
v0x557c7c7b0aa0_0 .net *"_ivl_4", 1 0, L_0x557c7c7edf10;  1 drivers
v0x557c7c7b0520_0 .net "neighbor_cell", 1 0, L_0x557c7c7ede40;  1 drivers
v0x557c7c7b05e0_0 .net "neighbor_cell_in", 2 0, L_0x557c7c7ed090;  alias, 1 drivers
v0x557c7c7b0060_0 .net "neighbor_v", 0 0, L_0x557c7c7edce0;  1 drivers
v0x557c7c7afba0_0 .net "opa0", 1 0, L_0x557c7c7b6970;  alias, 1 drivers
v0x557c7c7afc80_0 .net "opa1", 1 0, L_0x557c7c7ee2b0;  alias, 1 drivers
v0x557c7c7af6e0_0 .net "opb0", 1 0, L_0x557c7c7ed4e0;  alias, 1 drivers
v0x557c7c7af7a0_0 .net "opb1", 1 0, L_0x557c7c78b970;  alias, 1 drivers
v0x557c7c7ae9e0_0 .net "th_cell0_in", 1 0, v0x557c7c7ccfb0_0;  alias, 1 drivers
v0x557c7c7aeac0_0 .net "th_cell1_in", 1 0, v0x557c7c7cd140_0;  alias, 1 drivers
v0x557c7c7851e0_0 .net "th_node0_v_in", 0 0, L_0x557c7c7ee4b0;  1 drivers
v0x557c7c7852a0_0 .net "v", 0 0, L_0x557c7c7edfe0;  1 drivers
L_0x557c7c7edce0 .part L_0x557c7c7ed090, 2, 1;
L_0x557c7c7ede40 .part L_0x557c7c7ed090, 0, 2;
L_0x557c7c7edf10 .concat [ 1 1 0 0], L_0x557c7c7edce0, L_0x557c7c7ee4b0;
L_0x557c7c7edfe0 .reduce/and L_0x557c7c7edf10;
L_0x557c7c7ee180 .cmp/eq 2, L_0x557c7c7ede40, v0x557c7c7cd140_0;
L_0x557c7c7ee2b0 .functor MUXZ 2, L_0x557c7c7ede40, v0x557c7c7ccfb0_0, L_0x557c7c7ee180, C4<>;
S_0x557c7c788ae0 .scope module, "cell_selector_1" "cell_selector" 2 506, 2 1284 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "th_cell0_in";
    .port_info 1 /INPUT 2 "th_cell1_in";
    .port_info 2 /INPUT 1 "th_node0_v_in";
    .port_info 3 /INPUT 3 "neighbor_cell_in";
    .port_info 4 /OUTPUT 2 "opb0";
    .port_info 5 /OUTPUT 2 "opb1";
    .port_info 6 /OUTPUT 2 "opa0";
    .port_info 7 /OUTPUT 2 "opa1";
    .port_info 8 /OUTPUT 1 "v";
L_0x557c7c7f08b0 .functor BUFZ 2, v0x557c7c7d3880_0, C4<00>, C4<00>, C4<00>;
L_0x557c7c7f0250 .functor BUFZ 2, L_0x557c7c7f0e30, C4<00>, C4<00>, C4<00>;
L_0x557c7c7f1110 .functor BUFZ 2, v0x557c7c7d3a20_0, C4<00>, C4<00>, C4<00>;
v0x557c7c789090_0 .net *"_ivl_14", 0 0, L_0x557c7c7f1180;  1 drivers
v0x557c7c784d20_0 .net *"_ivl_4", 1 0, L_0x557c7c7f0ed0;  1 drivers
v0x557c7c784e00_0 .net "neighbor_cell", 1 0, L_0x557c7c7f0e30;  1 drivers
v0x557c7c788160_0 .net "neighbor_cell_in", 2 0, L_0x557c7c7efd40;  alias, 1 drivers
v0x557c7c788240_0 .net "neighbor_v", 0 0, L_0x557c7c7f0d00;  1 drivers
v0x557c7c787ca0_0 .net "opa0", 1 0, L_0x557c7c7f1110;  alias, 1 drivers
v0x557c7c787d80_0 .net "opa1", 1 0, L_0x557c7c7f12b0;  alias, 1 drivers
v0x557c7c7877e0_0 .net "opb0", 1 0, L_0x557c7c7f08b0;  alias, 1 drivers
v0x557c7c7878c0_0 .net "opb1", 1 0, L_0x557c7c7f0250;  alias, 1 drivers
v0x557c7c787340_0 .net "th_cell0_in", 1 0, v0x557c7c7d3880_0;  alias, 1 drivers
v0x557c7c787420_0 .net "th_cell1_in", 1 0, v0x557c7c7d3a20_0;  alias, 1 drivers
v0x557c7c786ea0_0 .net "th_node0_v_in", 0 0, L_0x557c7c7f14b0;  1 drivers
v0x557c7c786f60_0 .net "v", 0 0, L_0x557c7c7f0f70;  1 drivers
L_0x557c7c7f0d00 .part L_0x557c7c7efd40, 2, 1;
L_0x557c7c7f0e30 .part L_0x557c7c7efd40, 0, 2;
L_0x557c7c7f0ed0 .concat [ 1 1 0 0], L_0x557c7c7f0d00, L_0x557c7c7f14b0;
L_0x557c7c7f0f70 .reduce/and L_0x557c7c7f0ed0;
L_0x557c7c7f1180 .cmp/eq 2, L_0x557c7c7f0e30, v0x557c7c7d3a20_0;
L_0x557c7c7f12b0 .functor MUXZ 2, L_0x557c7c7f0e30, v0x557c7c7d3880_0, L_0x557c7c7f1180, C4<>;
S_0x557c7c7864e0 .scope module, "cn0_cell_node_pipe_1th_4cells" "cell_node_pipe_1th_4cells" 2 307, 2 585 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /OUTPUT 1 "th_done_out";
    .port_info 7 /OUTPUT 1 "th_v_out";
    .port_info 8 /OUTPUT 1 "th_out";
    .port_info 9 /OUTPUT 2 "th_cell0_out";
    .port_info 10 /OUTPUT 2 "th_cell1_out";
    .port_info 11 /INPUT 1 "th_ch_in";
    .port_info 12 /INPUT 1 "flag_ch_in";
    .port_info 13 /OUTPUT 1 "th_ch_out";
    .port_info 14 /OUTPUT 1 "flag_ch_out";
    .port_info 15 /OUTPUT 3 "node0";
    .port_info 16 /OUTPUT 3 "node1";
v0x557c7c6c4fe0_0 .net "ch_cell0", 1 0, L_0x557c7c7ebc80;  1 drivers
v0x557c7c6c50e0_0 .net "ch_cell1", 1 0, L_0x557c7c7ebd20;  1 drivers
v0x557c7c6c51c0_0 .net "ch_out", 11 0, v0x557c7c7aa330_0;  1 drivers
v0x557c7c689750_0 .var "ch_wr", 0 0;
v0x557c7c689820_0 .var "ch_wr_addr", 0 0;
v0x557c7c6898c0_0 .var "ch_wr_data", 11 0;
v0x557c7c689990_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c689a30_0 .net "flag_ch_in", 0 0, o0x7f1906981b48;  alias, 0 drivers
v0x557c7c689ad0_0 .var "flag_ch_out", 0 0;
v0x557c7c689b70_0 .net "m0_out0", 2 0, v0x557c7c68fb40_0;  1 drivers
v0x557c7c6d7360_0 .net "m0_out1", 2 0, v0x557c7c68fc20_0;  1 drivers
v0x557c7c6d7430_0 .var "m0_wr", 0 0;
v0x557c7c6d7500_0 .var "m0_wr_addr", 2 0;
v0x557c7c6d75d0_0 .var "m0_wr_data", 2 0;
v0x557c7c6d7670_0 .net "m1_out0", 2 0, v0x557c7c7086a0_0;  1 drivers
v0x557c7c6d7740_0 .net "m1_out1", 2 0, v0x557c7c708780_0;  1 drivers
v0x557c7c6e6b10_0 .var "m1_wr", 0 0;
v0x557c7c6e6bb0_0 .var "m1_wr_addr", 2 0;
v0x557c7c6e6c80_0 .var "m1_wr_data", 2 0;
v0x557c7c6e6d20_0 .net "n0", 2 0, L_0x557c7c7ebb00;  1 drivers
v0x557c7c6e6de0_0 .net "n1", 2 0, L_0x557c7c7ebba0;  1 drivers
v0x557c7c6e6ec0_0 .net "node0", 2 0, L_0x557c7c7eb630;  alias, 1 drivers
v0x557c7c712320_0 .net "node1", 2 0, L_0x557c7c7eb7c0;  alias, 1 drivers
v0x557c7c712400_0 .net "p0", 0 0, L_0x557c7c7eb970;  1 drivers
v0x557c7c7124c0_0 .net "p1", 0 0, L_0x557c7c7eba60;  1 drivers
v0x557c7c712580_0 .net "p_out0", 0 0, v0x557c7c6fdca0_0;  1 drivers
v0x557c7c712620_0 .net "p_out1", 0 0, v0x557c7c6fdd80_0;  1 drivers
v0x557c7c7126f0_0 .var "p_wr1", 0 0;
v0x557c7c675de0_0 .var "p_wr_addr1", 2 0;
v0x557c7c675eb0_0 .var "p_wr_data", 0 0;
v0x557c7c675f50_0 .net "th_cell0_in", 1 0, v0x557c7c7e9850_0;  alias, 1 drivers
v0x557c7c675ff0_0 .var "th_cell0_out", 1 0;
v0x557c7c6760b0_0 .net "th_cell1_in", 1 0, v0x557c7c7e9930_0;  alias, 1 drivers
v0x557c7c673290_0 .var "th_cell1_out", 1 0;
v0x557c7c673370_0 .net "th_ch_in", 0 0, o0x7f1906980e28;  alias, 0 drivers
v0x557c7c673460_0 .var "th_ch_out", 0 0;
v0x557c7c676150_0 .net "th_done_in", 0 0, v0x557c7c7e9ae0_0;  alias, 1 drivers
v0x557c7c67b020_0 .var "th_done_out", 0 0;
v0x557c7c67b0e0_0 .net "th_in", 0 0, v0x557c7c7ea4f0_0;  alias, 1 drivers
v0x557c7c67b1c0_0 .var "th_out", 0 0;
v0x557c7c67b2a0_0 .net "th_v_in", 0 0, v0x557c7c7ea5b0_0;  alias, 1 drivers
v0x557c7c67b360_0 .var "th_v_out", 0 0;
L_0x557c7c7eb630 .functor MUXZ 3, v0x557c7c68fb40_0, v0x557c7c7086a0_0, v0x557c7c6fdca0_0, C4<>;
L_0x557c7c7eb7c0 .functor MUXZ 3, v0x557c7c68fc20_0, v0x557c7c708780_0, v0x557c7c6fdd80_0, C4<>;
L_0x557c7c7eb970 .part v0x557c7c7aa330_0, 0, 1;
L_0x557c7c7eba60 .part v0x557c7c7aa330_0, 1, 1;
L_0x557c7c7ebb00 .part v0x557c7c7aa330_0, 2, 3;
L_0x557c7c7ebba0 .part v0x557c7c7aa330_0, 5, 3;
L_0x557c7c7ebc80 .part v0x557c7c7aa330_0, 8, 2;
L_0x557c7c7ebd20 .part v0x557c7c7aa330_0, 10, 2;
L_0x557c7c7ebe10 .concat [ 2 1 0 0], v0x557c7c7e9850_0, v0x557c7c7ea4f0_0;
L_0x557c7c7ebfd0 .concat [ 2 1 0 0], v0x557c7c7e9930_0, v0x557c7c7ea4f0_0;
L_0x557c7c7ec160 .concat [ 2 1 0 0], v0x557c7c7e9850_0, v0x557c7c7ea4f0_0;
L_0x557c7c7ec200 .concat [ 2 1 0 0], v0x557c7c7e9930_0, v0x557c7c7ea4f0_0;
L_0x557c7c7ec310 .concat [ 2 1 0 0], v0x557c7c7e9850_0, v0x557c7c7ea4f0_0;
L_0x557c7c7ec4c0 .concat [ 2 1 0 0], v0x557c7c7e9930_0, v0x557c7c7ea4f0_0;
S_0x557c7c76bd60 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 745, 2 872 0, S_0x557c7c7864e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x557c7c784040 .param/str "init_file" 0 2 874, "mem_file.txt";
v0x557c7c7ae1d0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c796950_0 .var/i "i", 31 0;
v0x557c7c7969f0 .array "mem", 1 0, 11 0;
v0x557c7c7aa330_0 .var "out0", 11 0;
v0x557c7c7aa410_0 .var "out1", 11 0;
L_0x7f19069370f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7800a0_0 .net "rd", 0 0, L_0x7f19069370f0;  1 drivers
v0x557c7c780160_0 .net "rd_addr0", 0 0, o0x7f1906980e28;  alias, 0 drivers
o0x7f1906980e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c796020_0 .net "rd_addr1", 0 0, o0x7f1906980e58;  0 drivers
v0x557c7c7960e0_0 .net "wr", 0 0, v0x557c7c689750_0;  1 drivers
v0x557c7c7b90a0_0 .net "wr_addr", 0 0, v0x557c7c689820_0;  1 drivers
v0x557c7c7b8dd0_0 .net "wr_data", 11 0, v0x557c7c6898c0_0;  1 drivers
S_0x557c7c7b8bb0 .scope module, "m0_mem_2r_1w_width3_depth3" "mem_2r_1w_width3_depth3" 2 694, 2 784 0, S_0x557c7c7864e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x557c7c796180 .param/str "init_file" 0 2 786, "/home/jeronimo/Documents/GIT/sa_verilog/rom/c_n.rom";
v0x557c7c68f960_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c68fa00_0 .var/i "i", 31 0;
v0x557c7c68faa0 .array "mem", 7 0, 2 0;
v0x557c7c68fb40_0 .var "out0", 2 0;
v0x557c7c68fc20_0 .var "out1", 2 0;
L_0x7f1906937018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c6ae7e0_0 .net "rd", 0 0, L_0x7f1906937018;  1 drivers
v0x557c7c6ae8a0_0 .net "rd_addr0", 2 0, L_0x557c7c7ebe10;  1 drivers
v0x557c7c6ae980_0 .net "rd_addr1", 2 0, L_0x557c7c7ebfd0;  1 drivers
v0x557c7c6aea60_0 .net "wr", 0 0, v0x557c7c6d7430_0;  1 drivers
v0x557c7c6aebb0_0 .net "wr_addr", 2 0, v0x557c7c6d7500_0;  1 drivers
v0x557c7c703ab0_0 .net "wr_data", 2 0, v0x557c7c6d75d0_0;  1 drivers
S_0x557c7c703cb0 .scope module, "m1_mem_2r_1w_width3_depth3" "mem_2r_1w_width3_depth3" 2 712, 2 784 0, S_0x557c7c7864e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x557c7c703e40 .param/str "init_file" 0 2 786, "/home/jeronimo/Documents/GIT/sa_verilog/rom/c_n.rom";
v0x557c7c7084a0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c708540_0 .var/i "i", 31 0;
v0x557c7c708600 .array "mem", 7 0, 2 0;
v0x557c7c7086a0_0 .var "out0", 2 0;
v0x557c7c708780_0 .var "out1", 2 0;
L_0x7f1906937060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c6d1160_0 .net "rd", 0 0, L_0x7f1906937060;  1 drivers
v0x557c7c6d1220_0 .net "rd_addr0", 2 0, L_0x557c7c7ec160;  1 drivers
v0x557c7c6d1300_0 .net "rd_addr1", 2 0, L_0x557c7c7ec200;  1 drivers
v0x557c7c6d13e0_0 .net "wr", 0 0, v0x557c7c6e6b10_0;  1 drivers
v0x557c7c6d1530_0 .net "wr_addr", 2 0, v0x557c7c6e6bb0_0;  1 drivers
v0x557c7c6caf70_0 .net "wr_data", 2 0, v0x557c7c6e6c80_0;  1 drivers
S_0x557c7c6cb170 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 730, 2 828 0, S_0x557c7c7864e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x557c7c6cb300 .param/str "init_file" 0 2 830, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x557c7c6fdaa0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c6fdb40_0 .var/i "i", 31 0;
v0x557c7c6fdc00 .array "mem", 7 0, 0 0;
v0x557c7c6fdca0_0 .var "out0", 0 0;
v0x557c7c6fdd80_0 .var "out1", 0 0;
L_0x7f19069370a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c6e0990_0 .net "rd", 0 0, L_0x7f19069370a8;  1 drivers
v0x557c7c6e0a50_0 .net "rd_addr0", 2 0, L_0x557c7c7ec310;  1 drivers
v0x557c7c6e0b30_0 .net "rd_addr1", 2 0, L_0x557c7c7ec4c0;  1 drivers
v0x557c7c6e0c10_0 .net "wr", 0 0, v0x557c7c7126f0_0;  1 drivers
v0x557c7c6e0d60_0 .net "wr_addr", 2 0, v0x557c7c675de0_0;  1 drivers
v0x557c7c6c4de0_0 .net "wr_data", 0 0, v0x557c7c675eb0_0;  1 drivers
S_0x557c7c70ffb0 .scope module, "distance_rom_2_2_0" "distance_rom_2_2" 2 422, 2 1313 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "v_in";
    .port_info 2 /INPUT 2 "opb0";
    .port_info 3 /INPUT 2 "opb1";
    .port_info 4 /INPUT 2 "opa0";
    .port_info 5 /INPUT 2 "opa1";
    .port_info 6 /OUTPUT 3 "d0";
    .port_info 7 /OUTPUT 3 "d1";
v0x557c7c710260_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c04b0_0 .var "d0", 2 0;
v0x557c7c7c0550_0 .var "d1", 2 0;
L_0x7f1906937408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620 .array "mem", 15 0;
v0x557c7c7c0620_0 .net v0x557c7c7c0620 0, 2 0, L_0x7f1906937408; 1 drivers
L_0x7f1906937450 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_1 .net v0x557c7c7c0620 1, 2 0, L_0x7f1906937450; 1 drivers
L_0x7f1906937498 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_2 .net v0x557c7c7c0620 2, 2 0, L_0x7f1906937498; 1 drivers
L_0x7f19069374e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_3 .net v0x557c7c7c0620 3, 2 0, L_0x7f19069374e0; 1 drivers
L_0x7f1906937528 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_4 .net v0x557c7c7c0620 4, 2 0, L_0x7f1906937528; 1 drivers
L_0x7f1906937570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_5 .net v0x557c7c7c0620 5, 2 0, L_0x7f1906937570; 1 drivers
L_0x7f19069375b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_6 .net v0x557c7c7c0620 6, 2 0, L_0x7f19069375b8; 1 drivers
L_0x7f1906937600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_7 .net v0x557c7c7c0620 7, 2 0, L_0x7f1906937600; 1 drivers
L_0x7f1906937648 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_8 .net v0x557c7c7c0620 8, 2 0, L_0x7f1906937648; 1 drivers
L_0x7f1906937690 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_9 .net v0x557c7c7c0620 9, 2 0, L_0x7f1906937690; 1 drivers
L_0x7f19069376d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_10 .net v0x557c7c7c0620 10, 2 0, L_0x7f19069376d8; 1 drivers
L_0x7f1906937720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_11 .net v0x557c7c7c0620 11, 2 0, L_0x7f1906937720; 1 drivers
L_0x7f1906937768 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_12 .net v0x557c7c7c0620 12, 2 0, L_0x7f1906937768; 1 drivers
L_0x7f19069377b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_13 .net v0x557c7c7c0620 13, 2 0, L_0x7f19069377b0; 1 drivers
L_0x7f19069377f8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_14 .net v0x557c7c7c0620 14, 2 0, L_0x7f19069377f8; 1 drivers
L_0x7f1906937840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c0620_15 .net v0x557c7c7c0620 15, 2 0, L_0x7f1906937840; 1 drivers
v0x557c7c7c08a0_0 .net "opa0", 1 0, L_0x557c7c7b6970;  alias, 1 drivers
v0x557c7c7c09e0_0 .net "opa1", 1 0, L_0x557c7c7ee2b0;  alias, 1 drivers
v0x557c7c7c0ab0_0 .net "opb0", 1 0, L_0x557c7c7ed4e0;  alias, 1 drivers
v0x557c7c7c0b80_0 .net "opb1", 1 0, L_0x557c7c78b970;  alias, 1 drivers
v0x557c7c7c0c50_0 .net "v_in", 0 0, L_0x557c7c7ee900;  1 drivers
S_0x557c7c7c0e80 .scope module, "distance_rom_2_2_1" "distance_rom_2_2" 2 521, 2 1313 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "v_in";
    .port_info 2 /INPUT 2 "opb0";
    .port_info 3 /INPUT 2 "opb1";
    .port_info 4 /INPUT 2 "opa0";
    .port_info 5 /INPUT 2 "opa1";
    .port_info 6 /OUTPUT 3 "d0";
    .port_info 7 /OUTPUT 3 "d1";
v0x557c7c7c1170_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c1230_0 .var "d0", 2 0;
v0x557c7c7c1320_0 .var "d1", 2 0;
L_0x7f1906937be8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420 .array "mem", 15 0;
v0x557c7c7c1420_0 .net v0x557c7c7c1420 0, 2 0, L_0x7f1906937be8; 1 drivers
L_0x7f1906937c30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_1 .net v0x557c7c7c1420 1, 2 0, L_0x7f1906937c30; 1 drivers
L_0x7f1906937c78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_2 .net v0x557c7c7c1420 2, 2 0, L_0x7f1906937c78; 1 drivers
L_0x7f1906937cc0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_3 .net v0x557c7c7c1420 3, 2 0, L_0x7f1906937cc0; 1 drivers
L_0x7f1906937d08 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_4 .net v0x557c7c7c1420 4, 2 0, L_0x7f1906937d08; 1 drivers
L_0x7f1906937d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_5 .net v0x557c7c7c1420 5, 2 0, L_0x7f1906937d50; 1 drivers
L_0x7f1906937d98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_6 .net v0x557c7c7c1420 6, 2 0, L_0x7f1906937d98; 1 drivers
L_0x7f1906937de0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_7 .net v0x557c7c7c1420 7, 2 0, L_0x7f1906937de0; 1 drivers
L_0x7f1906937e28 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_8 .net v0x557c7c7c1420 8, 2 0, L_0x7f1906937e28; 1 drivers
L_0x7f1906937e70 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_9 .net v0x557c7c7c1420 9, 2 0, L_0x7f1906937e70; 1 drivers
L_0x7f1906937eb8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_10 .net v0x557c7c7c1420 10, 2 0, L_0x7f1906937eb8; 1 drivers
L_0x7f1906937f00 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_11 .net v0x557c7c7c1420 11, 2 0, L_0x7f1906937f00; 1 drivers
L_0x7f1906937f48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_12 .net v0x557c7c7c1420 12, 2 0, L_0x7f1906937f48; 1 drivers
L_0x7f1906937f90 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_13 .net v0x557c7c7c1420 13, 2 0, L_0x7f1906937f90; 1 drivers
L_0x7f1906937fd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_14 .net v0x557c7c7c1420 14, 2 0, L_0x7f1906937fd8; 1 drivers
L_0x7f1906938020 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c1420_15 .net v0x557c7c7c1420 15, 2 0, L_0x7f1906938020; 1 drivers
v0x557c7c7c1730_0 .net "opa0", 1 0, L_0x557c7c7f1110;  alias, 1 drivers
v0x557c7c7c1840_0 .net "opa1", 1 0, L_0x557c7c7f12b0;  alias, 1 drivers
v0x557c7c7c1910_0 .net "opb0", 1 0, L_0x557c7c7f08b0;  alias, 1 drivers
v0x557c7c7c19d0_0 .net "opb1", 1 0, L_0x557c7c7f0250;  alias, 1 drivers
v0x557c7c7c1aa0_0 .net "v_in", 0 0, L_0x557c7c7f18d0;  1 drivers
S_0x557c7c7c1cd0 .scope module, "neighbors_pipe_4cells_2neighbors_0" "neighbors_pipe_4cells_2neighbors" 2 361, 2 916 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 1 "th_done_out";
    .port_info 9 /OUTPUT 1 "th_v_out";
    .port_info 10 /OUTPUT 1 "th_out";
    .port_info 11 /OUTPUT 2 "th_cell0_out";
    .port_info 12 /OUTPUT 2 "th_cell1_out";
    .port_info 13 /OUTPUT 3 "th_node0_out";
    .port_info 14 /OUTPUT 3 "th_node1_out";
    .port_info 15 /INPUT 1 "th_ch_in";
    .port_info 16 /INPUT 1 "flag_ch_in";
    .port_info 17 /OUTPUT 1 "th_ch_out";
    .port_info 18 /OUTPUT 1 "flag_ch_out";
    .port_info 19 /OUTPUT 3 "neighbor";
P_0x557c7c7c1e60 .param/str "init_file" 0 2 918, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n0.rom";
L_0x7f1906937138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c3020_0 .net *"_ivl_0", 0 0, L_0x7f1906937138;  1 drivers
L_0x7f1906937180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c3120_0 .net/2u *"_ivl_2", 2 0, L_0x7f1906937180;  1 drivers
v0x557c7c7c3200_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c32a0_0 .net "flag_ch_in", 0 0, v0x557c7c689ad0_0;  alias, 1 drivers
v0x557c7c7c3340_0 .var "flag_ch_out", 0 0;
v0x557c7c7c33e0_0 .net "m_out0", 2 0, v0x557c7c7c27b0_0;  1 drivers
v0x557c7c7c3480_0 .net "neighbor", 2 0, L_0x557c7c7ec5e0;  alias, 1 drivers
v0x557c7c7c3540_0 .net "th_cell0_in", 1 0, v0x557c7c675ff0_0;  alias, 1 drivers
v0x557c7c7c3630_0 .var "th_cell0_out", 1 0;
v0x557c7c7c3780_0 .net "th_cell1_in", 1 0, v0x557c7c673290_0;  alias, 1 drivers
v0x557c7c7c3870_0 .var "th_cell1_out", 1 0;
v0x557c7c7c3930_0 .net "th_ch_in", 0 0, v0x557c7c673460_0;  alias, 1 drivers
v0x557c7c7c3a20_0 .var "th_ch_out", 0 0;
v0x557c7c7c3ae0_0 .net "th_done_in", 0 0, v0x557c7c67b020_0;  alias, 1 drivers
v0x557c7c7c3bb0_0 .var "th_done_out", 0 0;
v0x557c7c7c3c50_0 .net "th_in", 0 0, v0x557c7c67b1c0_0;  alias, 1 drivers
v0x557c7c7c3d40_0 .net "th_node0_in", 2 0, L_0x557c7c7eb630;  alias, 1 drivers
v0x557c7c7c3e10_0 .var "th_node0_out", 2 0;
v0x557c7c7c3ed0_0 .net "th_node1_in", 2 0, L_0x557c7c7eb7c0;  alias, 1 drivers
v0x557c7c7c3fc0_0 .var "th_node1_out", 2 0;
v0x557c7c7c4080_0 .var "th_out", 0 0;
v0x557c7c7c4160_0 .net "th_v_in", 0 0, v0x557c7c67b360_0;  alias, 1 drivers
v0x557c7c7c4230_0 .var "th_v_out", 0 0;
L_0x557c7c7ec5e0 .functor MUXZ 3, L_0x7f1906937180, v0x557c7c7c27b0_0, L_0x7f1906937138, C4<>;
L_0x557c7c7ec680 .part L_0x557c7c7eb630, 0, 2;
S_0x557c7c7c2210 .scope module, "m_mem_2r_1w_width3_depth2" "mem_2r_1w_width3_depth2" 2 964, 2 993 0, S_0x557c7c7c1cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 2 "rd_addr0";
    .port_info 3 /INPUT 2 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 2 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x557c7c7c1f80 .param/str "init_file" 0 2 995, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n0.rom";
v0x557c7c7c2590_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c2630_0 .var/i "i", 31 0;
v0x557c7c7c2710 .array "mem", 3 0, 2 0;
v0x557c7c7c27b0_0 .var "out0", 2 0;
v0x557c7c7c2890_0 .var "out1", 2 0;
L_0x7f19069371c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c2970_0 .net "rd", 0 0, L_0x7f19069371c8;  1 drivers
v0x557c7c7c2a30_0 .net "rd_addr0", 1 0, L_0x557c7c7ec680;  1 drivers
o0x7f1906982c58 .functor BUFZ 2, C4<zz>; HiZ drive
v0x557c7c7c2b10_0 .net "rd_addr1", 1 0, o0x7f1906982c58;  0 drivers
L_0x7f1906937210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c2bf0_0 .net "wr", 0 0, L_0x7f1906937210;  1 drivers
L_0x7f1906937258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c2d40_0 .net "wr_addr", 1 0, L_0x7f1906937258;  1 drivers
L_0x7f19069372a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c2e20_0 .net "wr_data", 2 0, L_0x7f19069372a0;  1 drivers
S_0x557c7c7c4550 .scope module, "neighbors_pipe_4cells_2neighbors_1" "neighbors_pipe_4cells_2neighbors" 2 460, 2 916 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 1 "th_done_out";
    .port_info 9 /OUTPUT 1 "th_v_out";
    .port_info 10 /OUTPUT 1 "th_out";
    .port_info 11 /OUTPUT 2 "th_cell0_out";
    .port_info 12 /OUTPUT 2 "th_cell1_out";
    .port_info 13 /OUTPUT 3 "th_node0_out";
    .port_info 14 /OUTPUT 3 "th_node1_out";
    .port_info 15 /INPUT 1 "th_ch_in";
    .port_info 16 /INPUT 1 "flag_ch_in";
    .port_info 17 /OUTPUT 1 "th_ch_out";
    .port_info 18 /OUTPUT 1 "flag_ch_out";
    .port_info 19 /OUTPUT 3 "neighbor";
P_0x557c7c7c46e0 .param/str "init_file" 0 2 918, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n1.rom";
L_0x7f1906937918 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c5890_0 .net *"_ivl_0", 0 0, L_0x7f1906937918;  1 drivers
L_0x7f1906937960 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c5990_0 .net/2u *"_ivl_2", 2 0, L_0x7f1906937960;  1 drivers
v0x557c7c7c5a70_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c5b10_0 .net "flag_ch_in", 0 0, L_0x557c7c7ef340;  1 drivers
v0x557c7c7c5bb0_0 .var "flag_ch_out", 0 0;
v0x557c7c7c5c70_0 .net "m_out0", 2 0, v0x557c7c7c50b0_0;  1 drivers
v0x557c7c7c5d30_0 .net "neighbor", 2 0, L_0x557c7c7eeca0;  alias, 1 drivers
v0x557c7c7c5df0_0 .net "th_cell0_in", 1 0, v0x557c7c7c3630_0;  alias, 1 drivers
v0x557c7c7c5eb0_0 .var "th_cell0_out", 1 0;
v0x557c7c7c6000_0 .net "th_cell1_in", 1 0, v0x557c7c7c3870_0;  alias, 1 drivers
v0x557c7c7c60f0_0 .var "th_cell1_out", 1 0;
v0x557c7c7c61b0_0 .net "th_ch_in", 0 0, v0x557c7c7c3a20_0;  alias, 1 drivers
v0x557c7c7c62a0_0 .var "th_ch_out", 0 0;
v0x557c7c7c6360_0 .net "th_done_in", 0 0, L_0x557c7c7eef00;  1 drivers
v0x557c7c7c6420_0 .var "th_done_out", 0 0;
v0x557c7c7c64e0_0 .net "th_in", 0 0, v0x557c7c7c4080_0;  alias, 1 drivers
v0x557c7c7c65d0_0 .net "th_node0_in", 2 0, v0x557c7c7c3fc0_0;  alias, 1 drivers
v0x557c7c7c67b0_0 .var "th_node0_out", 2 0;
v0x557c7c7c6870_0 .net "th_node1_in", 2 0, v0x557c7c7c3fc0_0;  alias, 1 drivers
v0x557c7c7c6930_0 .var "th_node1_out", 2 0;
v0x557c7c7c6a10_0 .var "th_out", 0 0;
v0x557c7c7c6af0_0 .net "th_v_in", 0 0, L_0x557c7c7ef060;  1 drivers
v0x557c7c7c6bb0_0 .var "th_v_out", 0 0;
L_0x557c7c7eeca0 .functor MUXZ 3, L_0x7f1906937960, v0x557c7c7c50b0_0, L_0x7f1906937918, C4<>;
L_0x557c7c7eee30 .part v0x557c7c7c3fc0_0, 0, 2;
S_0x557c7c7c4ad0 .scope module, "m_mem_2r_1w_width3_depth2" "mem_2r_1w_width3_depth2" 2 964, 2 993 0, S_0x557c7c7c4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 2 "rd_addr0";
    .port_info 3 /INPUT 2 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 2 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x557c7c7c4840 .param/str "init_file" 0 2 995, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n1.rom";
v0x557c7c7c4e90_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c4f30_0 .var/i "i", 31 0;
v0x557c7c7c5010 .array "mem", 3 0, 2 0;
v0x557c7c7c50b0_0 .var "out0", 2 0;
v0x557c7c7c5190_0 .var "out1", 2 0;
L_0x7f19069379a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c5270_0 .net "rd", 0 0, L_0x7f19069379a8;  1 drivers
v0x557c7c7c5330_0 .net "rd_addr0", 1 0, L_0x557c7c7eee30;  1 drivers
o0x7f19069835b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x557c7c7c5410_0 .net "rd_addr1", 1 0, o0x7f19069835b8;  0 drivers
L_0x7f19069379f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c54f0_0 .net "wr", 0 0, L_0x7f19069379f0;  1 drivers
L_0x7f1906937a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c55b0_0 .net "wr_addr", 1 0, L_0x7f1906937a38;  1 drivers
L_0x7f1906937a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c5690_0 .net "wr_data", 2 0, L_0x7f1906937a80;  1 drivers
S_0x557c7c7c6fa0 .scope module, "node_cell_pipe_1th_4cells_0" "node_cell_pipe_1th_4cells" 2 387, 2 1037 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 2 "th_cell0_out";
    .port_info 9 /OUTPUT 2 "th_cell1_out";
    .port_info 10 /INPUT 1 "th_ch_in";
    .port_info 11 /INPUT 1 "flag_ch_in";
    .port_info 12 /INPUT 3 "th_neighbor_in";
    .port_info 13 /OUTPUT 1 "node0_v";
    .port_info 14 /OUTPUT 3 "neighbor_cell";
L_0x557c7c7b5910 .functor BUFZ 1, L_0x557c7c7eca80, C4<0>, C4<0>, C4<0>;
v0x557c7c7caf80_0 .net *"_ivl_19", 0 0, v0x557c7c7cc640_0;  1 drivers
v0x557c7c7cb080_0 .net *"_ivl_23", 1 0, L_0x557c7c7ed160;  1 drivers
v0x557c7c7cb160_0 .net *"_ivl_30", 1 0, L_0x557c7c7ed350;  1 drivers
v0x557c7c7cb220_0 .net *"_ivl_36", 1 0, L_0x557c7c7ed550;  1 drivers
v0x557c7c7cb300_0 .net *"_ivl_42", 1 0, L_0x557c7c7ed760;  1 drivers
v0x557c7c7cb3e0_0 .net "ch_cell0", 1 0, L_0x557c7c7ecd60;  1 drivers
v0x557c7c7cb4c0_0 .net "ch_cell1", 1 0, L_0x557c7c7ecf10;  1 drivers
v0x557c7c7cb5a0_0 .net "ch_out", 11 0, v0x557c7c7c7920_0;  1 drivers
v0x557c7c7cb660_0 .var "ch_wr", 0 0;
v0x557c7c7cb790_0 .var "ch_wr_addr", 0 0;
v0x557c7c7cb860_0 .var "ch_wr_data", 11 0;
v0x557c7c7cb930_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7cb9d0_0 .net "flag_ch_in", 0 0, L_0x557c7c7edbe0;  1 drivers
v0x557c7c7cba70_0 .var "flag_ch_p", 0 0;
v0x557c7c7cbb10_0 .net "m0_out0", 1 0, v0x557c7c7c89c0_0;  1 drivers
v0x557c7c7cbc00_0 .var "m0_wr", 0 0;
v0x557c7c7cbcd0_0 .var "m0_wr_addr", 2 0;
v0x557c7c7cbda0_0 .var "m0_wr_data", 1 0;
v0x557c7c7cbe70_0 .net "m1_out0", 1 0, v0x557c7c7c9870_0;  1 drivers
v0x557c7c7cbf40_0 .var "m1_wr", 0 0;
v0x557c7c7cc010_0 .var "m1_wr_addr", 2 0;
v0x557c7c7cc0e0_0 .var "m1_wr_data", 1 0;
v0x557c7c7cc1b0_0 .net "n0", 1 0, L_0x557c7c7ec920;  1 drivers
v0x557c7c7cc250_0 .net "n0_v", 0 0, L_0x557c7c7eca80;  1 drivers
v0x557c7c7cc2f0_0 .var "n0_v_p", 0 0;
v0x557c7c7cc3b0_0 .net "n1", 1 0, L_0x557c7c7ecb80;  1 drivers
v0x557c7c7cc490_0 .net "n1_v", 0 0, L_0x557c7c7ecc50;  1 drivers
v0x557c7c7cc550_0 .net "neighbor_cell", 2 0, L_0x557c7c7ed090;  alias, 1 drivers
v0x557c7c7cc640_0 .var "neighbor_v_p", 0 0;
v0x557c7c7cc6e0_0 .net "node0_v", 0 0, L_0x557c7c7b5910;  1 drivers
v0x557c7c7cc7a0_0 .net "p0", 0 0, L_0x557c7c7ec7b0;  1 drivers
v0x557c7c7cc860_0 .net "p1", 0 0, L_0x557c7c7ec880;  1 drivers
v0x557c7c7cc920_0 .net "p_out0", 0 0, v0x557c7c7ca710_0;  1 drivers
o0x7f1906984f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c7ccc00_0 .net "p_out1", 0 0, o0x7f1906984f68;  0 drivers
v0x557c7c7ccca0_0 .var "p_wr1", 0 0;
v0x557c7c7ccd70_0 .var "p_wr_addr1", 2 0;
v0x557c7c7cce40_0 .var "p_wr_data", 0 0;
v0x557c7c7ccf10_0 .net "th_cell0_in", 1 0, v0x557c7c7c3630_0;  alias, 1 drivers
v0x557c7c7ccfb0_0 .var "th_cell0_out", 1 0;
v0x557c7c7cd050_0 .net "th_cell1_in", 1 0, v0x557c7c7c3870_0;  alias, 1 drivers
v0x557c7c7cd140_0 .var "th_cell1_out", 1 0;
v0x557c7c7cd200_0 .net "th_ch_in", 0 0, v0x557c7c7c3a20_0;  alias, 1 drivers
v0x557c7c7cd2a0_0 .var "th_ch_p", 0 0;
v0x557c7c7cd380_0 .net "th_done_in", 0 0, L_0x557c7c7ed9e0;  1 drivers
v0x557c7c7cd440_0 .net "th_in", 0 0, v0x557c7c7c4080_0;  alias, 1 drivers
o0x7f1906984ff8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7cd550_0 .net "th_neighbor_in", 2 0, o0x7f1906984ff8;  0 drivers
v0x557c7c7cd630_0 .net "th_node0_in", 2 0, v0x557c7c7c3e10_0;  alias, 1 drivers
v0x557c7c7cd6f0_0 .net "th_node1_in", 2 0, v0x557c7c7c3fc0_0;  alias, 1 drivers
v0x557c7c7cd790_0 .net "th_v_in", 0 0, L_0x557c7c7edae0;  1 drivers
L_0x557c7c7ec7b0 .part v0x557c7c7c7920_0, 0, 1;
L_0x557c7c7ec880 .part v0x557c7c7c7920_0, 1, 1;
L_0x557c7c7ec920 .part v0x557c7c7c7920_0, 2, 2;
L_0x557c7c7eca80 .part v0x557c7c7c7920_0, 4, 1;
L_0x557c7c7ecb80 .part v0x557c7c7c7920_0, 5, 2;
L_0x557c7c7ecc50 .part v0x557c7c7c7920_0, 7, 1;
L_0x557c7c7ecd60 .part v0x557c7c7c7920_0, 8, 2;
L_0x557c7c7ecf10 .part v0x557c7c7c7920_0, 10, 2;
L_0x557c7c7ed090 .concat8 [ 2 1 0 0], L_0x557c7c7ed160, v0x557c7c7cc640_0;
L_0x557c7c7ed160 .functor MUXZ 2, v0x557c7c7c89c0_0, v0x557c7c7c9870_0, v0x557c7c7ca710_0, C4<>;
L_0x557c7c7ed350 .part o0x7f1906984ff8, 0, 2;
L_0x557c7c7ed3f0 .concat [ 2 1 0 0], L_0x557c7c7ed350, v0x557c7c7c4080_0;
L_0x557c7c7ed550 .part o0x7f1906984ff8, 0, 2;
L_0x557c7c7ed5f0 .concat [ 2 1 0 0], L_0x557c7c7ed550, v0x557c7c7c4080_0;
L_0x557c7c7ed760 .part o0x7f1906984ff8, 0, 2;
L_0x557c7c7ed830 .concat [ 2 1 0 0], L_0x557c7c7ed760, v0x557c7c7c4080_0;
S_0x557c7c7c72f0 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 1202, 2 872 0, S_0x557c7c7c6fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x557c7c7c74f0 .param/str "init_file" 0 2 874, "mem_file.txt";
v0x557c7c7c76e0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c77a0_0 .var/i "i", 31 0;
v0x557c7c7c7880 .array "mem", 1 0, 11 0;
v0x557c7c7c7920_0 .var "out0", 11 0;
v0x557c7c7c7a00_0 .var "out1", 11 0;
L_0x7f19069373c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c7b30_0 .net "rd", 0 0, L_0x7f19069373c0;  1 drivers
v0x557c7c7c7bf0_0 .net "rd_addr0", 0 0, v0x557c7c7c3a20_0;  alias, 1 drivers
o0x7f1906983f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c7c7d00_0 .net "rd_addr1", 0 0, o0x7f1906983f78;  0 drivers
v0x557c7c7c7de0_0 .net "wr", 0 0, v0x557c7c7cb660_0;  1 drivers
v0x557c7c7c7ea0_0 .net "wr_addr", 0 0, v0x557c7c7cb790_0;  1 drivers
v0x557c7c7c7f80_0 .net "wr_data", 11 0, v0x557c7c7cb860_0;  1 drivers
S_0x557c7c7c8180 .scope module, "m0_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1157, 2 1240 0, S_0x557c7c7c6fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x557c7c7c8330 .param/str "init_file" 0 2 1242, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x557c7c7c8590_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c8840_0 .var/i "i", 31 0;
v0x557c7c7c8920 .array "mem", 7 0, 1 0;
v0x557c7c7c89c0_0 .var "out0", 1 0;
v0x557c7c7c8aa0_0 .var "out1", 1 0;
L_0x7f19069372e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c8b80_0 .net "rd", 0 0, L_0x7f19069372e8;  1 drivers
v0x557c7c7c8c40_0 .net "rd_addr0", 2 0, L_0x557c7c7ed3f0;  1 drivers
o0x7f19069842d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7c8d20_0 .net "rd_addr1", 2 0, o0x7f19069842d8;  0 drivers
v0x557c7c7c8e00_0 .net "wr", 0 0, v0x557c7c7cbc00_0;  1 drivers
v0x557c7c7c8f50_0 .net "wr_addr", 2 0, v0x557c7c7cbcd0_0;  1 drivers
v0x557c7c7c9030_0 .net "wr_data", 1 0, v0x557c7c7cbda0_0;  1 drivers
S_0x557c7c7c9230 .scope module, "m1_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1173, 2 1240 0, S_0x557c7c7c6fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x557c7c7c93c0 .param/str "init_file" 0 2 1242, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x557c7c7c9650_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7c96f0_0 .var/i "i", 31 0;
v0x557c7c7c97d0 .array "mem", 7 0, 1 0;
v0x557c7c7c9870_0 .var "out0", 1 0;
v0x557c7c7c9950_0 .var "out1", 1 0;
L_0x7f1906937330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7c9a30_0 .net "rd", 0 0, L_0x7f1906937330;  1 drivers
v0x557c7c7c9af0_0 .net "rd_addr0", 2 0, L_0x557c7c7ed5f0;  1 drivers
o0x7f1906984638 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7c9bd0_0 .net "rd_addr1", 2 0, o0x7f1906984638;  0 drivers
v0x557c7c7c9cb0_0 .net "wr", 0 0, v0x557c7c7cbf40_0;  1 drivers
v0x557c7c7c9e00_0 .net "wr_addr", 2 0, v0x557c7c7cc010_0;  1 drivers
v0x557c7c7c9ee0_0 .net "wr_data", 1 0, v0x557c7c7cc0e0_0;  1 drivers
S_0x557c7c7ca0e0 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 1189, 2 828 0, S_0x557c7c7c6fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x557c7c7ca270 .param/str "init_file" 0 2 830, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x557c7c7ca4f0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7ca590_0 .var/i "i", 31 0;
v0x557c7c7ca670 .array "mem", 7 0, 0 0;
v0x557c7c7ca710_0 .var "out0", 0 0;
v0x557c7c7ca7f0_0 .var "out1", 0 0;
L_0x7f1906937378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7ca8d0_0 .net "rd", 0 0, L_0x7f1906937378;  1 drivers
v0x557c7c7ca990_0 .net "rd_addr0", 2 0, L_0x557c7c7ed830;  1 drivers
o0x7f1906984998 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7caa70_0 .net "rd_addr1", 2 0, o0x7f1906984998;  0 drivers
v0x557c7c7cab50_0 .net "wr", 0 0, v0x557c7c7ccca0_0;  1 drivers
v0x557c7c7caca0_0 .net "wr_addr", 2 0, v0x557c7c7ccd70_0;  1 drivers
v0x557c7c7cad80_0 .net "wr_data", 0 0, v0x557c7c7cce40_0;  1 drivers
S_0x557c7c7cda30 .scope module, "node_cell_pipe_1th_4cells_1" "node_cell_pipe_1th_4cells" 2 486, 2 1037 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 2 "th_cell0_out";
    .port_info 9 /OUTPUT 2 "th_cell1_out";
    .port_info 10 /INPUT 1 "th_ch_in";
    .port_info 11 /INPUT 1 "flag_ch_in";
    .port_info 12 /INPUT 3 "th_neighbor_in";
    .port_info 13 /OUTPUT 1 "node0_v";
    .port_info 14 /OUTPUT 3 "neighbor_cell";
L_0x557c7c7f0000 .functor BUFZ 1, L_0x557c7c7ef7d0, C4<0>, C4<0>, C4<0>;
v0x557c7c7d1820_0 .net *"_ivl_19", 0 0, v0x557c7c7d2ee0_0;  1 drivers
v0x557c7c7d1920_0 .net *"_ivl_23", 1 0, L_0x557c7c7efe10;  1 drivers
v0x557c7c7d1a00_0 .net *"_ivl_30", 1 0, L_0x557c7c7f00c0;  1 drivers
v0x557c7c7d1ac0_0 .net *"_ivl_36", 1 0, L_0x557c7c7f02c0;  1 drivers
v0x557c7c7d1ba0_0 .net *"_ivl_42", 1 0, L_0x557c7c7f0520;  1 drivers
v0x557c7c7d1c80_0 .net "ch_cell0", 1 0, L_0x557c7c7efab0;  1 drivers
v0x557c7c7d1d60_0 .net "ch_cell1", 1 0, L_0x557c7c7efb50;  1 drivers
v0x557c7c7d1e40_0 .net "ch_out", 11 0, v0x557c7c7ce3e0_0;  1 drivers
v0x557c7c7d1f00_0 .var "ch_wr", 0 0;
v0x557c7c7d2030_0 .var "ch_wr_addr", 0 0;
v0x557c7c7d2100_0 .var "ch_wr_data", 11 0;
v0x557c7c7d21d0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7d2270_0 .net "flag_ch_in", 0 0, L_0x557c7c7f0a80;  1 drivers
v0x557c7c7d2310_0 .var "flag_ch_p", 0 0;
v0x557c7c7d23b0_0 .net "m0_out0", 1 0, v0x557c7c7cf260_0;  1 drivers
v0x557c7c7d24a0_0 .var "m0_wr", 0 0;
v0x557c7c7d2570_0 .var "m0_wr_addr", 2 0;
v0x557c7c7d2640_0 .var "m0_wr_data", 1 0;
v0x557c7c7d2710_0 .net "m1_out0", 1 0, v0x557c7c7d0110_0;  1 drivers
v0x557c7c7d27e0_0 .var "m1_wr", 0 0;
v0x557c7c7d28b0_0 .var "m1_wr_addr", 2 0;
v0x557c7c7d2980_0 .var "m1_wr_data", 1 0;
v0x557c7c7d2a50_0 .net "n0", 1 0, L_0x557c7c7ef700;  1 drivers
v0x557c7c7d2af0_0 .net "n0_v", 0 0, L_0x557c7c7ef7d0;  1 drivers
v0x557c7c7d2b90_0 .var "n0_v_p", 0 0;
v0x557c7c7d2c50_0 .net "n1", 1 0, L_0x557c7c7ef8d0;  1 drivers
v0x557c7c7d2d30_0 .net "n1_v", 0 0, L_0x557c7c7ef9a0;  1 drivers
v0x557c7c7d2df0_0 .net "neighbor_cell", 2 0, L_0x557c7c7efd40;  alias, 1 drivers
v0x557c7c7d2ee0_0 .var "neighbor_v_p", 0 0;
v0x557c7c7d2f80_0 .net "node0_v", 0 0, L_0x557c7c7f0000;  1 drivers
v0x557c7c7d3040_0 .net "p0", 0 0, L_0x557c7c7ef590;  1 drivers
v0x557c7c7d3100_0 .net "p1", 0 0, L_0x557c7c7ef660;  1 drivers
v0x557c7c7d31c0_0 .net "p_out0", 0 0, v0x557c7c7d0fb0_0;  1 drivers
o0x7f19069863d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c7d34a0_0 .net "p_out1", 0 0, o0x7f19069863d8;  0 drivers
v0x557c7c7d3540_0 .var "p_wr1", 0 0;
v0x557c7c7d3610_0 .var "p_wr_addr1", 2 0;
v0x557c7c7d36e0_0 .var "p_wr_data", 0 0;
v0x557c7c7d37b0_0 .net "th_cell0_in", 1 0, v0x557c7c7c5eb0_0;  alias, 1 drivers
v0x557c7c7d3880_0 .var "th_cell0_out", 1 0;
v0x557c7c7d3950_0 .net "th_cell1_in", 1 0, v0x557c7c7c60f0_0;  alias, 1 drivers
v0x557c7c7d3a20_0 .var "th_cell1_out", 1 0;
v0x557c7c7d3af0_0 .net "th_ch_in", 0 0, v0x557c7c7c62a0_0;  alias, 1 drivers
v0x557c7c7d3b90_0 .var "th_ch_p", 0 0;
v0x557c7c7d3c50_0 .net "th_done_in", 0 0, L_0x557c7c7f0750;  1 drivers
v0x557c7c7d3d10_0 .net "th_in", 0 0, v0x557c7c7c6a10_0;  alias, 1 drivers
o0x7f1906986468 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7d3dd0_0 .net "th_neighbor_in", 2 0, o0x7f1906986468;  0 drivers
v0x557c7c7d3e90_0 .net "th_node0_in", 2 0, v0x557c7c7c67b0_0;  alias, 1 drivers
v0x557c7c7d3f80_0 .net "th_node1_in", 2 0, v0x557c7c7c6930_0;  alias, 1 drivers
v0x557c7c7d4050_0 .net "th_v_in", 0 0, L_0x557c7c7f0920;  1 drivers
L_0x557c7c7ef590 .part v0x557c7c7ce3e0_0, 0, 1;
L_0x557c7c7ef660 .part v0x557c7c7ce3e0_0, 1, 1;
L_0x557c7c7ef700 .part v0x557c7c7ce3e0_0, 2, 2;
L_0x557c7c7ef7d0 .part v0x557c7c7ce3e0_0, 4, 1;
L_0x557c7c7ef8d0 .part v0x557c7c7ce3e0_0, 5, 2;
L_0x557c7c7ef9a0 .part v0x557c7c7ce3e0_0, 7, 1;
L_0x557c7c7efab0 .part v0x557c7c7ce3e0_0, 8, 2;
L_0x557c7c7efb50 .part v0x557c7c7ce3e0_0, 10, 2;
L_0x557c7c7efd40 .concat8 [ 2 1 0 0], L_0x557c7c7efe10, v0x557c7c7d2ee0_0;
L_0x557c7c7efe10 .functor MUXZ 2, v0x557c7c7cf260_0, v0x557c7c7d0110_0, v0x557c7c7d0fb0_0, C4<>;
L_0x557c7c7f00c0 .part o0x7f1906986468, 0, 2;
L_0x557c7c7f0160 .concat [ 2 1 0 0], L_0x557c7c7f00c0, v0x557c7c7c6a10_0;
L_0x557c7c7f02c0 .part o0x7f1906986468, 0, 2;
L_0x557c7c7f03b0 .concat [ 2 1 0 0], L_0x557c7c7f02c0, v0x557c7c7c6a10_0;
L_0x557c7c7f0520 .part o0x7f1906986468, 0, 2;
L_0x557c7c7f05f0 .concat [ 2 1 0 0], L_0x557c7c7f0520, v0x557c7c7c6a10_0;
S_0x557c7c7cdd80 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 1202, 2 872 0, S_0x557c7c7cda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x557c7c7cdf80 .param/str "init_file" 0 2 874, "mem_file.txt";
v0x557c7c7ce170_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7ce230_0 .var/i "i", 31 0;
v0x557c7c7ce310 .array "mem", 1 0, 11 0;
v0x557c7c7ce3e0_0 .var "out0", 11 0;
v0x557c7c7ce4c0_0 .var "out1", 11 0;
L_0x7f1906937ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7ce5f0_0 .net "rd", 0 0, L_0x7f1906937ba0;  1 drivers
v0x557c7c7ce6b0_0 .net "rd_addr0", 0 0, v0x557c7c7c62a0_0;  alias, 1 drivers
o0x7f19069853e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c7ce770_0 .net "rd_addr1", 0 0, o0x7f19069853e8;  0 drivers
v0x557c7c7ce830_0 .net "wr", 0 0, v0x557c7c7d1f00_0;  1 drivers
v0x557c7c7ce8f0_0 .net "wr_addr", 0 0, v0x557c7c7d2030_0;  1 drivers
v0x557c7c7ce9d0_0 .net "wr_data", 11 0, v0x557c7c7d2100_0;  1 drivers
S_0x557c7c7cebd0 .scope module, "m0_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1157, 2 1240 0, S_0x557c7c7cda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x557c7c7ced80 .param/str "init_file" 0 2 1242, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x557c7c7cf040_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7cf0e0_0 .var/i "i", 31 0;
v0x557c7c7cf1c0 .array "mem", 7 0, 1 0;
v0x557c7c7cf260_0 .var "out0", 1 0;
v0x557c7c7cf340_0 .var "out1", 1 0;
L_0x7f1906937ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7cf420_0 .net "rd", 0 0, L_0x7f1906937ac8;  1 drivers
v0x557c7c7cf4e0_0 .net "rd_addr0", 2 0, L_0x557c7c7f0160;  1 drivers
o0x7f1906985748 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7cf5c0_0 .net "rd_addr1", 2 0, o0x7f1906985748;  0 drivers
v0x557c7c7cf6a0_0 .net "wr", 0 0, v0x557c7c7d24a0_0;  1 drivers
v0x557c7c7cf7f0_0 .net "wr_addr", 2 0, v0x557c7c7d2570_0;  1 drivers
v0x557c7c7cf8d0_0 .net "wr_data", 1 0, v0x557c7c7d2640_0;  1 drivers
S_0x557c7c7cfad0 .scope module, "m1_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1173, 2 1240 0, S_0x557c7c7cda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x557c7c7cfc60 .param/str "init_file" 0 2 1242, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x557c7c7cfef0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7cff90_0 .var/i "i", 31 0;
v0x557c7c7d0070 .array "mem", 7 0, 1 0;
v0x557c7c7d0110_0 .var "out0", 1 0;
v0x557c7c7d01f0_0 .var "out1", 1 0;
L_0x7f1906937b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7d02d0_0 .net "rd", 0 0, L_0x7f1906937b10;  1 drivers
v0x557c7c7d0390_0 .net "rd_addr0", 2 0, L_0x557c7c7f03b0;  1 drivers
o0x7f1906985aa8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7d0470_0 .net "rd_addr1", 2 0, o0x7f1906985aa8;  0 drivers
v0x557c7c7d0550_0 .net "wr", 0 0, v0x557c7c7d27e0_0;  1 drivers
v0x557c7c7d06a0_0 .net "wr_addr", 2 0, v0x557c7c7d28b0_0;  1 drivers
v0x557c7c7d0780_0 .net "wr_data", 1 0, v0x557c7c7d2980_0;  1 drivers
S_0x557c7c7d0980 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 1189, 2 828 0, S_0x557c7c7cda30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x557c7c7d0b10 .param/str "init_file" 0 2 830, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x557c7c7d0d90_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7d0e30_0 .var/i "i", 31 0;
v0x557c7c7d0f10 .array "mem", 7 0, 0 0;
v0x557c7c7d0fb0_0 .var "out0", 0 0;
v0x557c7c7d1090_0 .var "out1", 0 0;
L_0x7f1906937b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557c7c7d1170_0 .net "rd", 0 0, L_0x7f1906937b58;  1 drivers
v0x557c7c7d1230_0 .net "rd_addr0", 2 0, L_0x557c7c7f05f0;  1 drivers
o0x7f1906985e08 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x557c7c7d1310_0 .net "rd_addr1", 2 0, o0x7f1906985e08;  0 drivers
v0x557c7c7d13f0_0 .net "wr", 0 0, v0x557c7c7d3540_0;  1 drivers
v0x557c7c7d1540_0 .net "wr_addr", 2 0, v0x557c7c7d3610_0;  1 drivers
v0x557c7c7d1620_0 .net "wr_data", 0 0, v0x557c7c7d36e0_0;  1 drivers
S_0x557c7c7d42d0 .scope module, "reg_pipe" "reg_pipe" 2 573, 2 1387 0, S_0x557c7c7ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "data_in";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x557c7c7d1fa0 .param/l "data_width" 0 2 1390, +C4<00000000000000000000000000001001>;
P_0x557c7c7d1fe0 .param/l "num_stages" 0 2 1389, +C4<00000000000000000000000000000011>;
v0x557c7c7d46b0_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7d4770_0 .net "data_in", 8 0, L_0x557c7c7f1cc0;  alias, 1 drivers
v0x557c7c7d4850_0 .net "data_out", 8 0, v0x557c7c7d4b50_2;  alias, 1 drivers
v0x557c7c7d4940_0 .var/i "i", 31 0;
v0x557c7c7d4a20_0 .var/i "i_initial", 31 0;
v0x557c7c7d4b50 .array "regs", 2 0, 8 0;
S_0x557c7c7e8660 .scope module, "threads_controller_1th_4cells" "threads_controller_1th_4cells" 2 64, 2 111 0, S_0x557c7c672610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "th";
    .port_info 5 /OUTPUT 1 "v";
    .port_info 6 /OUTPUT 2 "cell0";
    .port_info 7 /OUTPUT 2 "cell1";
v0x557c7c7e9850_0 .var "cell0", 1 0;
v0x557c7c7e9930_0 .var "cell1", 1 0;
v0x557c7c7e9a40_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7e9ae0_0 .var "done", 0 0;
v0x557c7c7e9bd0_0 .var "done_mem", 0 0;
v0x557c7c7e9ce0_0 .var "init_mem", 0 0;
v0x557c7c7e9dc0_0 .net "m_out", 3 0, v0x557c7c7e8f90_0;  1 drivers
v0x557c7c7e9e80_0 .var "m_rd", 0 0;
v0x557c7c7e9f20_0 .var "m_rd_addr", 0 0;
v0x557c7c7ea050_0 .var "m_wr", 0 0;
v0x557c7c7ea0f0_0 .var "m_wr_addr", 0 0;
v0x557c7c7ea190_0 .var "m_wr_data", 3 0;
v0x557c7c7ea230_0 .var "p_addr", 0 0;
v0x557c7c7ea2d0_0 .var "p_rd", 0 0;
v0x557c7c7ea370_0 .net "rst", 0 0, v0x557c7c7eb480_0;  alias, 1 drivers
v0x557c7c7ea430_0 .net "start", 0 0, v0x557c7c7eb540_0;  alias, 1 drivers
v0x557c7c7ea4f0_0 .var "th", 0 0;
v0x557c7c7ea5b0_0 .var "v", 0 0;
S_0x557c7c7e8980 .scope module, "mem_2r_1w_width4_depth1" "mem_2r_1w_width4_depth1" 2 197, 2 231 0, S_0x557c7c7e8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 4 "out0";
    .port_info 5 /OUTPUT 4 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 4 "wr_data";
P_0x557c7c7e8b60 .param/str "init_file" 0 2 233, "mem_file.txt";
v0x557c7c7e8d50_0 .net "clk", 0 0, v0x557c7c7eb3e0_0;  alias, 1 drivers
v0x557c7c7e8e10_0 .var/i "i", 31 0;
v0x557c7c7e8ef0 .array "mem", 1 0, 3 0;
v0x557c7c7e8f90_0 .var "out0", 3 0;
v0x557c7c7e9070_0 .var "out1", 3 0;
v0x557c7c7e91a0_0 .net "rd", 0 0, v0x557c7c7e9e80_0;  1 drivers
v0x557c7c7e9260_0 .net "rd_addr0", 0 0, v0x557c7c7e9f20_0;  1 drivers
o0x7f1906987068 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c7c7e9340_0 .net "rd_addr1", 0 0, o0x7f1906987068;  0 drivers
v0x557c7c7e9420_0 .net "wr", 0 0, v0x557c7c7ea050_0;  1 drivers
v0x557c7c7e9570_0 .net "wr_addr", 0 0, v0x557c7c7ea0f0_0;  1 drivers
v0x557c7c7e9650_0 .net "wr_data", 3 0, v0x557c7c7ea190_0;  1 drivers
    .scope S_0x557c7c7e8980;
T_0 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7e91a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x557c7c7e9260_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7e8ef0, 4;
    %assign/vec4 v0x557c7c7e8f90_0, 0;
    %load/vec4 v0x557c7c7e9340_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7e8ef0, 4;
    %assign/vec4 v0x557c7c7e9070_0, 0;
T_0.0 ;
    %load/vec4 v0x557c7c7e9420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557c7c7e9650_0;
    %load/vec4 v0x557c7c7e9570_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7e8ef0, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557c7c7e8980;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557c7c7e8f90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557c7c7e9070_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7e8e10_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x557c7c7e8e10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0x557c7c7e8e10_0;
    %store/vec4a v0x557c7c7e8ef0, 4, 0;
    %load/vec4 v0x557c7c7e8e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7e8e10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 267 "$readmemh", P_0x557c7c7e8b60, v0x557c7c7e8ef0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x557c7c7e8660;
T_2 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7ea370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7e9ae0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557c7c7e9bd0_0;
    %and/r;
    %assign/vec4 v0x557c7c7e9ae0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557c7c7e8660;
T_3 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7ea370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7e9f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7e9e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7ea2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7ea230_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557c7c7ea430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c7e9e80_0, 0;
    %load/vec4 v0x557c7c7e9f20_0;
    %assign/vec4 v0x557c7c7ea230_0, 0;
    %load/vec4 v0x557c7c7e9e80_0;
    %assign/vec4 v0x557c7c7ea2d0_0, 0;
    %load/vec4 v0x557c7c7e9f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7e9f20_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x557c7c7e9f20_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x557c7c7e9f20_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557c7c7e8660;
T_4 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7ea370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7e9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7e9bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7ea5b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557c7c7e9850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557c7c7e9930_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557c7c7ea2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x557c7c7e9ce0_0;
    %load/vec4 v0x557c7c7ea230_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x557c7c7e9dc0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x557c7c7e9850_0, 0;
    %load/vec4 v0x557c7c7e9dc0_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v0x557c7c7e9930_0, 0;
    %load/vec4 v0x557c7c7e9dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557c7c7ea190_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x557c7c7ea230_0;
    %assign/vec4/off/d v0x557c7c7e9ce0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557c7c7e9850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x557c7c7e9930_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x557c7c7ea190_0, 0;
T_4.5 ;
    %load/vec4 v0x557c7c7e9dc0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x557c7c7ea230_0;
    %assign/vec4/off/d v0x557c7c7e9bd0_0, 4, 5;
T_4.6 ;
    %load/vec4 v0x557c7c7ea230_0;
    %assign/vec4 v0x557c7c7ea0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c7ea050_0, 0;
    %load/vec4 v0x557c7c7ea230_0;
    %assign/vec4 v0x557c7c7ea4f0_0, 0;
    %load/vec4 v0x557c7c7e9bd0_0;
    %load/vec4 v0x557c7c7ea230_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %pad/s 1;
    %assign/vec4 v0x557c7c7ea5b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557c7c7e8660;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7e9ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ea4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ea5b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7e9850_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7e9930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7e9e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7e9f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ea050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ea0f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557c7c7ea190_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7e9ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7e9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ea230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ea2d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x557c7c7b8bb0;
T_6 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c6ae7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x557c7c6ae8a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c68faa0, 4;
    %assign/vec4 v0x557c7c68fb40_0, 0;
    %load/vec4 v0x557c7c6ae980_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c68faa0, 4;
    %assign/vec4 v0x557c7c68fc20_0, 0;
T_6.0 ;
    %load/vec4 v0x557c7c6aea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x557c7c703ab0_0;
    %load/vec4 v0x557c7c6aebb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c68faa0, 0, 4;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557c7c7b8bb0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c68fb40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c68fc20_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c68fa00_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x557c7c68fa00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x557c7c68fa00_0;
    %store/vec4a v0x557c7c68faa0, 4, 0;
    %load/vec4 v0x557c7c68fa00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c68fa00_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 820 "$readmemh", P_0x557c7c796180, v0x557c7c68faa0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x557c7c703cb0;
T_8 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c6d1160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x557c7c6d1220_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c708600, 4;
    %assign/vec4 v0x557c7c7086a0_0, 0;
    %load/vec4 v0x557c7c6d1300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c708600, 4;
    %assign/vec4 v0x557c7c708780_0, 0;
T_8.0 ;
    %load/vec4 v0x557c7c6d13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x557c7c6caf70_0;
    %load/vec4 v0x557c7c6d1530_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c708600, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x557c7c703cb0;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7086a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c708780_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c708540_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x557c7c708540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x557c7c708540_0;
    %store/vec4a v0x557c7c708600, 4, 0;
    %load/vec4 v0x557c7c708540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c708540_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 820 "$readmemh", P_0x557c7c703e40, v0x557c7c708600 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x557c7c6cb170;
T_10 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c6e0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x557c7c6e0a50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c6fdc00, 4;
    %assign/vec4 v0x557c7c6fdca0_0, 0;
    %load/vec4 v0x557c7c6e0b30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c6fdc00, 4;
    %assign/vec4 v0x557c7c6fdd80_0, 0;
T_10.0 ;
    %load/vec4 v0x557c7c6e0c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x557c7c6c4de0_0;
    %load/vec4 v0x557c7c6e0d60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c6fdc00, 0, 4;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557c7c6cb170;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c6fdca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c6fdd80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c6fdb40_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x557c7c6fdb40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x557c7c6fdb40_0;
    %store/vec4a v0x557c7c6fdc00, 4, 0;
    %load/vec4 v0x557c7c6fdb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c6fdb40_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 864 "$readmemh", P_0x557c7c6cb300, v0x557c7c6fdc00 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x557c7c76bd60;
T_12 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7800a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x557c7c780160_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7969f0, 4;
    %assign/vec4 v0x557c7c7aa330_0, 0;
    %load/vec4 v0x557c7c796020_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7969f0, 4;
    %assign/vec4 v0x557c7c7aa410_0, 0;
T_12.0 ;
    %load/vec4 v0x557c7c7960e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x557c7c7b8dd0_0;
    %load/vec4 v0x557c7c7b90a0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7969f0, 0, 4;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557c7c76bd60;
T_13 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7aa330_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7aa410_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c796950_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x557c7c796950_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x557c7c796950_0;
    %store/vec4a v0x557c7c7969f0, 4, 0;
    %load/vec4 v0x557c7c796950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c796950_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 908 "$readmemh", P_0x557c7c784040, v0x557c7c7969f0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x557c7c7864e0;
T_14 ;
    %wait E_0x557c7c7105d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c689750_0, 0;
    %load/vec4 v0x557c7c67b360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c689750_0, 0;
    %load/vec4 v0x557c7c67b1c0_0;
    %assign/vec4 v0x557c7c689820_0, 0;
    %load/vec4 v0x557c7c673290_0;
    %load/vec4 v0x557c7c675ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c712320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c6e6ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c712620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c712580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c6898c0_0, 0;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c6d7430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c6e6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7126f0_0, 0;
    %load/vec4 v0x557c7c689ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c6d7430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c6e6b10_0, 0;
    %load/vec4 v0x557c7c712400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x557c7c673460_0;
    %load/vec4 v0x557c7c6c50e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c6d7500_0, 0;
    %load/vec4 v0x557c7c6e6d20_0;
    %assign/vec4 v0x557c7c6d75d0_0, 0;
    %load/vec4 v0x557c7c673460_0;
    %load/vec4 v0x557c7c6c4fe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c6e6bb0_0, 0;
    %load/vec4 v0x557c7c6e6de0_0;
    %assign/vec4 v0x557c7c6e6c80_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x557c7c673460_0;
    %load/vec4 v0x557c7c6c4fe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c6d7500_0, 0;
    %load/vec4 v0x557c7c6e6de0_0;
    %assign/vec4 v0x557c7c6d75d0_0, 0;
    %load/vec4 v0x557c7c673460_0;
    %load/vec4 v0x557c7c6c50e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c6e6bb0_0, 0;
    %load/vec4 v0x557c7c6e6d20_0;
    %assign/vec4 v0x557c7c6e6c80_0, 0;
T_14.5 ;
    %load/vec4 v0x557c7c712400_0;
    %load/vec4 v0x557c7c7124c0_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c7126f0_0, 0;
    %load/vec4 v0x557c7c673460_0;
    %load/vec4 v0x557c7c6c50e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c675de0_0, 0;
    %load/vec4 v0x557c7c7124c0_0;
    %inv;
    %assign/vec4 v0x557c7c675eb0_0, 0;
T_14.6 ;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x557c7c7864e0;
T_15 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c676150_0;
    %assign/vec4 v0x557c7c67b020_0, 0;
    %load/vec4 v0x557c7c67b2a0_0;
    %assign/vec4 v0x557c7c67b360_0, 0;
    %load/vec4 v0x557c7c67b0e0_0;
    %assign/vec4 v0x557c7c67b1c0_0, 0;
    %load/vec4 v0x557c7c675f50_0;
    %assign/vec4 v0x557c7c675ff0_0, 0;
    %load/vec4 v0x557c7c6760b0_0;
    %assign/vec4 v0x557c7c673290_0, 0;
    %load/vec4 v0x557c7c673370_0;
    %assign/vec4 v0x557c7c673460_0, 0;
    %load/vec4 v0x557c7c689a30_0;
    %assign/vec4 v0x557c7c689ad0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x557c7c7864e0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c67b020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c67b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c67b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c675ff0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c673290_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c673460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c689ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c6d7430_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c6d7500_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c6d75d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c6e6b10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c6e6bb0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c6e6c80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7126f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c675de0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c675eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c689750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c689820_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c6898c0_0, 0, 12;
    %end;
    .thread T_16;
    .scope S_0x557c7c7c2210;
T_17 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c2970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x557c7c7c2a30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c2710, 4;
    %assign/vec4 v0x557c7c7c27b0_0, 0;
    %load/vec4 v0x557c7c7c2b10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c2710, 4;
    %assign/vec4 v0x557c7c7c2890_0, 0;
T_17.0 ;
    %load/vec4 v0x557c7c7c2bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x557c7c7c2e20_0;
    %load/vec4 v0x557c7c7c2d40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7c2710, 0, 4;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x557c7c7c2210;
T_18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c27b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c2890_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7c2630_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x557c7c7c2630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x557c7c7c2630_0;
    %store/vec4a v0x557c7c7c2710, 4, 0;
    %load/vec4 v0x557c7c7c2630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7c2630_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 2 1029 "$readmemh", P_0x557c7c7c1f80, v0x557c7c7c2710 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x557c7c7c1cd0;
T_19 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c3ae0_0;
    %assign/vec4 v0x557c7c7c3bb0_0, 0;
    %load/vec4 v0x557c7c7c4160_0;
    %assign/vec4 v0x557c7c7c4230_0, 0;
    %load/vec4 v0x557c7c7c3c50_0;
    %assign/vec4 v0x557c7c7c4080_0, 0;
    %load/vec4 v0x557c7c7c3540_0;
    %assign/vec4 v0x557c7c7c3630_0, 0;
    %load/vec4 v0x557c7c7c3780_0;
    %assign/vec4 v0x557c7c7c3870_0, 0;
    %load/vec4 v0x557c7c7c3930_0;
    %assign/vec4 v0x557c7c7c3a20_0, 0;
    %load/vec4 v0x557c7c7c32a0_0;
    %assign/vec4 v0x557c7c7c3340_0, 0;
    %load/vec4 v0x557c7c7c3d40_0;
    %assign/vec4 v0x557c7c7c3e10_0, 0;
    %load/vec4 v0x557c7c7c3ed0_0;
    %assign/vec4 v0x557c7c7c3fc0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557c7c7c1cd0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c3bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c4230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c4080_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c3630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c3870_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c3e10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c3fc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c3a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c3340_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x557c7c7c8180;
T_21 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c8b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x557c7c7c8c40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c8920, 4;
    %assign/vec4 v0x557c7c7c89c0_0, 0;
    %load/vec4 v0x557c7c7c8d20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c8920, 4;
    %assign/vec4 v0x557c7c7c8aa0_0, 0;
T_21.0 ;
    %load/vec4 v0x557c7c7c8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x557c7c7c9030_0;
    %load/vec4 v0x557c7c7c8f50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7c8920, 0, 4;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x557c7c7c8180;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c89c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c8aa0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7c8840_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x557c7c7c8840_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x557c7c7c8840_0;
    %store/vec4a v0x557c7c7c8920, 4, 0;
    %load/vec4 v0x557c7c7c8840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7c8840_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %vpi_call 2 1276 "$readmemh", P_0x557c7c7c8330, v0x557c7c7c8920 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x557c7c7c9230;
T_23 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c9a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x557c7c7c9af0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c97d0, 4;
    %assign/vec4 v0x557c7c7c9870_0, 0;
    %load/vec4 v0x557c7c7c9bd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c97d0, 4;
    %assign/vec4 v0x557c7c7c9950_0, 0;
T_23.0 ;
    %load/vec4 v0x557c7c7c9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x557c7c7c9ee0_0;
    %load/vec4 v0x557c7c7c9e00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7c97d0, 0, 4;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x557c7c7c9230;
T_24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c9870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c9950_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7c96f0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x557c7c7c96f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x557c7c7c96f0_0;
    %store/vec4a v0x557c7c7c97d0, 4, 0;
    %load/vec4 v0x557c7c7c96f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7c96f0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call 2 1276 "$readmemh", P_0x557c7c7c93c0, v0x557c7c7c97d0 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x557c7c7ca0e0;
T_25 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7ca8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x557c7c7ca990_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7ca670, 4;
    %assign/vec4 v0x557c7c7ca710_0, 0;
    %load/vec4 v0x557c7c7caa70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7ca670, 4;
    %assign/vec4 v0x557c7c7ca7f0_0, 0;
T_25.0 ;
    %load/vec4 v0x557c7c7cab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x557c7c7cad80_0;
    %load/vec4 v0x557c7c7caca0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7ca670, 0, 4;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x557c7c7ca0e0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ca710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ca7f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7ca590_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x557c7c7ca590_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x557c7c7ca590_0;
    %store/vec4a v0x557c7c7ca670, 4, 0;
    %load/vec4 v0x557c7c7ca590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7ca590_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 2 864 "$readmemh", P_0x557c7c7ca270, v0x557c7c7ca670 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x557c7c7c72f0;
T_27 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c7b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x557c7c7c7bf0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c7880, 4;
    %assign/vec4 v0x557c7c7c7920_0, 0;
    %load/vec4 v0x557c7c7c7d00_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c7880, 4;
    %assign/vec4 v0x557c7c7c7a00_0, 0;
T_27.0 ;
    %load/vec4 v0x557c7c7c7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x557c7c7c7f80_0;
    %load/vec4 v0x557c7c7c7ea0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7c7880, 0, 4;
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x557c7c7c72f0;
T_28 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7c7920_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7c7a00_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7c77a0_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x557c7c7c77a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x557c7c7c77a0_0;
    %store/vec4a v0x557c7c7c7880, 4, 0;
    %load/vec4 v0x557c7c7c77a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7c77a0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %vpi_call 2 908 "$readmemh", P_0x557c7c7c74f0, v0x557c7c7c7880 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x557c7c7c6fa0;
T_29 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7cb9d0_0;
    %assign/vec4 v0x557c7c7cba70_0, 0;
    %load/vec4 v0x557c7c7cd440_0;
    %assign/vec4 v0x557c7c7cd2a0_0, 0;
    %load/vec4 v0x557c7c7cd630_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x557c7c7cc2f0_0, 0;
    %load/vec4 v0x557c7c7cd550_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x557c7c7cc640_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x557c7c7c6fa0;
T_30 ;
    %wait E_0x557c7c7105d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7cb660_0, 0;
    %load/vec4 v0x557c7c7cd790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c7cb660_0, 0;
    %load/vec4 v0x557c7c7cd440_0;
    %assign/vec4 v0x557c7c7cb790_0, 0;
    %load/vec4 v0x557c7c7cd050_0;
    %load/vec4 v0x557c7c7ccf10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7cd6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7cd630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7ccc00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7cc920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7cb860_0, 0;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7cbc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7cbf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7ccca0_0, 0;
    %load/vec4 v0x557c7c7cba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x557c7c7cc7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x557c7c7cc490_0;
    %assign/vec4 v0x557c7c7cbc00_0, 0;
    %load/vec4 v0x557c7c7cc250_0;
    %assign/vec4 v0x557c7c7cbf40_0, 0;
    %load/vec4 v0x557c7c7cd2a0_0;
    %load/vec4 v0x557c7c7cc3b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7cbcd0_0, 0;
    %load/vec4 v0x557c7c7cb3e0_0;
    %assign/vec4 v0x557c7c7cbda0_0, 0;
    %load/vec4 v0x557c7c7cd2a0_0;
    %load/vec4 v0x557c7c7cc1b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7cc010_0, 0;
    %load/vec4 v0x557c7c7cb4c0_0;
    %assign/vec4 v0x557c7c7cc0e0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x557c7c7cc250_0;
    %assign/vec4 v0x557c7c7cbc00_0, 0;
    %load/vec4 v0x557c7c7cc490_0;
    %assign/vec4 v0x557c7c7cbf40_0, 0;
    %load/vec4 v0x557c7c7cd2a0_0;
    %load/vec4 v0x557c7c7cc1b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7cbcd0_0, 0;
    %load/vec4 v0x557c7c7cb4c0_0;
    %assign/vec4 v0x557c7c7cbda0_0, 0;
    %load/vec4 v0x557c7c7cd2a0_0;
    %load/vec4 v0x557c7c7cc3b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7cc010_0, 0;
    %load/vec4 v0x557c7c7cb3e0_0;
    %assign/vec4 v0x557c7c7cc0e0_0, 0;
T_30.5 ;
    %load/vec4 v0x557c7c7cc7a0_0;
    %load/vec4 v0x557c7c7cc860_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x557c7c7cc490_0;
    %assign/vec4 v0x557c7c7ccca0_0, 0;
    %load/vec4 v0x557c7c7cd2a0_0;
    %load/vec4 v0x557c7c7cc3b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7ccd70_0, 0;
    %load/vec4 v0x557c7c7cc860_0;
    %inv;
    %assign/vec4 v0x557c7c7cce40_0, 0;
T_30.6 ;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x557c7c7c6fa0;
T_31 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7ccf10_0;
    %assign/vec4 v0x557c7c7ccfb0_0, 0;
    %load/vec4 v0x557c7c7cd050_0;
    %assign/vec4 v0x557c7c7cd140_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x557c7c7c6fa0;
T_32 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7ccfb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7cd140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cbc00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7cbcd0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7cbda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cbf40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7cc010_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7cc0e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7ccca0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7ccd70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cce40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cb660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cb790_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7cb860_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cd2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cc2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7cc640_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x557c7c70ffb0;
T_33 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x557c7c7c0b80_0;
    %load/vec4 v0x557c7c7c0ab0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c0620, 4;
    %assign/vec4 v0x557c7c7c04b0_0, 0;
    %load/vec4 v0x557c7c7c09e0_0;
    %load/vec4 v0x557c7c7c08a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c0620, 4;
    %assign/vec4 v0x557c7c7c0550_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557c7c7c04b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557c7c7c0550_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x557c7c70ffb0;
T_34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c04b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c0550_0, 0, 3;
    %end;
    .thread T_34;
    .scope S_0x557c7c75c1f0;
T_35 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7b2bd0_0;
    %load/vec4 v0x557c7c7b2660_0;
    %add;
    %assign/vec4 v0x557c7c7aee30_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x557c7c75c1f0;
T_36 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7aee30_0, 0, 3;
    %end;
    .thread T_36;
    .scope S_0x557c7c7abc70;
T_37 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c75d640_0;
    %load/vec4 v0x557c7c75ade0_0;
    %add;
    %assign/vec4 v0x557c7c75fe70_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x557c7c7abc70;
T_38 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c75fe70_0, 0, 3;
    %end;
    .thread T_38;
    .scope S_0x557c7c7c4ad0;
T_39 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c5270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x557c7c7c5330_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c5010, 4;
    %assign/vec4 v0x557c7c7c50b0_0, 0;
    %load/vec4 v0x557c7c7c5410_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c5010, 4;
    %assign/vec4 v0x557c7c7c5190_0, 0;
T_39.0 ;
    %load/vec4 v0x557c7c7c54f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x557c7c7c5690_0;
    %load/vec4 v0x557c7c7c55b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7c5010, 0, 4;
T_39.2 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x557c7c7c4ad0;
T_40 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c50b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c5190_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7c4f30_0, 0, 32;
T_40.0 ;
    %load/vec4 v0x557c7c7c4f30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x557c7c7c4f30_0;
    %store/vec4a v0x557c7c7c5010, 4, 0;
    %load/vec4 v0x557c7c7c4f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7c4f30_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %vpi_call 2 1029 "$readmemh", P_0x557c7c7c4840, v0x557c7c7c5010 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x557c7c7c4550;
T_41 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c6360_0;
    %assign/vec4 v0x557c7c7c6420_0, 0;
    %load/vec4 v0x557c7c7c6af0_0;
    %assign/vec4 v0x557c7c7c6bb0_0, 0;
    %load/vec4 v0x557c7c7c64e0_0;
    %assign/vec4 v0x557c7c7c6a10_0, 0;
    %load/vec4 v0x557c7c7c5df0_0;
    %assign/vec4 v0x557c7c7c5eb0_0, 0;
    %load/vec4 v0x557c7c7c6000_0;
    %assign/vec4 v0x557c7c7c60f0_0, 0;
    %load/vec4 v0x557c7c7c61b0_0;
    %assign/vec4 v0x557c7c7c62a0_0, 0;
    %load/vec4 v0x557c7c7c5b10_0;
    %assign/vec4 v0x557c7c7c5bb0_0, 0;
    %load/vec4 v0x557c7c7c65d0_0;
    %assign/vec4 v0x557c7c7c67b0_0, 0;
    %load/vec4 v0x557c7c7c6870_0;
    %assign/vec4 v0x557c7c7c6930_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x557c7c7c4550;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c6420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c6a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c5eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7c60f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c67b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c6930_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c62a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7c5bb0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x557c7c7cebd0;
T_43 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7cf420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x557c7c7cf4e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7cf1c0, 4;
    %assign/vec4 v0x557c7c7cf260_0, 0;
    %load/vec4 v0x557c7c7cf5c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7cf1c0, 4;
    %assign/vec4 v0x557c7c7cf340_0, 0;
T_43.0 ;
    %load/vec4 v0x557c7c7cf6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x557c7c7cf8d0_0;
    %load/vec4 v0x557c7c7cf7f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7cf1c0, 0, 4;
T_43.2 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x557c7c7cebd0;
T_44 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7cf260_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7cf340_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7cf0e0_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x557c7c7cf0e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x557c7c7cf0e0_0;
    %store/vec4a v0x557c7c7cf1c0, 4, 0;
    %load/vec4 v0x557c7c7cf0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7cf0e0_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call 2 1276 "$readmemh", P_0x557c7c7ced80, v0x557c7c7cf1c0 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x557c7c7cfad0;
T_45 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7d02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x557c7c7d0390_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7d0070, 4;
    %assign/vec4 v0x557c7c7d0110_0, 0;
    %load/vec4 v0x557c7c7d0470_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7d0070, 4;
    %assign/vec4 v0x557c7c7d01f0_0, 0;
T_45.0 ;
    %load/vec4 v0x557c7c7d0550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x557c7c7d0780_0;
    %load/vec4 v0x557c7c7d06a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7d0070, 0, 4;
T_45.2 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x557c7c7cfad0;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7d0110_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7d01f0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7cff90_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x557c7c7cff90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x557c7c7cff90_0;
    %store/vec4a v0x557c7c7d0070, 4, 0;
    %load/vec4 v0x557c7c7cff90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7cff90_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 1276 "$readmemh", P_0x557c7c7cfc60, v0x557c7c7d0070 {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x557c7c7d0980;
T_47 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7d1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x557c7c7d1230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7d0f10, 4;
    %assign/vec4 v0x557c7c7d0fb0_0, 0;
    %load/vec4 v0x557c7c7d1310_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7d0f10, 4;
    %assign/vec4 v0x557c7c7d1090_0, 0;
T_47.0 ;
    %load/vec4 v0x557c7c7d13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x557c7c7d1620_0;
    %load/vec4 v0x557c7c7d1540_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7d0f10, 0, 4;
T_47.2 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x557c7c7d0980;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d0fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d1090_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7d0e30_0, 0, 32;
T_48.0 ;
    %load/vec4 v0x557c7c7d0e30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_48.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x557c7c7d0e30_0;
    %store/vec4a v0x557c7c7d0f10, 4, 0;
    %load/vec4 v0x557c7c7d0e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7d0e30_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %vpi_call 2 864 "$readmemh", P_0x557c7c7d0b10, v0x557c7c7d0f10 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x557c7c7cdd80;
T_49 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7ce5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x557c7c7ce6b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7ce310, 4;
    %assign/vec4 v0x557c7c7ce3e0_0, 0;
    %load/vec4 v0x557c7c7ce770_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7ce310, 4;
    %assign/vec4 v0x557c7c7ce4c0_0, 0;
T_49.0 ;
    %load/vec4 v0x557c7c7ce830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x557c7c7ce9d0_0;
    %load/vec4 v0x557c7c7ce8f0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7ce310, 0, 4;
T_49.2 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x557c7c7cdd80;
T_50 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7ce3e0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7ce4c0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7ce230_0, 0, 32;
T_50.0 ;
    %load/vec4 v0x557c7c7ce230_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x557c7c7ce230_0;
    %store/vec4a v0x557c7c7ce310, 4, 0;
    %load/vec4 v0x557c7c7ce230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7ce230_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %vpi_call 2 908 "$readmemh", P_0x557c7c7cdf80, v0x557c7c7ce310 {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x557c7c7cda30;
T_51 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7d2270_0;
    %assign/vec4 v0x557c7c7d2310_0, 0;
    %load/vec4 v0x557c7c7d3d10_0;
    %assign/vec4 v0x557c7c7d3b90_0, 0;
    %load/vec4 v0x557c7c7d3e90_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x557c7c7d2b90_0, 0;
    %load/vec4 v0x557c7c7d3dd0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x557c7c7d2ee0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x557c7c7cda30;
T_52 ;
    %wait E_0x557c7c7105d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7d1f00_0, 0;
    %load/vec4 v0x557c7c7d4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557c7c7d1f00_0, 0;
    %load/vec4 v0x557c7c7d3d10_0;
    %assign/vec4 v0x557c7c7d2030_0, 0;
    %load/vec4 v0x557c7c7d3950_0;
    %load/vec4 v0x557c7c7d37b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7d3f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7d3e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7d34a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c7c7d31c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7d2100_0, 0;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7d24a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7d27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557c7c7d3540_0, 0;
    %load/vec4 v0x557c7c7d2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x557c7c7d3040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x557c7c7d2d30_0;
    %assign/vec4 v0x557c7c7d24a0_0, 0;
    %load/vec4 v0x557c7c7d2af0_0;
    %assign/vec4 v0x557c7c7d27e0_0, 0;
    %load/vec4 v0x557c7c7d3b90_0;
    %load/vec4 v0x557c7c7d2c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7d2570_0, 0;
    %load/vec4 v0x557c7c7d1c80_0;
    %assign/vec4 v0x557c7c7d2640_0, 0;
    %load/vec4 v0x557c7c7d3b90_0;
    %load/vec4 v0x557c7c7d2a50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7d28b0_0, 0;
    %load/vec4 v0x557c7c7d1d60_0;
    %assign/vec4 v0x557c7c7d2980_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x557c7c7d2af0_0;
    %assign/vec4 v0x557c7c7d24a0_0, 0;
    %load/vec4 v0x557c7c7d2d30_0;
    %assign/vec4 v0x557c7c7d27e0_0, 0;
    %load/vec4 v0x557c7c7d3b90_0;
    %load/vec4 v0x557c7c7d2a50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7d2570_0, 0;
    %load/vec4 v0x557c7c7d1d60_0;
    %assign/vec4 v0x557c7c7d2640_0, 0;
    %load/vec4 v0x557c7c7d3b90_0;
    %load/vec4 v0x557c7c7d2c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7d28b0_0, 0;
    %load/vec4 v0x557c7c7d1c80_0;
    %assign/vec4 v0x557c7c7d2980_0, 0;
T_52.5 ;
    %load/vec4 v0x557c7c7d3040_0;
    %load/vec4 v0x557c7c7d3100_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x557c7c7d2d30_0;
    %assign/vec4 v0x557c7c7d3540_0, 0;
    %load/vec4 v0x557c7c7d3b90_0;
    %load/vec4 v0x557c7c7d2c50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557c7c7d3610_0, 0;
    %load/vec4 v0x557c7c7d3100_0;
    %inv;
    %assign/vec4 v0x557c7c7d36e0_0, 0;
T_52.6 ;
T_52.2 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x557c7c7cda30;
T_53 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7d37b0_0;
    %assign/vec4 v0x557c7c7d3880_0, 0;
    %load/vec4 v0x557c7c7d3950_0;
    %assign/vec4 v0x557c7c7d3a20_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x557c7c7cda30;
T_54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7d3880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7d3a20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d24a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7d2570_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7d2640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d27e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7d28b0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557c7c7d2980_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d3540_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7d3610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d2030_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557c7c7d2100_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d2310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d3b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d2b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7d2ee0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x557c7c7c0e80;
T_55 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7c1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x557c7c7c19d0_0;
    %load/vec4 v0x557c7c7c1910_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c1420, 4;
    %assign/vec4 v0x557c7c7c1230_0, 0;
    %load/vec4 v0x557c7c7c1840_0;
    %load/vec4 v0x557c7c7c1730_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x557c7c7c1420, 4;
    %assign/vec4 v0x557c7c7c1320_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557c7c7c1230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557c7c7c1320_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x557c7c7c0e80;
T_56 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c1230_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7c1320_0, 0, 3;
    %end;
    .thread T_56;
    .scope S_0x557c7c7bcf00;
T_57 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7b21a0_0;
    %load/vec4 v0x557c7c7b1ce0_0;
    %add;
    %assign/vec4 v0x557c7c7b1820_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x557c7c7bcf00;
T_58 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7b1820_0, 0, 3;
    %end;
    .thread T_58;
    .scope S_0x557c7c7ab540;
T_59 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7b5a70_0;
    %load/vec4 v0x557c7c78bad0_0;
    %add;
    %assign/vec4 v0x557c7c7b30e0_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x557c7c7ab540;
T_60 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557c7c7b30e0_0, 0, 3;
    %end;
    .thread T_60;
    .scope S_0x557c7c7d42d0;
T_61 ;
    %wait E_0x557c7c7105d0;
    %load/vec4 v0x557c7c7d4770_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7d4b50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x557c7c7d4940_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x557c7c7d4940_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_61.1, 5;
    %load/vec4 v0x557c7c7d4940_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x557c7c7d4b50, 4;
    %ix/getv/s 3, v0x557c7c7d4940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c7c7d4b50, 0, 4;
    %load/vec4 v0x557c7c7d4940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7d4940_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x557c7c7d42d0;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557c7c7d4a20_0, 0, 32;
T_62.0 ;
    %load/vec4 v0x557c7c7d4a20_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_62.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0x557c7c7d4a20_0;
    %store/vec4a v0x557c7c7d4b50, 4, 0;
    %load/vec4 v0x557c7c7d4a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557c7c7d4a20_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
    .scope S_0x557c7c6686f0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7eb3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c7c7eb480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7eb540_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x557c7c6686f0;
T_64 ;
    %vpi_call 2 29 "$dumpfile", "uut.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_64;
    .scope S_0x557c7c6686f0;
T_65 ;
    %wait E_0x557c7c7105d0;
    %wait E_0x557c7c7105d0;
    %wait E_0x557c7c7105d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c7c7eb480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c7c7eb540_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x557c7c6686f0;
T_66 ;
    %delay 5, 0;
    %load/vec4 v0x557c7c7eb3e0_0;
    %inv;
    %store/vec4 v0x557c7c7eb3e0_0, 0, 1;
    %jmp T_66;
    .thread T_66;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sa_test_bench_hw.v";
