Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan  9 23:26:14 2023
| Host         : DESKTOP-075L5C7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_entity_timing_summary_routed.rpt -pb top_entity_timing_summary_routed.pb -rpx top_entity_timing_summary_routed.rpx -warn_on_violation
| Design       : top_entity
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     166         
TIMING-20  Warning           Non-clocked latch               13          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (352)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 166 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FORMADOR_DE_PALABRA/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FORMADOR_DE_PALABRA/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FORMADOR_DE_PALABRA/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FORMADOR_DE_PALABRA/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FORMADOR_DE_PALABRA/FSM_sequential_current_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (352)
--------------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  370          inf        0.000                      0                  370           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           370 Endpoints
Min Delay           370 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 1.631ns (22.438%)  route 5.638ns (77.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.465     7.269    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y59          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_4/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 1.631ns (22.438%)  route 5.638ns (77.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.465     7.269    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y59          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_5/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 1.631ns (22.438%)  route 5.638ns (77.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.465     7.269    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y59          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_6/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 1.631ns (22.438%)  route 5.638ns (77.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.465     7.269    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y59          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_10/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 1.631ns (22.620%)  route 5.580ns (77.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.406     7.211    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y63          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_10/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_8/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 1.631ns (22.620%)  route 5.580ns (77.380%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.406     7.211    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y63          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_8/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_9/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 1.631ns (23.081%)  route 5.435ns (76.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.262     7.067    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y65          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_9/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_11/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 1.631ns (23.636%)  route 5.269ns (76.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.096     6.900    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y67          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_11/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_3/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 1.631ns (23.636%)  route 5.269ns (76.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         2.096     6.900    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y67          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_2/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 1.631ns (24.177%)  route 5.115ns (75.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.173     4.680    DF_SW_2/sreg_reg[13]_0[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.124     4.804 f  DF_SW_2/FSM_sequential_current_state[4]_i_3/O
                         net (fo=148, routed)         1.942     6.746    COMPONENTE_LUCES/LEDS_OUT_reg[15]_0
    SLICE_X0Y69          FDCE                                         f  COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_DF_GEN[0].B_DF/sreg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_DF_GEN[0].B_DF/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  B_DF_GEN[0].B_DF/sreg_reg[7]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B_DF_GEN[0].B_DF/sreg_reg[7]/Q
                         net (fo=2, routed)           0.073     0.201    B_DF_GEN[0].B_DF/p_0_in[8]
    SLICE_X5Y86          FDRE                                         r  B_DF_GEN[0].B_DF/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DF_SW_2/sreg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DF_SW_2/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE                         0.000     0.000 r  DF_SW_2/sreg_reg[6]/C
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DF_SW_2/sreg_reg[6]/Q
                         net (fo=2, routed)           0.073     0.221    DF_SW_2/p_0_in[7]
    SLICE_X3Y89          FDRE                                         r  DF_SW_2/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_SYNC_GEN[2].B_SYNC/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_DF_GEN[2].B_DF/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  B_SYNC_GEN[2].B_SYNC/SYNC_OUT_reg/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B_SYNC_GEN[2].B_SYNC/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.101     0.242    B_DF_GEN[2].B_DF/sinc_df_b_2
    SLICE_X3Y81          FDRE                                         r  B_DF_GEN[2].B_DF/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_SYNC_GEN[0].B_SYNC/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_SYNC_GEN[0].B_SYNC/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDCE                         0.000     0.000 r  B_SYNC_GEN[0].B_SYNC/sreg_reg[0]/C
    SLICE_X1Y83          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B_SYNC_GEN[0].B_SYNC/sreg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    B_SYNC_GEN[0].B_SYNC/sreg_reg_n_0_[0]
    SLICE_X1Y83          FDCE                                         r  B_SYNC_GEN[0].B_SYNC/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_SYNC_GEN[3].B_SYNC/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_SYNC_GEN[3].B_SYNC/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.855%)  route 0.107ns (43.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  B_SYNC_GEN[3].B_SYNC/sreg_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B_SYNC_GEN[3].B_SYNC/sreg_reg[1]/Q
                         net (fo=1, routed)           0.107     0.248    B_SYNC_GEN[3].B_SYNC/sreg_reg_n_0_[1]
    SLICE_X1Y81          FDRE                                         r  B_SYNC_GEN[3].B_SYNC/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_DF_GEN[4].B_DF/sreg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_DF_GEN[4].B_DF/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.218%)  route 0.122ns (48.782%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  B_DF_GEN[4].B_DF/sreg_reg[7]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B_DF_GEN[4].B_DF/sreg_reg[7]/Q
                         net (fo=2, routed)           0.122     0.250    B_DF_GEN[4].B_DF/p_0_in[8]
    SLICE_X6Y83          FDRE                                         r  B_DF_GEN[4].B_DF/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_SYNC_1/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SW_SYNC_1/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  SW_SYNC_1/sreg_reg[1]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SW_SYNC_1/sreg_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    SW_SYNC_1/sreg_reg_n_0_[1]
    SLICE_X1Y91          FDRE                                         r  SW_SYNC_1/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_DF_GEN[0].B_DF/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_DF_GEN[0].B_DF/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  B_DF_GEN[0].B_DF/sreg_reg[10]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B_DF_GEN[0].B_DF/sreg_reg[10]/Q
                         net (fo=2, routed)           0.113     0.254    B_DF_GEN[0].B_DF/p_0_in[11]
    SLICE_X5Y86          FDRE                                         r  B_DF_GEN[0].B_DF/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_SYNC_GEN[4].B_SYNC/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_SYNC_GEN[4].B_SYNC/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE                         0.000     0.000 r  B_SYNC_GEN[4].B_SYNC/sreg_reg[1]/C
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B_SYNC_GEN[4].B_SYNC/sreg_reg[1]/Q
                         net (fo=1, routed)           0.115     0.256    B_SYNC_GEN[4].B_SYNC/sreg_reg_n_0_[1]
    SLICE_X1Y81          FDRE                                         r  B_SYNC_GEN[4].B_SYNC/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_DF_GEN[1].B_DF/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_DF_GEN[1].B_DF/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  B_DF_GEN[1].B_DF/sreg_reg[10]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B_DF_GEN[1].B_DF/sreg_reg[10]/Q
                         net (fo=2, routed)           0.115     0.256    B_DF_GEN[1].B_DF/p_0_in[11]
    SLICE_X3Y87          FDRE                                         r  B_DF_GEN[1].B_DF/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------





