// Seed: 722688640
module module_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd52,
    parameter id_13 = 32'd71,
    parameter id_6  = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic [7:0] id_5, _id_6, id_7, id_8, id_9;
  wire [id_6 : 1] _id_10;
  logic id_11;
  assign id_6 = ~~-1;
  wire id_12, _id_13, id_14;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8, id_9, id_10, id_11;
endmodule
