m255
K4
z2
Z0 !s99 nomlopt
R0
R0
!s11f MIXED_VERSIONS
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/truong/intelFPGA_lite/21.1/questa_fse/bin
T_opt
!s110 1670784277
VM?]P0f;`:`jIgN1OM^H0_1
04 14 4 work tb_adc_ltc2308 fast 0
=1-000ae431a4f1-63962514-de306-f26
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2021.2;73
R1
vadc_ltc2308
Z3 !s110 1720219102
!i10b 1
!s100 fPDmC>O8?^9dzKSO[H9I^2
Z4 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;l^n1b=E=H?b?hEIY?h@V1
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench
w1720218779
8D:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/adc_ltc2308.v
FD:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/adc_ltc2308.v
!i122 141
L0 122 203
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1720219102.000000
!s107 D:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/adc_ltc2308.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/adc_ltc2308.v|
!i113 1
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_adc_ltc2308
R3
!i10b 1
!s100 47oI]Q9DWY^C=P^CEbE2L1
R4
IPJ0[YGLKGB8>Dg8=lgifL2
R5
R6
w1720219082
8D:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/tb_adc_ltc2308.v
FD:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/tb_adc_ltc2308.v
!i122 142
L0 5 113
R7
r1
!s85 0
31
R8
!s107 D:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/tb_adc_ltc2308.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/Programming/FPGA/de10nano-verilog/adc_f2h_uart_20240703/adc_f2h_uart_testbench/tb_adc_ltc2308.v|
!i113 1
R9
R2
