[N
35
31
8 iInstExt
6
7 dffg_pc
24
8 onescomp
5
10 ADDR_WIDTH
17
11 mux2t1_5bit
12
1 N
21
6 andg2n
7
5 mixed
23
8 mux2t1_n
26
10 nbitaddsub
29
6 i_sign
3
3 rtl
25
9 nbitadder
18
8 nbit_reg
14
9 structure
30
14 mips_processor
1
69 /home/mdd1/Desktop/Project1/cpr-e-381/containers/sim_container_0/work
9
5 i_CLK
35
12 OUTPUT_TRACE
33
2 tb
4
10 DATA_WIDTH
27
14 barrel_shifter
20
5 i_RST
22
12 mipsregister
8
4 i_WE
11
10 structural
16
5 i_clk
2
3 mem
10
11 nbit_reg_pc
34
9 gCLK_HPER
13
10 pcregister
32
9 iInstAddr
15
4 i_we
19
4 dffg
28
11 i_leftShift
]
[G
1
33
7
1
35
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
22
11
1
12
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
24
14
1
12
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
12
1
0
32
0
0 0
0
0
]
[G
1
26
14
1
12
1
0
32
0
0 0
0
0
]
[G
1
33
7
1
34
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
33
7
1
12
1
0
32
0
0 0
0
0
]
[G
1
25
14
1
12
1
0
32
0
0 0
0
0
]
[G
1
30
14
1
12
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
11
1
12
1
0
5
0
0 0
0
0
]
[G
1
21
11
1
12
1
0
32
0
0 0
0
0
]
[G
1
23
11
1
12
1
0
32
0
0 0
0
0
]
[G
1
18
11
1
12
1
0
32
0
0 0
0
0
]
[G
1
18
11
2
12
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
12
0
0
32
0
0 0
0
0
]
[P
1
30
14
31
32
1
0
0
]
[P
1
18
11
8
20
1
0
0
]
[P
1
19
7
8
20
1
0
0
]
[P
1
6
7
8
9
1
0
0
]
[P
1
13
14
15
16
1
0
0
]
[P
1
10
11
8
9
1
0
0
]
[P
1
27
11
28
29
2
0
0
]
