module alu (
    input logic [3:0] A,
    input logic [3:0] B,
    input logic C_in,
    output logic [3:0] Sum
);
    logic [4:0] carry;
    assign carry[0] = C_in;

    generate
        genvar i;
        for (i = 0; i < 4; i = i + 1) begin : adder_loop
            FullAdder full_adder (
                .A(A[i]),
                .B(B[i]),
                .Z(carry[i]),
                .S(Sum[i]),
                .Cout(carry[i+1])
            );
        end
    endgenerate
endmodule