#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 29 04:09:30 2019
# Process ID: 5613
# Current directory: /home/gsaied/Desktop/verilog_rtl/relu/mennah
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/relu/mennah/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/relu/mennah/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/relu/mennah
# cd $dirt
# read_verilog relu.v 
# synth_design -top relu -rtl
Command: synth_design -top relu -rtl
Starting synth_design
Using part: xc7vx485tffg1157-1
ERROR: [Synth 8-1725] cannot assign to memory x directly [/home/gsaied/Desktop/verilog_rtl/relu/mennah/relu.v:3]
ERROR: [Synth 8-2631] replication is not allowed in unpacked array concatenation [/home/gsaied/Desktop/verilog_rtl/relu/mennah/relu.v:3]
ERROR: [Synth 8-1031] x16 is not declared [/home/gsaied/Desktop/verilog_rtl/relu/mennah/relu.v:4]
INFO: [Synth 8-2350] module relu ignored due to previous errors [/home/gsaied/Desktop/verilog_rtl/relu/mennah/relu.v:1]
Failed to read verilog '/home/gsaied/Desktop/verilog_rtl/relu/mennah/relu.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 04:09:58 2019...
