

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2'
================================================================
* Date:           Mon May  6 14:33:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  3.021 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       68|     3844|  0.458 us|  25.897 us|   68|  3844|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_664_2  |       66|     3842|         3|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_31"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_36, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_csc, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub"   --->   Operation 10 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cols_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %cols"   --->   Operation 12 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 13 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln664 = store i12 0, i12 %j" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 14 'store' 'store_ln664' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%br_ln0 = br void %for.body25"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i12 %j" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.33ns)   --->   "%icmp_ln664 = icmp_eq  i12 %j_1, i12 %cols_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 17 'icmp' 'icmp_ln664' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.33ns)   --->   "%j_2 = add i12 %j_1, i12 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 18 'add' 'j_2' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln664 = br i1 %icmp_ln664, void %for.body25.split, void %for.inc90.exitStub" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 19 'br' 'br_ln664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.33ns)   --->   "%axi_last = icmp_eq  i12 %j_1, i12 %sub_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:677]   --->   Operation 20 'icmp' 'axi_last' <Predicate = (!icmp_ln664)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%switch_ln697 = switch i8 %p_read_1, void %sw.default, i8 0, void %sw.bb, i8 1, void %sw.bb72" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:697]   --->   Operation 21 'switch' 'switch_ln697' <Predicate = (!icmp_ln664)> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%switch_ln697 = switch i8 %p_read_1, void %sw.default.1, i8 0, void %sw.bb.1, i8 1, void %sw.bb72.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:697]   --->   Operation 22 'switch' 'switch_ln697' <Predicate = (!icmp_ln664)> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%switch_ln697 = switch i8 %p_read_1, void %sw.default.2, i8 0, void %sw.bb.2, i8 1, void %sw.bb72.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:697]   --->   Operation 23 'switch' 'switch_ln697' <Predicate = (!icmp_ln664)> <Delay = 1.32>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%store_ln664 = store i12 %j_2, i12 %j" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 24 'store' 'store_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln664 = br void %for.body25" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 25 'br' 'br_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln667 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:667]   --->   Operation 26 'specpipeline' 'specpipeline_ln667' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 27 'specloopname' 'specloopname_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.95ns)   --->   "%stream_csc_read = read i36 @_ssdm_op_Read.ap_fifo.volatile.i36P0A, i36 %stream_csc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 28 'read' 'stream_csc_read' <Predicate = (!icmp_ln664)> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pix_rgb = trunc i36 %stream_csc_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 29 'trunc' 'pix_rgb' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pix_444_1 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_csc_read, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 30 'partselect' 'pix_444_1' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pix_444 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_csc_read, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 31 'partselect' 'pix_444' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%axi_data_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_rgb" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703]   --->   Operation 32 'bitconcatenate' 'axi_data_3' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%br_ln704 = br void %for.inc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:704]   --->   Operation 33 'br' 'br_ln704' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.85>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%axi_data_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_444_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700]   --->   Operation 34 'bitconcatenate' 'axi_data_1' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%br_ln701 = br void %for.inc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701]   --->   Operation 35 'br' 'br_ln701' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.85>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%axi_data = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_rgb" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706]   --->   Operation 36 'bitconcatenate' 'axi_data' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%br_ln707 = br void %for.inc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:707]   --->   Operation 37 'br' 'br_ln707' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.inc.2"   --->   Operation 38 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%axi_data_2 = phi i13 %axi_data, void %sw.default, i13 %axi_data_3, void %sw.bb72, i13 %axi_data_1, void %sw.bb"   --->   Operation 40 'phi' 'axi_data_2' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln618 = sext i13 %axi_data_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:618]   --->   Operation 41 'sext' 'sext_ln618' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%axi_data_6 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444_1, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703]   --->   Operation 42 'partset' 'axi_data_6' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.85ns)   --->   "%br_ln704 = br void %for.inc.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:704]   --->   Operation 43 'br' 'br_ln704' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.85>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%axi_data_5 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700]   --->   Operation 44 'partset' 'axi_data_5' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.85ns)   --->   "%br_ln701 = br void %for.inc.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701]   --->   Operation 45 'br' 'br_ln701' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.85>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%axi_data_4 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444_1, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706]   --->   Operation 46 'partset' 'axi_data_4' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.85ns)   --->   "%br_ln707 = br void %for.inc.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:707]   --->   Operation 47 'br' 'br_ln707' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.85>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%axi_data_7 = phi i36 %axi_data_4, void %sw.default.1, i36 %axi_data_6, void %sw.bb72.1, i36 %axi_data_5, void %sw.bb.1"   --->   Operation 48 'phi' 'axi_data_7' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%axi_data_10 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_444, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703]   --->   Operation 49 'partset' 'axi_data_10' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%br_ln704 = br void %for.inc.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:704]   --->   Operation 50 'br' 'br_ln704' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.85>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%axi_data_9 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_rgb, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700]   --->   Operation 51 'partset' 'axi_data_9' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.85ns)   --->   "%br_ln701 = br void %for.inc.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701]   --->   Operation 52 'br' 'br_ln701' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.85>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%axi_data_8 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_444, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706]   --->   Operation 53 'partset' 'axi_data_8' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%br_ln707 = br void %for.inc.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:707]   --->   Operation 54 'br' 'br_ln707' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.85>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%axi_data_11 = phi i36 %axi_data_8, void %sw.default.2, i36 %axi_data_10, void %sw.bb72.2, i36 %axi_data_9, void %sw.bb.2"   --->   Operation 55 'phi' 'axi_data_11' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i36 %axi_data_11" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:712]   --->   Operation 56 'zext' 'zext_ln712' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.00ns)   --->   "%write_ln712 = write void @_ssdm_op_Write.axis.volatile.i40P0A.i5P0A.i5P0A.i1P0A.i1P0A.i1P0A.i1P0A, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i40 %zext_ln712, i5 31, i5 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:712]   --->   Operation 57 'write' 'write_ln712' <Predicate = (!icmp_ln664)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln664)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.737ns, clock uncertainty: 1.819ns.

 <State 1>: 3.021ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln664', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664) of constant 0 on local variable 'j', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664 [21]  (0.844 ns)
	'load' operation 12 bit ('j', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664) on local variable 'j', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664 [25]  (0.000 ns)
	'add' operation 12 bit ('j', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664) [28]  (1.333 ns)
	'store' operation 0 bit ('store_ln664', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664) of variable 'j', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664 on local variable 'j', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664 [77]  (0.844 ns)

 <State 2>: 2.816ns
The critical path consists of the following:
	fifo read operation ('stream_csc_read', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685) on port 'stream_csc' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685) [34]  (1.958 ns)
	blocking operation 0.858143 ns on control path)

 <State 3>: 2.716ns
The critical path consists of the following:
	'phi' operation 13 bit ('axi.data') with incoming values : ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706) [49]  (0.000 ns)
	multiplexor before 'phi' operation 36 bit ('axi.data') with incoming values : ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706) [62]  (0.858 ns)
	'phi' operation 36 bit ('axi.data') with incoming values : ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706) [62]  (0.000 ns)
	multiplexor before 'phi' operation 36 bit ('axi.data') with incoming values : ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706) [74]  (0.858 ns)
	'phi' operation 36 bit ('axi.data') with incoming values : ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700) ('axi.data', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706) [74]  (0.000 ns)
	axis write operation ('write_ln712', C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:712) on port 'm_axis_video_V_data_V' (C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:712) [76]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
