============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 16:07:50 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.316653s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (57.0%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 271 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83167746719744"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 141 trigger nets, 141 data nets.
KIT-1004 : Chipwatcher code = 0101000111101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=141,BUS_CTRL_NUM=330,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011,32'sb01001100,32'sb01101100,32'sb01101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110,32'sb010111100,32'sb0100000000,32'sb0100000110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=352) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=352) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=141,BUS_CTRL_NUM=330,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011,32'sb01001100,32'sb01101100,32'sb01101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110,32'sb010111100,32'sb0100000000,32'sb0100000110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=141,BUS_CTRL_NUM=330,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011,32'sb01001100,32'sb01101100,32'sb01101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110,32'sb010111100,32'sb0100000000,32'sb0100000110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=141,BUS_CTRL_NUM=330,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011,32'sb01001100,32'sb01101100,32'sb01101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110,32'sb010111100,32'sb0100000000,32'sb0100000110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=352)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=352)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=141,BUS_CTRL_NUM=330,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011,32'sb01001100,32'sb01101100,32'sb01101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110,32'sb010111100,32'sb0100000000,32'sb0100000110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=141,BUS_CTRL_NUM=330,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011,32'sb01001100,32'sb01101100,32'sb01101101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110,32'sb010111100,32'sb0100000000,32'sb0100000110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14703/52 useful/useless nets, 11736/29 useful/useless insts
SYN-1016 : Merged 57 instances.
SYN-1032 : 13907/10 useful/useless nets, 12697/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13891/16 useful/useless nets, 12685/12 useful/useless insts
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 992 better
SYN-1014 : Optimize round 2
SYN-1032 : 13054/105 useful/useless nets, 11848/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.598075s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (68.4%)

RUN-1004 : used memory is 284 MB, reserved memory is 259 MB, peak memory is 286 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 136 instances.
SYN-2501 : Optimize round 1, 274 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 14084/2 useful/useless nets, 12893/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 57415, tnet num: 14084, tinst num: 12892, tnode num: 70511, tedge num: 91948.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14084 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 555 (3.06), #lev = 8 (1.45)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 554 (3.09), #lev = 7 (1.44)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1157 instances into 554 LUTs, name keeping = 67%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 949 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 336 adder to BLE ...
SYN-4008 : Packed 336 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.474052s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (71.4%)

RUN-1004 : used memory is 308 MB, reserved memory is 292 MB, peak memory is 432 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.239331s wall, 2.875000s user + 0.062500s system = 2.937500s CPU (69.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 292 MB, peak memory is 432 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (720 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11392 instances
RUN-0007 : 6620 luts, 3733 seqs, 618 mslices, 273 lslices, 100 pads, 40 brams, 3 dsps
RUN-1001 : There are total 12616 nets
RUN-1001 : 7298 nets have 2 pins
RUN-1001 : 3973 nets have [3 - 5] pins
RUN-1001 : 798 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1501     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1233     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  58   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 77
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11390 instances, 6620 luts, 3733 seqs, 891 slices, 158 macros(891 instances: 618 mslices 273 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 54167, tnet num: 12614, tinst num: 11390, tnode num: 66944, tedge num: 88403.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.052945s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (65.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.87227e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11390.
PHY-3001 : Level 1 #clusters 1661.
PHY-3001 : End clustering;  0.087061s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 942118, overlap = 337.812
PHY-3002 : Step(2): len = 795761, overlap = 373.875
PHY-3002 : Step(3): len = 597676, overlap = 466.75
PHY-3002 : Step(4): len = 549063, overlap = 495.125
PHY-3002 : Step(5): len = 434127, overlap = 561.125
PHY-3002 : Step(6): len = 376737, overlap = 587.531
PHY-3002 : Step(7): len = 308478, overlap = 645.656
PHY-3002 : Step(8): len = 280606, overlap = 693.719
PHY-3002 : Step(9): len = 243683, overlap = 722.344
PHY-3002 : Step(10): len = 223712, overlap = 756
PHY-3002 : Step(11): len = 200375, overlap = 800.125
PHY-3002 : Step(12): len = 186209, overlap = 832.594
PHY-3002 : Step(13): len = 171825, overlap = 862.656
PHY-3002 : Step(14): len = 163955, overlap = 883.156
PHY-3002 : Step(15): len = 150808, overlap = 928.781
PHY-3002 : Step(16): len = 139064, overlap = 943.938
PHY-3002 : Step(17): len = 127279, overlap = 990.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7137e-06
PHY-3002 : Step(18): len = 135159, overlap = 978.188
PHY-3002 : Step(19): len = 177376, overlap = 882.344
PHY-3002 : Step(20): len = 198547, overlap = 817.469
PHY-3002 : Step(21): len = 208438, overlap = 783.688
PHY-3002 : Step(22): len = 208591, overlap = 733.406
PHY-3002 : Step(23): len = 205768, overlap = 733.344
PHY-3002 : Step(24): len = 203504, overlap = 738.219
PHY-3002 : Step(25): len = 198336, overlap = 743.531
PHY-3002 : Step(26): len = 193950, overlap = 731.625
PHY-3002 : Step(27): len = 189673, overlap = 709
PHY-3002 : Step(28): len = 187280, overlap = 701.688
PHY-3002 : Step(29): len = 184915, overlap = 695.031
PHY-3002 : Step(30): len = 184255, overlap = 678.656
PHY-3002 : Step(31): len = 183263, overlap = 678.094
PHY-3002 : Step(32): len = 183186, overlap = 667.938
PHY-3002 : Step(33): len = 180642, overlap = 682.25
PHY-3002 : Step(34): len = 180486, overlap = 686.469
PHY-3002 : Step(35): len = 179662, overlap = 677.469
PHY-3002 : Step(36): len = 178477, overlap = 694.969
PHY-3002 : Step(37): len = 178077, overlap = 698.688
PHY-3002 : Step(38): len = 176795, overlap = 734.844
PHY-3002 : Step(39): len = 176802, overlap = 749.344
PHY-3002 : Step(40): len = 175773, overlap = 760.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.42741e-06
PHY-3002 : Step(41): len = 182653, overlap = 720.594
PHY-3002 : Step(42): len = 195218, overlap = 683.875
PHY-3002 : Step(43): len = 201428, overlap = 669.344
PHY-3002 : Step(44): len = 204823, overlap = 652.031
PHY-3002 : Step(45): len = 204937, overlap = 639.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.85481e-06
PHY-3002 : Step(46): len = 216347, overlap = 628.625
PHY-3002 : Step(47): len = 234572, overlap = 567.844
PHY-3002 : Step(48): len = 244732, overlap = 514.188
PHY-3002 : Step(49): len = 248529, overlap = 484.094
PHY-3002 : Step(50): len = 247749, overlap = 433.344
PHY-3002 : Step(51): len = 246761, overlap = 422.812
PHY-3002 : Step(52): len = 244925, overlap = 439.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.37096e-05
PHY-3002 : Step(53): len = 260975, overlap = 431.156
PHY-3002 : Step(54): len = 278516, overlap = 402.094
PHY-3002 : Step(55): len = 287371, overlap = 358.781
PHY-3002 : Step(56): len = 291193, overlap = 337.562
PHY-3002 : Step(57): len = 290030, overlap = 335.656
PHY-3002 : Step(58): len = 288853, overlap = 346.625
PHY-3002 : Step(59): len = 286008, overlap = 356.219
PHY-3002 : Step(60): len = 285829, overlap = 354.938
PHY-3002 : Step(61): len = 286331, overlap = 336.375
PHY-3002 : Step(62): len = 287866, overlap = 343.844
PHY-3002 : Step(63): len = 287360, overlap = 336.812
PHY-3002 : Step(64): len = 286136, overlap = 324.5
PHY-3002 : Step(65): len = 285553, overlap = 346.688
PHY-3002 : Step(66): len = 284739, overlap = 350.906
PHY-3002 : Step(67): len = 285365, overlap = 348.625
PHY-3002 : Step(68): len = 285101, overlap = 338.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.74193e-05
PHY-3002 : Step(69): len = 300881, overlap = 319.25
PHY-3002 : Step(70): len = 319230, overlap = 263.156
PHY-3002 : Step(71): len = 327646, overlap = 248.344
PHY-3002 : Step(72): len = 330894, overlap = 254.375
PHY-3002 : Step(73): len = 330739, overlap = 267.75
PHY-3002 : Step(74): len = 330895, overlap = 278.219
PHY-3002 : Step(75): len = 329034, overlap = 296.312
PHY-3002 : Step(76): len = 327958, overlap = 285.688
PHY-3002 : Step(77): len = 327704, overlap = 297.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.48385e-05
PHY-3002 : Step(78): len = 344779, overlap = 263.125
PHY-3002 : Step(79): len = 360298, overlap = 222
PHY-3002 : Step(80): len = 365028, overlap = 216.688
PHY-3002 : Step(81): len = 369627, overlap = 187.438
PHY-3002 : Step(82): len = 371874, overlap = 174.406
PHY-3002 : Step(83): len = 373118, overlap = 177.938
PHY-3002 : Step(84): len = 370552, overlap = 194.781
PHY-3002 : Step(85): len = 370680, overlap = 183.312
PHY-3002 : Step(86): len = 370979, overlap = 186.5
PHY-3002 : Step(87): len = 372137, overlap = 168.281
PHY-3002 : Step(88): len = 370700, overlap = 181.719
PHY-3002 : Step(89): len = 370451, overlap = 197.531
PHY-3002 : Step(90): len = 369497, overlap = 204.062
PHY-3002 : Step(91): len = 369625, overlap = 203.281
PHY-3002 : Step(92): len = 367792, overlap = 207.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000109677
PHY-3002 : Step(93): len = 382111, overlap = 199.406
PHY-3002 : Step(94): len = 393377, overlap = 186.344
PHY-3002 : Step(95): len = 396128, overlap = 173.812
PHY-3002 : Step(96): len = 397999, overlap = 159.281
PHY-3002 : Step(97): len = 400598, overlap = 141.438
PHY-3002 : Step(98): len = 402682, overlap = 131.938
PHY-3002 : Step(99): len = 402247, overlap = 140.469
PHY-3002 : Step(100): len = 402579, overlap = 138.375
PHY-3002 : Step(101): len = 403046, overlap = 134.938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000219354
PHY-3002 : Step(102): len = 414809, overlap = 123.781
PHY-3002 : Step(103): len = 423306, overlap = 113.781
PHY-3002 : Step(104): len = 425920, overlap = 118.062
PHY-3002 : Step(105): len = 428121, overlap = 107.906
PHY-3002 : Step(106): len = 431094, overlap = 98.0312
PHY-3002 : Step(107): len = 432365, overlap = 92.1562
PHY-3002 : Step(108): len = 430258, overlap = 92.875
PHY-3002 : Step(109): len = 429545, overlap = 92.0938
PHY-3002 : Step(110): len = 429777, overlap = 94.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000438708
PHY-3002 : Step(111): len = 437384, overlap = 91.0312
PHY-3002 : Step(112): len = 444098, overlap = 88.5312
PHY-3002 : Step(113): len = 445689, overlap = 86.9688
PHY-3002 : Step(114): len = 447444, overlap = 89.75
PHY-3002 : Step(115): len = 450456, overlap = 84.8125
PHY-3002 : Step(116): len = 452440, overlap = 77.7812
PHY-3002 : Step(117): len = 450795, overlap = 78.5938
PHY-3002 : Step(118): len = 450739, overlap = 79.1875
PHY-3002 : Step(119): len = 452125, overlap = 77
PHY-3002 : Step(120): len = 452896, overlap = 81.75
PHY-3002 : Step(121): len = 451913, overlap = 87.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000820212
PHY-3002 : Step(122): len = 455825, overlap = 80.5312
PHY-3002 : Step(123): len = 460604, overlap = 80.8125
PHY-3002 : Step(124): len = 461617, overlap = 81.4062
PHY-3002 : Step(125): len = 462726, overlap = 80.5
PHY-3002 : Step(126): len = 465063, overlap = 78.7188
PHY-3002 : Step(127): len = 467654, overlap = 75.6875
PHY-3002 : Step(128): len = 467529, overlap = 81.8125
PHY-3002 : Step(129): len = 467971, overlap = 82.9375
PHY-3002 : Step(130): len = 469237, overlap = 82.9375
PHY-3002 : Step(131): len = 469809, overlap = 85.9375
PHY-3002 : Step(132): len = 468820, overlap = 74.4375
PHY-3002 : Step(133): len = 468462, overlap = 71.8125
PHY-3002 : Step(134): len = 469255, overlap = 71.9375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0014541
PHY-3002 : Step(135): len = 471823, overlap = 74.0625
PHY-3002 : Step(136): len = 475715, overlap = 66.3125
PHY-3002 : Step(137): len = 476796, overlap = 66.625
PHY-3002 : Step(138): len = 477708, overlap = 67.125
PHY-3002 : Step(139): len = 479621, overlap = 66.375
PHY-3002 : Step(140): len = 481778, overlap = 62.0312
PHY-3002 : Step(141): len = 481948, overlap = 60.375
PHY-3002 : Step(142): len = 482182, overlap = 59.0625
PHY-3002 : Step(143): len = 483289, overlap = 56.7188
PHY-3002 : Step(144): len = 484200, overlap = 56.9062
PHY-3002 : Step(145): len = 484512, overlap = 58.3438
PHY-3002 : Step(146): len = 484801, overlap = 60.9062
PHY-3002 : Step(147): len = 485194, overlap = 62.2188
PHY-3002 : Step(148): len = 485383, overlap = 68
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00237623
PHY-3002 : Step(149): len = 487169, overlap = 55.0938
PHY-3002 : Step(150): len = 488973, overlap = 55.0938
PHY-3002 : Step(151): len = 489315, overlap = 54.9688
PHY-3002 : Step(152): len = 489557, overlap = 53.5938
PHY-3002 : Step(153): len = 490280, overlap = 50.0938
PHY-3002 : Step(154): len = 491101, overlap = 51.7812
PHY-3002 : Step(155): len = 491494, overlap = 50.2188
PHY-3002 : Step(156): len = 492014, overlap = 52.4688
PHY-3002 : Step(157): len = 492502, overlap = 51.3438
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00384474
PHY-3002 : Step(158): len = 493086, overlap = 53.7188
PHY-3002 : Step(159): len = 494216, overlap = 53.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026381s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12616.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615000, over cnt = 1391(3%), over = 7308, worst = 37
PHY-1001 : End global iterations;  0.356934s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (52.5%)

PHY-1001 : Congestion index: top1 = 80.04, top5 = 61.18, top10 = 52.51, top15 = 46.68.
PHY-3001 : End congestion estimation;  0.488039s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (57.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.431380s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172827
PHY-3002 : Step(160): len = 522646, overlap = 17.1875
PHY-3002 : Step(161): len = 525378, overlap = 15.1875
PHY-3002 : Step(162): len = 521560, overlap = 14.3125
PHY-3002 : Step(163): len = 517612, overlap = 12.4375
PHY-3002 : Step(164): len = 517315, overlap = 12.1875
PHY-3002 : Step(165): len = 517235, overlap = 11.9375
PHY-3002 : Step(166): len = 515511, overlap = 12.2812
PHY-3002 : Step(167): len = 514555, overlap = 11.125
PHY-3002 : Step(168): len = 514983, overlap = 11.0938
PHY-3002 : Step(169): len = 512075, overlap = 10.1562
PHY-3002 : Step(170): len = 509077, overlap = 10.5312
PHY-3002 : Step(171): len = 506860, overlap = 10.75
PHY-3002 : Step(172): len = 504704, overlap = 10
PHY-3002 : Step(173): len = 503628, overlap = 12.6562
PHY-3002 : Step(174): len = 502568, overlap = 13.4062
PHY-3002 : Step(175): len = 501412, overlap = 11.875
PHY-3002 : Step(176): len = 501527, overlap = 12.625
PHY-3002 : Step(177): len = 502093, overlap = 12.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000345654
PHY-3002 : Step(178): len = 503878, overlap = 14.625
PHY-3002 : Step(179): len = 507148, overlap = 18.25
PHY-3002 : Step(180): len = 508939, overlap = 15.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000674167
PHY-3002 : Step(181): len = 515216, overlap = 15.625
PHY-3002 : Step(182): len = 531421, overlap = 12.6875
PHY-3002 : Step(183): len = 536879, overlap = 9.15625
PHY-3002 : Step(184): len = 540991, overlap = 6.875
PHY-3002 : Step(185): len = 543926, overlap = 6.6875
PHY-3002 : Step(186): len = 547573, overlap = 11.8125
PHY-3002 : Step(187): len = 546607, overlap = 16.7812
PHY-3002 : Step(188): len = 545503, overlap = 20.0625
PHY-3002 : Step(189): len = 543848, overlap = 13.875
PHY-3002 : Step(190): len = 542935, overlap = 13.1875
PHY-3002 : Step(191): len = 540161, overlap = 13.3125
PHY-3002 : Step(192): len = 538523, overlap = 12.4375
PHY-3002 : Step(193): len = 536808, overlap = 11.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00134833
PHY-3002 : Step(194): len = 538450, overlap = 9.6875
PHY-3002 : Step(195): len = 544188, overlap = 6.8125
PHY-3002 : Step(196): len = 553019, overlap = 4.125
PHY-3002 : Step(197): len = 554609, overlap = 3.875
PHY-3002 : Step(198): len = 553831, overlap = 4.25
PHY-3002 : Step(199): len = 554590, overlap = 2.8125
PHY-3002 : Step(200): len = 554245, overlap = 3.4375
PHY-3002 : Step(201): len = 553896, overlap = 3
PHY-3002 : Step(202): len = 553453, overlap = 2.0625
PHY-3002 : Step(203): len = 552981, overlap = 1.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 124/12616.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 654168, over cnt = 2021(5%), over = 8469, worst = 30
PHY-1001 : End global iterations;  0.436485s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (60.9%)

PHY-1001 : Congestion index: top1 = 74.91, top5 = 59.43, top10 = 51.80, top15 = 47.39.
PHY-3001 : End congestion estimation;  0.570857s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (65.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.435852s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (60.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00018786
PHY-3002 : Step(204): len = 551725, overlap = 105.5
PHY-3002 : Step(205): len = 548017, overlap = 97.4375
PHY-3002 : Step(206): len = 541208, overlap = 91.0625
PHY-3002 : Step(207): len = 535715, overlap = 77.0625
PHY-3002 : Step(208): len = 530971, overlap = 74
PHY-3002 : Step(209): len = 525710, overlap = 63.5312
PHY-3002 : Step(210): len = 521584, overlap = 63.9375
PHY-3002 : Step(211): len = 516722, overlap = 72.5
PHY-3002 : Step(212): len = 512971, overlap = 73.625
PHY-3002 : Step(213): len = 508032, overlap = 69.1562
PHY-3002 : Step(214): len = 502970, overlap = 70.3438
PHY-3002 : Step(215): len = 497887, overlap = 68.6562
PHY-3002 : Step(216): len = 494187, overlap = 67.8125
PHY-3002 : Step(217): len = 490342, overlap = 69.9688
PHY-3002 : Step(218): len = 486764, overlap = 78.7812
PHY-3002 : Step(219): len = 483010, overlap = 84.0312
PHY-3002 : Step(220): len = 480712, overlap = 85.375
PHY-3002 : Step(221): len = 478239, overlap = 90.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000375719
PHY-3002 : Step(222): len = 481178, overlap = 80.5625
PHY-3002 : Step(223): len = 485583, overlap = 70.0625
PHY-3002 : Step(224): len = 488080, overlap = 67.5938
PHY-3002 : Step(225): len = 491221, overlap = 65.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000751438
PHY-3002 : Step(226): len = 494128, overlap = 59.0938
PHY-3002 : Step(227): len = 503428, overlap = 44.875
PHY-3002 : Step(228): len = 514183, overlap = 43.2812
PHY-3002 : Step(229): len = 513825, overlap = 42.875
PHY-3002 : Step(230): len = 513007, overlap = 41.5312
PHY-3002 : Step(231): len = 512937, overlap = 41.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 54167, tnet num: 12614, tinst num: 11390, tnode num: 66944, tedge num: 88403.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 302.22 peak overflow 3.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 152/12616.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 619824, over cnt = 2239(6%), over = 7746, worst = 36
PHY-1001 : End global iterations;  0.473293s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (82.5%)

PHY-1001 : Congestion index: top1 = 69.74, top5 = 55.80, top10 = 49.24, top15 = 45.31.
PHY-1001 : End incremental global routing;  0.609965s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (79.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12614 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.449164s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (62.6%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11281 has valid locations, 38 needs to be replaced
PHY-3001 : design contains 11422 instances, 6626 luts, 3759 seqs, 891 slices, 158 macros(891 instances: 618 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 516467
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10672/12648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622816, over cnt = 2240(6%), over = 7779, worst = 36
PHY-1001 : End global iterations;  0.076844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.3%)

PHY-1001 : Congestion index: top1 = 69.70, top5 = 55.80, top10 = 49.28, top15 = 45.36.
PHY-3001 : End congestion estimation;  0.234504s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (73.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 54295, tnet num: 12646, tinst num: 11422, tnode num: 67150, tedge num: 88595.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.272152s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (59.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(232): len = 516284, overlap = 0.5
PHY-3002 : Step(233): len = 516301, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10681/12648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622416, over cnt = 2237(6%), over = 7809, worst = 36
PHY-1001 : End global iterations;  0.076164s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.5%)

PHY-1001 : Congestion index: top1 = 69.74, top5 = 55.85, top10 = 49.34, top15 = 45.40.
PHY-3001 : End congestion estimation;  0.234552s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (86.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.458016s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00173959
PHY-3002 : Step(234): len = 516221, overlap = 41.5938
PHY-3002 : Step(235): len = 516215, overlap = 41.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00347918
PHY-3002 : Step(236): len = 516236, overlap = 41.5938
PHY-3002 : Step(237): len = 516236, overlap = 41.5938
PHY-3001 : Final: Len = 516236, Over = 41.5938
PHY-3001 : End incremental placement;  2.528687s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (60.6%)

OPT-1001 : Total overflow 302.25 peak overflow 3.09
OPT-1001 : End high-fanout net optimization;  3.850052s wall, 2.375000s user + 0.078125s system = 2.453125s CPU (63.7%)

OPT-1001 : Current memory(MB): used = 545, reserve = 528, peak = 549.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10685/12648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622656, over cnt = 2230(6%), over = 7729, worst = 36
PHY-1002 : len = 661248, over cnt = 1334(3%), over = 3455, worst = 26
PHY-1002 : len = 685888, over cnt = 556(1%), over = 1276, worst = 22
PHY-1002 : len = 696272, over cnt = 198(0%), over = 397, worst = 14
PHY-1002 : len = 701064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.789923s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 53.66, top5 = 47.25, top10 = 44.00, top15 = 41.74.
OPT-1001 : End congestion update;  0.945517s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (52.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373431s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.8%)

OPT-0007 : Start: WNS -3095 TNS -30713 NUM_FEPS 24
OPT-0007 : Iter 1: improved WNS -3095 TNS -30813 NUM_FEPS 24 with 21 cells processed and 350 slack improved
OPT-0007 : Iter 2: improved WNS -3095 TNS -30813 NUM_FEPS 24 with 5 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.342148s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 545, reserve = 528, peak = 549.
OPT-1001 : End physical optimization;  6.260395s wall, 3.781250s user + 0.078125s system = 3.859375s CPU (61.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6626 LUT to BLE ...
SYN-4008 : Packed 6626 LUT and 1138 SEQ to BLE.
SYN-4003 : Packing 2621 remaining SEQ's ...
SYN-4005 : Packed 1940 SEQ with LUT/SLICE
SYN-4006 : 3690 single LUT's are left
SYN-4006 : 681 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7307/8912 primitive instances ...
PHY-3001 : End packing;  0.507891s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (52.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5033 instances
RUN-1001 : 2442 mslices, 2443 lslices, 100 pads, 40 brams, 3 dsps
RUN-1001 : There are total 11678 nets
RUN-1001 : 6074 nets have 2 pins
RUN-1001 : 4124 nets have [3 - 5] pins
RUN-1001 : 890 nets have [6 - 10] pins
RUN-1001 : 331 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 5031 instances, 4885 slices, 158 macros(891 instances: 618 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 530237, Over = 107.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5999/11678.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 687512, over cnt = 1432(4%), over = 2242, worst = 10
PHY-1002 : len = 694520, over cnt = 780(2%), over = 1032, worst = 6
PHY-1002 : len = 700824, over cnt = 382(1%), over = 490, worst = 4
PHY-1002 : len = 705896, over cnt = 147(0%), over = 183, worst = 4
PHY-1002 : len = 707624, over cnt = 35(0%), over = 41, worst = 2
PHY-1001 : End global iterations;  0.822338s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (70.3%)

PHY-1001 : Congestion index: top1 = 54.66, top5 = 47.95, top10 = 44.40, top15 = 41.96.
PHY-3001 : End congestion estimation;  1.029262s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (71.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 50603, tnet num: 11676, tinst num: 5031, tnode num: 60410, tedge num: 84913.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.007319s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (62.0%)

RUN-1004 : used memory is 500 MB, reserved memory is 488 MB, peak memory is 549 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.468204s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (70.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.41186e-05
PHY-3002 : Step(238): len = 520080, overlap = 116.25
PHY-3002 : Step(239): len = 512646, overlap = 125.75
PHY-3002 : Step(240): len = 507820, overlap = 133
PHY-3002 : Step(241): len = 503693, overlap = 140.5
PHY-3002 : Step(242): len = 500640, overlap = 152
PHY-3002 : Step(243): len = 498509, overlap = 151.75
PHY-3002 : Step(244): len = 496421, overlap = 152.25
PHY-3002 : Step(245): len = 494987, overlap = 155.5
PHY-3002 : Step(246): len = 493213, overlap = 152.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000128237
PHY-3002 : Step(247): len = 497815, overlap = 147
PHY-3002 : Step(248): len = 506469, overlap = 129.25
PHY-3002 : Step(249): len = 505921, overlap = 131.25
PHY-3002 : Step(250): len = 506027, overlap = 132.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000241378
PHY-3002 : Step(251): len = 516183, overlap = 113.5
PHY-3002 : Step(252): len = 525674, overlap = 97
PHY-3002 : Step(253): len = 526822, overlap = 89.5
PHY-3002 : Step(254): len = 527768, overlap = 89.75
PHY-3002 : Step(255): len = 528630, overlap = 89
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.807806s wall, 0.140625s user + 0.343750s system = 0.484375s CPU (60.0%)

PHY-3001 : Trial Legalized: Len = 574693
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 648/11678.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702584, over cnt = 1877(5%), over = 3112, worst = 8
PHY-1002 : len = 714552, over cnt = 991(2%), over = 1512, worst = 7
PHY-1002 : len = 727176, over cnt = 377(1%), over = 540, worst = 6
PHY-1002 : len = 731496, over cnt = 134(0%), over = 200, worst = 6
PHY-1002 : len = 734376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.131555s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (80.1%)

PHY-1001 : Congestion index: top1 = 54.57, top5 = 47.88, top10 = 44.55, top15 = 42.34.
PHY-3001 : End congestion estimation;  1.374183s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (78.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463883s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (90.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000157276
PHY-3002 : Step(256): len = 557741, overlap = 16
PHY-3002 : Step(257): len = 548671, overlap = 33.25
PHY-3002 : Step(258): len = 541778, overlap = 45.5
PHY-3002 : Step(259): len = 537006, overlap = 54
PHY-3002 : Step(260): len = 532732, overlap = 66.5
PHY-3002 : Step(261): len = 530449, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000314551
PHY-3002 : Step(262): len = 538448, overlap = 65.25
PHY-3002 : Step(263): len = 541756, overlap = 61.75
PHY-3002 : Step(264): len = 544094, overlap = 57.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00059
PHY-3002 : Step(265): len = 551018, overlap = 52
PHY-3002 : Step(266): len = 562070, overlap = 47
PHY-3002 : Step(267): len = 566118, overlap = 46.25
PHY-3002 : Step(268): len = 566523, overlap = 46.25
PHY-3002 : Step(269): len = 567160, overlap = 52.25
PHY-3002 : Step(270): len = 568792, overlap = 54.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011261s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.8%)

PHY-3001 : Legalized: Len = 584758, Over = 0
PHY-3001 : Spreading special nets. 59 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 80 instances has been re-located, deltaX = 12, deltaY = 47, maxDist = 1.
PHY-3001 : Final: Len = 585600, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 50603, tnet num: 11676, tinst num: 5031, tnode num: 60410, tedge num: 84913.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.075458s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (88.6%)

RUN-1004 : used memory is 519 MB, reserved memory is 514 MB, peak memory is 564 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2076/11678.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718816, over cnt = 1697(4%), over = 2774, worst = 8
PHY-1002 : len = 727584, over cnt = 1015(2%), over = 1514, worst = 6
PHY-1002 : len = 740440, over cnt = 366(1%), over = 516, worst = 6
PHY-1002 : len = 744120, over cnt = 166(0%), over = 230, worst = 4
PHY-1002 : len = 746864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.114861s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (78.5%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.43, top10 = 42.48, top15 = 40.42.
PHY-1001 : End incremental global routing;  1.337810s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (80.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.473252s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (72.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4926 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 5038 instances, 4892 slices, 158 macros(891 instances: 618 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 586532
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10713/11688.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747856, over cnt = 36(0%), over = 36, worst = 1
PHY-1002 : len = 747808, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 747888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 747888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408025s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (80.4%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.47, top10 = 42.51, top15 = 40.45.
PHY-3001 : End congestion estimation;  0.630349s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (81.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 50672, tnet num: 11686, tinst num: 5038, tnode num: 60500, tedge num: 85023.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.069370s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (87.7%)

RUN-1004 : used memory is 541 MB, reserved memory is 530 MB, peak memory is 570 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.546340s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (83.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(271): len = 586178, overlap = 0
PHY-3002 : Step(272): len = 586189, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10707/11688.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747224, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 747200, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 747272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.287172s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (70.7%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.45, top10 = 42.47, top15 = 40.42.
PHY-3001 : End congestion estimation;  0.504856s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (80.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.494777s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (78.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.53456e-05
PHY-3002 : Step(273): len = 586189, overlap = 0.5
PHY-3002 : Step(274): len = 586189, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004218s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (370.4%)

PHY-3001 : Legalized: Len = 586198, Over = 0
PHY-3001 : End spreading;  0.029744s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.5%)

PHY-3001 : Final: Len = 586198, Over = 0
PHY-3001 : End incremental placement;  3.478846s wall, 2.796875s user + 0.046875s system = 2.843750s CPU (81.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.586073s wall, 4.484375s user + 0.046875s system = 4.531250s CPU (81.1%)

OPT-1001 : Current memory(MB): used = 580, reserve = 566, peak = 582.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10716/11688.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747256, over cnt = 13(0%), over = 17, worst = 4
PHY-1002 : len = 747304, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 747360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.286111s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (71.0%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.44, top10 = 42.48, top15 = 40.43.
OPT-1001 : End congestion update;  0.499780s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (81.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.361210s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (90.8%)

OPT-0007 : Start: WNS -2955 TNS -29742 NUM_FEPS 17
OPT-0007 : Iter 1: improved WNS -2955 TNS -29742 NUM_FEPS 17 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.896953s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (83.6%)

OPT-1001 : Current memory(MB): used = 580, reserve = 566, peak = 582.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.413063s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (90.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10720/11688.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.084592s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (73.9%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.44, top10 = 42.48, top15 = 40.43.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.394693s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (87.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2955 TNS -29742 NUM_FEPS 17
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.655172
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2955ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2955ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -2865ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11688 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11688 nets
OPT-1001 : End physical optimization;  8.880632s wall, 7.328125s user + 0.062500s system = 7.390625s CPU (83.2%)

RUN-1003 : finish command "place" in  31.083834s wall, 19.000000s user + 1.718750s system = 20.718750s CPU (66.7%)

RUN-1004 : used memory is 509 MB, reserved memory is 492 MB, peak memory is 582 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.217600s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (125.8%)

RUN-1004 : used memory is 509 MB, reserved memory is 494 MB, peak memory is 582 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5040 instances
RUN-1001 : 2449 mslices, 2443 lslices, 100 pads, 40 brams, 3 dsps
RUN-1001 : There are total 11688 nets
RUN-1001 : 6073 nets have 2 pins
RUN-1001 : 4128 nets have [3 - 5] pins
RUN-1001 : 892 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 50672, tnet num: 11686, tinst num: 5038, tnode num: 60500, tedge num: 85023.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2449 mslices, 2443 lslices, 100 pads, 40 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709072, over cnt = 1753(4%), over = 3011, worst = 8
PHY-1002 : len = 720664, over cnt = 962(2%), over = 1506, worst = 8
PHY-1002 : len = 733272, over cnt = 336(0%), over = 496, worst = 6
PHY-1002 : len = 739808, over cnt = 16(0%), over = 27, worst = 4
PHY-1002 : len = 740072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.015203s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (83.1%)

PHY-1001 : Congestion index: top1 = 50.75, top5 = 45.37, top10 = 42.27, top15 = 40.23.
PHY-1001 : End global routing;  1.228450s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (81.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 575, reserve = 564, peak = 582.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 836, reserve = 824, peak = 836.
PHY-1001 : End build detailed router design. 2.845444s wall, 2.359375s user + 0.062500s system = 2.421875s CPU (85.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 142616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.491701s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (77.5%)

PHY-1001 : Current memory(MB): used = 871, reserve = 860, peak = 871.
PHY-1001 : End phase 1; 1.498658s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (77.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.06821e+06, over cnt = 743(0%), over = 745, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 876, reserve = 864, peak = 876.
PHY-1001 : End initial routed; 18.309030s wall, 9.296875s user + 0.078125s system = 9.375000s CPU (51.2%)

PHY-1001 : Update timing.....
PHY-1001 : 155/10908(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.336   |  -91.471  |  78   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.785281s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (64.8%)

PHY-1001 : Current memory(MB): used = 882, reserve = 871, peak = 882.
PHY-1001 : End phase 2; 20.094376s wall, 10.453125s user + 0.078125s system = 10.531250s CPU (52.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.228ns STNS -90.749ns FEP 75.
PHY-1001 : End OPT Iter 1; 0.144852s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (75.5%)

PHY-1022 : len = 2.06828e+06, over cnt = 754(0%), over = 756, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.301117s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (77.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.04954e+06, over cnt = 236(0%), over = 236, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.663601s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (84.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.04576e+06, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.296091s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (79.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.04581e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.169901s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.04549e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.138169s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.9%)

PHY-1001 : Update timing.....
PHY-1001 : 131/10908(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.228   |  -90.749  |  75   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.726426s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (84.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 208 feed throughs used by 145 nets
PHY-1001 : End commit to database; 1.268495s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (72.7%)

PHY-1001 : Current memory(MB): used = 957, reserve = 948, peak = 957.
PHY-1001 : End phase 3; 4.765612s wall, 3.796875s user + 0.046875s system = 3.843750s CPU (80.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -3.228ns STNS -90.485ns FEP 75.
PHY-1001 : End OPT Iter 1; 0.166033s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.1%)

PHY-1022 : len = 2.0455e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.304806s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (66.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.228ns, -90.485ns, 75}
PHY-1001 : Update timing.....
PHY-1001 : 131/10908(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.228   |  -90.485  |  75   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.788551s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (79.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 209 feed throughs used by 146 nets
PHY-1001 : End commit to database; 1.339933s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (84.0%)

PHY-1001 : Current memory(MB): used = 961, reserve = 953, peak = 961.
PHY-1001 : End phase 4; 3.443177s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (79.9%)

PHY-1003 : Routed, final wirelength = 2.0455e+06
PHY-1001 : Current memory(MB): used = 964, reserve = 956, peak = 964.
PHY-1001 : End export database. 0.036980s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.3%)

PHY-1001 : End detail routing;  32.932080s wall, 20.765625s user + 0.203125s system = 20.968750s CPU (63.7%)

RUN-1003 : finish command "route" in  35.629810s wall, 22.984375s user + 0.218750s system = 23.203125s CPU (65.1%)

RUN-1004 : used memory is 904 MB, reserved memory is 901 MB, peak memory is 964 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8787   out of  19600   44.83%
#reg                     3886   out of  19600   19.83%
#le                      9462
  #lut only              5576   out of   9462   58.93%
  #reg only               675   out of   9462    7.13%
  #lut&reg               3211   out of   9462   33.94%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1686
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               411
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    255
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    194
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |CortexM0_SoC                                  |9462   |7896    |891     |3902    |40      |3       |
|  ISP                                |AHBISP                                        |1265   |661     |329     |706     |8       |0       |
|    u_5X5Window                      |slidingWindow_5X5                             |565    |264     |145     |318     |8       |0       |
|      u_fifo_1                       |fifo_buf                                      |69     |44      |18      |42      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |2      |2       |0       |2       |2       |0       |
|      u_fifo_2                       |fifo_buf                                      |61     |40      |18      |29      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_3                       |fifo_buf                                      |65     |30      |18      |38      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_4                       |fifo_buf                                      |69     |32      |18      |43      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                         |bypass                                        |127    |87      |40      |38      |0       |0       |
|    u_demosaic                       |demosaic                                      |396    |145     |132     |268     |0       |0       |
|      u1_conv_mask5                  |conv_mask5                                    |103    |30      |30      |76      |0       |0       |
|      u2_conv_mask5                  |conv_mask5                                    |66     |23      |23      |42      |0       |0       |
|      u_conv_mask4                   |conv_mask4                                    |81     |36      |29      |52      |0       |0       |
|      u_conv_mask6                   |conv_mask6                                    |88     |33      |33      |67      |0       |0       |
|    u_gamma                          |gamma                                         |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom               |gamma_rom                                     |14     |14      |0       |11      |0       |0       |
|      u_green_gamma_rom              |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom                |gamma_rom                                     |6      |6       |0       |0       |0       |0       |
|  Interconncet                       |AHBlite_Interconnect                          |3      |3       |0       |1       |0       |0       |
|    Decoder                          |AHBlite_Decoder                               |3      |3       |0       |1       |0       |0       |
|  RAMCODE_Interface                  |AHBlite_Block_RAM                             |15     |15      |0       |14      |0       |0       |
|  RAMDATA_Interface                  |AHBlite_Block_RAM                             |57     |55      |0       |28      |0       |0       |
|  RAM_CODE                           |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                           |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                         |APB_GPIO                                      |1      |1       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL               |APB_SDCARD_CONTROL                            |4      |4       |0       |4       |0       |0       |
|  U_sdram                            |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                         |cmsdk_ahb_to_apb                              |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst                       |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                               |sd2isp_fifo                                   |150    |80      |18      |121     |2       |0       |
|    ram_inst                         |ram_infer_sd2isp_fifo                         |16     |7       |0       |16      |2       |0       |
|    rd_to_wr_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo |41     |23      |0       |41      |0       |0       |
|    wr_to_rd_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |29      |0       |37      |0       |0       |
|  sd_reader                          |sd_reader                                     |616    |496     |100     |268     |0       |0       |
|    u_sdcmd_ctrl                     |sdcmd_ctrl                                    |301    |262     |34      |144     |0       |0       |
|  sdram_top_inst                     |sdram_top                                     |773    |594     |115     |399     |6       |0       |
|    fifo_ctrl_inst                   |fifo_ctrl                                     |402    |269     |69      |278     |6       |0       |
|      rd_fifo_data                   |fifo_data                                     |146    |94      |18      |120     |2       |0       |
|        ram_inst                     |ram_infer_fifo_data                           |15     |13      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |36     |24      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |32     |27      |0       |32      |0       |0       |
|      wr_fifo_data                   |fifo_data                                     |170    |113     |27      |130     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data                           |32     |27      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |40     |28      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |34     |31      |0       |34      |0       |0       |
|    sdram_ctrl_inst                  |sdram_ctrl                                    |371    |325     |46      |121     |0       |0       |
|      sdram_a_ref_inst               |sdram_a_ref                                   |61     |49      |12      |22      |0       |0       |
|      sdram_arbit_inst               |sdram_arbit                                   |57     |57      |0       |10      |0       |0       |
|      sdram_init_inst                |sdram_init                                    |46     |42      |4       |28      |0       |0       |
|      sdram_read_inst                |sdram_read                                    |127    |109     |18      |32      |0       |0       |
|      sdram_write_inst               |sdram_write                                   |80     |68      |12      |29      |0       |0       |
|  u_logic                            |cortexm0ds_logic                              |5042   |4970    |51      |1400    |0       |3       |
|  vga_ctrl_inst                      |vga_ctrl                                      |156    |91      |65      |26      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                                |1341   |896     |207     |905     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                       |1341   |896     |207     |905     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                   |665    |444     |0       |658     |0       |0       |
|        reg_inst                     |register                                      |665    |444     |0       |658     |0       |0       |
|      trigger_inst                   |trigger                                       |676    |452     |207     |247     |0       |0       |
|        bus_inst                     |bus_top                                       |424    |268     |150     |137     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det                                       |94     |60      |34      |28      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det                                       |52     |34      |18      |17      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                       |53     |31      |18      |21      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                       |36     |22      |14      |11      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                       |49     |30      |18      |14      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det                                       |40     |26      |14      |13      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det                                       |95     |60      |34      |28      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                      |118    |89      |29      |56      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6028  
    #2          2       2359  
    #3          3       1155  
    #4          4       614   
    #5        5-10      964   
    #6        11-50     492   
    #7       51-100      17   
    #8       101-500     6    
  Average     3.12            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.498694s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (115.7%)

RUN-1004 : used memory is 905 MB, reserved memory is 902 MB, peak memory is 964 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 50672, tnet num: 11686, tinst num: 5038, tnode num: 60500, tedge num: 85023.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: c02e815f218d66058e131632a4306a8fef6d852ad7780647599a04f62f7d8e35 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5038
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11688, pip num: 133100
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 209
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3181 valid insts, and 356873 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011001110101000111101001
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.906605s wall, 76.750000s user + 0.843750s system = 77.593750s CPU (410.4%)

RUN-1004 : used memory is 983 MB, reserved memory is 974 MB, peak memory is 1148 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_160750.log"
