Library ieee;
Use ieee.std_logic_1164.all;
Use ieee.numeric_std.all;
Use ieee.std_logic_unsigned.all;
entity MULTI is
generic (taille : integer := 4);
PORT (M : IN STD_LOGIC_VECTOR(taille-1 DOWNTO 0);
		U : IN STD_LOGIC_VECTOR(taille-1 DOWNTO 0);
		L:out std_logic);
architecture multi_P of MULTI is
begin
L<= ((M(3)AND U(3)) OR (M(2)AND U(2)) OR (M(1)AND U(1)) OR (M(0)AND U(0)));  
end;
