// Seed: 2862985429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout tri0 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_1,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_14,
      id_14,
      id_5
  );
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_16 = 1;
  nor primCall (id_5, id_9, id_8, id_15, id_3, id_1, id_6, id_11, id_10, id_7, id_4, id_14);
  always @(-1 or posedge (-1)) $clog2(5);
  ;
endmodule
