# Reading pref.tcl
# do llrf_afe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:43 on Mar 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_sin_mem.v 
# -- Compiling module dds_sin_mem
# 
# Top level modules:
# 	dds_sin_mem
# End time: 15:50:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:43 on Mar 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sqrt_int_64.v 
# -- Compiling module sqrt_int_64
# 
# Top level modules:
# 	sqrt_int_64
# End time: 15:50:43 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/divide_32.v 
# -- Compiling module divide_32
# 
# Top level modules:
# 	divide_32
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/mult_64.v 
# -- Compiling module mult_64
# 
# Top level modules:
# 	mult_64
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/sys_pll.v 
# -- Compiling module sys_pll
# 
# Top level modules:
# 	sys_pll
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/db/sys_pll_altpll.v 
# -- Compiling module sys_pll_altpll_dyn_phase_le
# -- Compiling module sys_pll_altpll_dyn_phase_le1
# -- Compiling module sys_pll_altpll_dyn_phase_le12
# -- Compiling module sys_pll_cmpr
# -- Compiling module sys_pll_cntr
# -- Compiling module sys_pll_cmpr1
# -- Compiling module sys_pll_cntr1
# -- Compiling module sys_pll_altpll
# 
# Top level modules:
# 	sys_pll_altpll
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/b_to_f.sv 
# -- Compiling module b_to_f
# -- Compiling module b_to_f_tb
# 
# Top level modules:
# 	b_to_f_tb
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave_core.sv 
# -- Compiling module dds_slave_core
# -- Compiling module dds_slave_core_tb
# 
# Top level modules:
# 	dds_slave_core_tb
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/dds_slave.sv 
# -- Compiling module dds_slave
# -- Compiling module dds_slave_tb
# 
# Top level modules:
# 	dds_slave_tb
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe_package.sv 
# -- Compiling package llrf_afe_package
# 
# Top level modules:
# 	--none--
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:44 on Mar 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv 
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package llrf_afe_sv_unit
# -- Importing package llrf_afe_package
# -- Compiling module llrf_afe
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(42): (vlog-13314) Defaulting port 'reserve_lvds' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(43): (vlog-13314) Defaulting port 'reserve_3v3' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/llrf_afe.sv(44): (vlog-13314) Defaulting port 'reserve_2v5' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	llrf_afe
# End time: 15:50:44 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe {D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:45 on Mar 07,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe" D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/phase_adj.sv 
# -- Compiling module phase_adj
# -- Compiling module phase_adj_tb
# 
# Top level modules:
# 	phase_adj_tb
# End time: 15:50:45 on Mar 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  phase_adj_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" phase_adj_tb 
# Start time: 15:50:45 on Mar 07,2022
# Loading sv_std.std
# Loading work.phase_adj_tb
# Loading work.phase_adj
# Loading work.divide_32
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mult_64
# Loading lpm_ver.lpm_mult
# 
# do D:/YandexDisk/Work/Quartus/Cycone_4/llrf_afe/wave_dds_phase_adj.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# 
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Алексей Стюф  Hostname: DESKTOP-8QEVRQE  ProcessID: 16976
#           Attempting to use alternate WLF file "./wlft15yi37".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft15yi37
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/reset
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/start
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/freq
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/current_phase
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/desired_phase
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/delay_time
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/work_time
# 
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/active
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/ready
# add wave -position end -radix hexadecimal  sim:/phase_adj_tb/phase_adj_0/freq_add
# add wave -position end -format Analog-Step -height 100 /phase_adj_tb/phase_adj_0/freq_add
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0} {{Cursor 2} {1000000 ps} 0}
# quietly wave cursor active 2
# configure wave -namecolwidth 429
# configure wave -valuecolwidth 64
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {10000 ns}
# 
# do restart.do
# update
# restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# run 10 us
# Start
# wave zoom full
# 0 ps
# 10500 ns
# End time: 15:51:27 on Mar 07,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
