;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <0, 90
	ADD 210, 0
	DAT #0, #172
	SPL 65, 727
	SPL 1, 720
	CMP -205, <-120
	CMP -207, <-120
	SUB 0, 0
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	SLT 100, 9
	SUB 12, @10
	DAT #121, #103
	DJN -1, @-20
	ADD 210, 64
	CMP 0, 0
	MOV -1, <-20
	SPL 0, -202
	SPL 60, -202
	SUB @121, 106
	SUB 600, 0
	SLT 100, 409
	ADD 100, 9
	CMP #500, 20
	SUB 100, 9
	SUB 0, 0
	SPL 0, -202
	CMP @127, 108
	CMP @-127, 100
	SPL -207, @-120
	SLT 100, 469
	SUB -207, <-120
	ADD 210, 60
	CMP @-127, 100
	SUB #0, @72
	SUB @0, @2
	SUB -207, <-120
	JMN 0, -232
	SUB #0, 20
	CMP -207, <-120
	MOV -1, <-20
	ADD 0, @20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
