Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:45:29 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga001.jf.intel.com (orsmga001.jf.intel.com [10.7.209.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 1F05E580443
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 04:27:45 -0800 (PST)
Received: from orsmga101.jf.intel.com ([10.7.208.22])
  by orsmga001-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 04:27:45 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3ADe4t1BUIKV7ySOGZiqIE0K1TE1PV8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYZRSGuKdThVPEFb/W9+hDw7KP9fy4CSpYud6oizMrSNR0TRgLiM?=
 =?us-ascii?q?EbzUQLIfWuLgnFFsPsdDEwB89YVVVorDmROElRH9viNRWJ+iXhpTEdFQ/iOgVr?=
 =?us-ascii?q?O+/7BpDdj9it1+C15pbffxhEiCCybL9uLxi6txndutULioZ+N6g9zQfErGFVcO?=
 =?us-ascii?q?pM32NoIlyTnxf45siu+ZNo7jpdtfE8+cNeSKv2Z6s3Q6BWAzQgKGA1+dbktQLf?=
 =?us-ascii?q?QguV53sTSXsZnxxVCAXY9h76X5Pxsizntuph3SSRIMP7QawoVTmk8qxmUwHjhj?=
 =?us-ascii?q?sZODEl8WHXks1wg7xdoBK9vBx03orYbJiIOPZiYq/ReNUXTndDUMlMTSxMGoyz?=
 =?us-ascii?q?b4UNAOQBM+hWrJfzqEcToxumBwSiBuzixiJGi3Pqw6I6yP8sER3a0AE6A94CrG?=
 =?us-ascii?q?jYodfzOawPUe611q7IzTDbYv1Mxzj99JbHcgo8qv+LR71xcdfexlcrFwPBk16d?=
 =?us-ascii?q?rpTlMC2J1usTqWiX9e9gWvivimE6tQ5xpjyvy9woionIgIIa0ErE9SJjzIYyP9?=
 =?us-ascii?q?24R1d2bNi5G5VTryGXL5V6Tt8hTm1ypSo2174LtYSlcCUEyJkr3QPTZv6ff4SW?=
 =?us-ascii?q?4x/vSOScLDJ2hH9mY72zmxO//Eejx+D9WcS51UhGojZAn9TJqHwA2ALf586aQf?=
 =?us-ascii?q?Vn5EihwyyA1wXL5+FEP080ka3bJoYlwr4xjZoTrV/DEjX5mEXwka+abEIk+vKn?=
 =?us-ascii?q?6+j/Y7XmoIGTN5Nshw3gLqgjmdazDfklPgUNRWSX5+qx2b358UHkQrhGlvg2nb?=
 =?us-ascii?q?PYsJDeK8QbvKm5AwpN34Y69Rm/Ciqm3M0FknYZMlJKZhaHg5HyNFHJPfD4C+uw?=
 =?us-ascii?q?jEq3kDtsw/DGP77hDYvXInnMjbfsZbJ9609ayAouwtFT/ZNUCrcdIP3tXk/9rs?=
 =?us-ascii?q?DXDhg8MwGvxebnD9N91owYWWKSGKOZN7nSsVCQ6uI1P+aMfJMVuCr6K/U94/7u?=
 =?us-ascii?q?jHw5lkEHcaimwJsac3S4HvVgI0WEbnvgmNYBEWEWvgUgSOzmkkGNUTlWZyX6Yq?=
 =?us-ascii?q?Qn+ztuCJ66FZyRAcepgaedx2G9GZtZYH0ADUqDVnLhdoGBUvFLbzqOI8hniXsd?=
 =?us-ascii?q?WL28DoMsyxyq5zL80Kdte+/d+ykEssD62d1oouHeixw2sCZ5FtmQyH2lSWZykW?=
 =?us-ascii?q?UVATgs0/dkvEZ/x1yfhLV+mOFSDtdJ5vlEATs9YKTdxOxzEdy6eg/HctqTU1Gg?=
 =?us-ascii?q?CoG8ADoxR8g9hd8DZUpwAc6liDjH3iyjGbhTkKaEUs8a6KXZikD8O8tng1PPxa?=
 =?us-ascii?q?Usi11uFtNCKWC8wKt25gTeA4rhl0SfnrytM6MG03iepy+40WOSsRQAA0ZLWqLf?=
 =?us-ascii?q?UCVaPxOOoA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0DUAwBDFQlchxHrdtBkHQIfBQeBTQKBL?=
 =?us-ascii?q?4JPE4N6iHiNPJdOgXAXGBSHViI2Bw0BAwEBAQEBAQIBEwEBAQoLCQgbDiMMgjY?=
 =?us-ascii?q?FAgMaAQaCXAECAwECIB0BAQQKKQECAwECBgEBCgsNAgIiBAICAwEeEgEFARwGE?=
 =?us-ascii?q?wWDHIICAQSaBDyKHXCBL4J2AQEFhyYIEnmLE4FXP4NuNYRKgzuCV6BhBwKCIAS?=
 =?us-ascii?q?PIhiRNSyYUA8hgSwGggAzGjB0BoI1gicXiF6FP0ExgQeIGlaBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0DUAwBDFQlchxHrdtBkHQIfBQeBTQKBL4JPE4N6iHiNPJd?=
 =?us-ascii?q?OgXAXGBSHViI2Bw0BAwEBAQEBAQIBEwEBAQoLCQgbDiMMgjYFAgMaAQaCXAECA?=
 =?us-ascii?q?wECIB0BAQQKKQECAwECBgEBCgsNAgIiBAICAwEeEgEFARwGEwWDHIICAQSaBDy?=
 =?us-ascii?q?KHXCBL4J2AQEFhyYIEnmLE4FXP4NuNYRKgzuCV6BhBwKCIASPIhiRNSyYUA8hg?=
 =?us-ascii?q?SwGggAzGjB0BoI1gicXiF6FP0ExgQeIGlaBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,322,1539673200"; 
   d="scan'208";a="43821746"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 04:27:44 -0800
Received: from localhost ([::1]:40461 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUskp-00050y-Bo
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 07:27:43 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:47455)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUshG-0000r5-HR
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 07:24:03 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUsUY-0002DN-Lg
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 07:10:55 -0500
Received: from mail-oi1-x242.google.com ([2607:f8b0:4864:20::242]:44123)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gUsUY-0002Cs-GH
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 07:10:54 -0500
Received: by mail-oi1-x242.google.com with SMTP id m6so144248oig.11
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 04:10:54 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=AIGfTuEbpwmXIIPHPEko8hKItRWEO+zo1gCyf8NMwvI=;
	b=ap4BeNaLES/UChJinZu+vaQfH/rQxXtHl84Zm1OkuEO2GfbPhTLXGygdE2hh0Fx3mT
	b+RcngM1cYJgvoyKa4YDGzf+WTs+/mEFzBcImhbxMN5YkBmfpLviwjGMz+ZLJrBIaz5t
	ISiVJVY6YQN5Z7Nd3sxd5pNC44vw0hyxE6HYQ=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=AIGfTuEbpwmXIIPHPEko8hKItRWEO+zo1gCyf8NMwvI=;
	b=R0PonB7U1APFm6SzD4JQ4jI46SA6kYuTZNXCX/9wMyhk2m532/YmqDAHj2GSxcyDUQ
	HJuI4h2Ml5UcvG5ndcdlOhxDY1QnMi1GLXA28wmTbAvyZdyfT0AD3pgzK5ay+qF0xIb+
	071FlSuP7OgDHwQp4wjaDNJfXqXY2NPiSpSAEpdwXJZ8qIVxj7HFQq/1Cfn4bQBlkLDH
	u4lHGUBsV9nRbbGRIw4r6S29ddEnI3qpiQv87J0Hy/+0sgDtAe5HiHCM23c1XOi6wjSr
	49QpowxyRmzzZboaZqoZ5JsMUzg1Q+kWWmkTNAuDQ2sdJnF3SB0dQSnqP2YiimCvIQYi
	88Kg==
X-Gm-Message-State: AA+aEWZ4R7l+DBj//qIvA1j8G1m1eapSKEhzKc41nTSAJvPDRIfsgOig
	yLNSW0yT5L4by17qUzEQ/ua163MMTMFjNzIXyIkz8A==
X-Google-Smtp-Source: AFSGD/W+hwwZotAvkZGW/30DAKtOp9264h/6bIiYGhHRt126Rj4bFVRskUIpOmqt7Nfo9L9bgvD2zrb7Qnz0tG8I610=
X-Received: by 2002:aca:ed92:: with SMTP id
	l140mr16301263oih.112.1544098253761; 
	Thu, 06 Dec 2018 04:10:53 -0800 (PST)
MIME-Version: 1.0
References: <20181203203839.757-1-richard.henderson@linaro.org>
	<20181203203839.757-3-richard.henderson@linaro.org>
	<CAFEAcA-TT6AkKXiJnHjtW+VMuMCyXMC3PAho0pJ66VpECvifbg@mail.gmail.com>
In-Reply-To: <CAFEAcA-TT6AkKXiJnHjtW+VMuMCyXMC3PAho0pJ66VpECvifbg@mail.gmail.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Thu, 6 Dec 2018 12:10:42 +0000
Message-ID: <CAFEAcA9JeWooOKWHF=ffdRB8Tdy7=tm1MXxaqacVfqHAf19UMw@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::242
Subject: Re: [Qemu-devel] [PATCH v2 02/10] target/arm: Add HCR_EL2 bits up
 to ARMv8.5
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Thu, 6 Dec 2018 at 11:15, Peter Maydell <peter.maydell@linaro.org> wrote:
>
> On Mon, 3 Dec 2018 at 20:38, Richard Henderson
> <richard.henderson@linaro.org> wrote:
> >
> > Post v8.3 bits taken from SysReg_v85_xml-00bet8.
> >
> > Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> > ---
> >  target/arm/cpu.h | 22 +++++++++++++++++++++-
> >  1 file changed, 21 insertions(+), 1 deletion(-)
> >
> > diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> > index 656a96a8f8..79d58978f7 100644
> > --- a/target/arm/cpu.h
> > +++ b/target/arm/cpu.h
> > @@ -1249,7 +1249,7 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
> >  #define HCR_TIDCP     (1ULL << 20)
> >  #define HCR_TACR      (1ULL << 21)
> >  #define HCR_TSW       (1ULL << 22)
> > -#define HCR_TPC       (1ULL << 23)
> > +#define HCR_TPCP      (1ULL << 23)
>
> We were using "TPC" here because that's what the 32-bit HCR
> register names the bit; but standardizing on the 64-bit HCR_EL2
> names makes sense.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

thanks
-- PMM

