read_verilog ../top.v
proc
synth -top top
tee -o result.out abc -D 2
