ARM GAS  /tmp/ccGM8g3r.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccGM8g3r.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                                         /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 72 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 72 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 72 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
ARM GAS  /tmp/ccGM8g3r.s 			page 3


  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 72 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 72 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 73 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 73 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 73 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 73 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 73 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 80 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL0:
  93              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccGM8g3r.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c ****   */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 89 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  99              		.loc 1 89 1 is_stmt 0 view .LVU15
 100 0000 82B0     		sub	sp, sp, #8
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 103              		.loc 1 90 3 is_stmt 1 view .LVU16
 104              		.loc 1 90 15 is_stmt 0 view .LVU17
 105 0002 0368     		ldr	r3, [r0]
 106              		.loc 1 90 5 view .LVU18
 107 0004 104A     		ldr	r2, .L11
 108 0006 9342     		cmp	r3, r2
 109 0008 04D0     		beq	.L9
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspInit 1 */
 100:Core/Src/stm32f4xx_hal_msp.c ****   }
 101:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 110              		.loc 1 101 8 is_stmt 1 view .LVU19
 111              		.loc 1 101 10 is_stmt 0 view .LVU20
 112 000a 104A     		ldr	r2, .L11+4
 113 000c 9342     		cmp	r3, r2
 114 000e 0ED0     		beq	.L10
 115              	.L5:
 102:Core/Src/stm32f4xx_hal_msp.c ****   {
 103:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 0 */
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 0 */
 106:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspInit 1 */
 111:Core/Src/stm32f4xx_hal_msp.c ****   }
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c **** }
 116              		.loc 1 113 1 view .LVU21
 117 0010 02B0     		add	sp, sp, #8
 118              	.LCFI3:
ARM GAS  /tmp/ccGM8g3r.s 			page 5


 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 0
 121              		@ sp needed
 122 0012 7047     		bx	lr
 123              	.L9:
 124              	.LCFI4:
 125              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 126              		.loc 1 96 5 is_stmt 1 view .LVU22
 127              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 128              		.loc 1 96 5 view .LVU23
 129 0014 0023     		movs	r3, #0
 130 0016 0093     		str	r3, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 131              		.loc 1 96 5 view .LVU24
 132 0018 0D4B     		ldr	r3, .L11+8
 133 001a 1A6C     		ldr	r2, [r3, #64]
 134 001c 42F00202 		orr	r2, r2, #2
 135 0020 1A64     		str	r2, [r3, #64]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 136              		.loc 1 96 5 view .LVU25
 137 0022 1B6C     		ldr	r3, [r3, #64]
 138 0024 03F00203 		and	r3, r3, #2
 139 0028 0093     		str	r3, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 140              		.loc 1 96 5 view .LVU26
 141 002a 009B     		ldr	r3, [sp]
 142              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspInit 1 */
 143              		.loc 1 96 5 view .LVU27
 144 002c F0E7     		b	.L5
 145              	.L10:
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 146              		.loc 1 107 5 view .LVU28
 147              	.LBB5:
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 148              		.loc 1 107 5 view .LVU29
 149 002e 0023     		movs	r3, #0
 150 0030 0193     		str	r3, [sp, #4]
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 151              		.loc 1 107 5 view .LVU30
 152 0032 074B     		ldr	r3, .L11+8
 153 0034 1A6C     		ldr	r2, [r3, #64]
 154 0036 42F00402 		orr	r2, r2, #4
 155 003a 1A64     		str	r2, [r3, #64]
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 156              		.loc 1 107 5 view .LVU31
 157 003c 1B6C     		ldr	r3, [r3, #64]
 158 003e 03F00403 		and	r3, r3, #4
 159 0042 0193     		str	r3, [sp, #4]
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 160              		.loc 1 107 5 view .LVU32
 161 0044 019B     		ldr	r3, [sp, #4]
 162              	.LBE5:
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspInit 1 */
 163              		.loc 1 107 5 view .LVU33
ARM GAS  /tmp/ccGM8g3r.s 			page 6


 164              		.loc 1 113 1 is_stmt 0 view .LVU34
 165 0046 E3E7     		b	.L5
 166              	.L12:
 167              		.align	2
 168              	.L11:
 169 0048 00040040 		.word	1073742848
 170 004c 00080040 		.word	1073743872
 171 0050 00380240 		.word	1073887232
 172              		.cfi_endproc
 173              	.LFE135:
 175              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 176              		.align	1
 177              		.global	HAL_TIM_MspPostInit
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 182              	HAL_TIM_MspPostInit:
 183              	.LVL1:
 184              	.LFB136:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 116:Core/Src/stm32f4xx_hal_msp.c **** {
 185              		.loc 1 116 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 32
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189              		.loc 1 116 1 is_stmt 0 view .LVU36
 190 0000 00B5     		push	{lr}
 191              	.LCFI5:
 192              		.cfi_def_cfa_offset 4
 193              		.cfi_offset 14, -4
 194 0002 89B0     		sub	sp, sp, #36
 195              	.LCFI6:
 196              		.cfi_def_cfa_offset 40
 117:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 197              		.loc 1 117 3 is_stmt 1 view .LVU37
 198              		.loc 1 117 20 is_stmt 0 view .LVU38
 199 0004 0023     		movs	r3, #0
 200 0006 0393     		str	r3, [sp, #12]
 201 0008 0493     		str	r3, [sp, #16]
 202 000a 0593     		str	r3, [sp, #20]
 203 000c 0693     		str	r3, [sp, #24]
 204 000e 0793     		str	r3, [sp, #28]
 118:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 205              		.loc 1 118 3 is_stmt 1 view .LVU39
 206              		.loc 1 118 10 is_stmt 0 view .LVU40
 207 0010 0368     		ldr	r3, [r0]
 208              		.loc 1 118 5 view .LVU41
 209 0012 1A4A     		ldr	r2, .L19
 210 0014 9342     		cmp	r3, r2
 211 0016 05D0     		beq	.L17
 119:Core/Src/stm32f4xx_hal_msp.c ****   {
 120:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 0 */
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 0 */
 123:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 124:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  /tmp/ccGM8g3r.s 			page 7


 125:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 126:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 127:Core/Src/stm32f4xx_hal_msp.c ****     */
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspPostInit 1 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspPostInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c ****   }
 139:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 212              		.loc 1 139 8 is_stmt 1 view .LVU42
 213              		.loc 1 139 10 is_stmt 0 view .LVU43
 214 0018 194A     		ldr	r2, .L19+4
 215 001a 9342     		cmp	r3, r2
 216 001c 18D0     		beq	.L18
 217              	.LVL2:
 218              	.L13:
 140:Core/Src/stm32f4xx_hal_msp.c ****   {
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 0 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 147:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 148:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 149:Core/Src/stm32f4xx_hal_msp.c ****     */
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspPostInit 1 */
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspPostInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c ****   }
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c **** }
 219              		.loc 1 162 1 view .LVU44
 220 001e 09B0     		add	sp, sp, #36
 221              	.LCFI7:
 222              		.cfi_remember_state
 223              		.cfi_def_cfa_offset 4
 224              		@ sp needed
 225 0020 5DF804FB 		ldr	pc, [sp], #4
 226              	.LVL3:
 227              	.L17:
 228              	.LCFI8:
 229              		.cfi_restore_state
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  /tmp/ccGM8g3r.s 			page 8


 230              		.loc 1 123 5 is_stmt 1 view .LVU45
 231              	.LBB6:
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 232              		.loc 1 123 5 view .LVU46
 233 0024 0023     		movs	r3, #0
 234 0026 0193     		str	r3, [sp, #4]
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 235              		.loc 1 123 5 view .LVU47
 236 0028 164B     		ldr	r3, .L19+8
 237 002a 1A6B     		ldr	r2, [r3, #48]
 238 002c 42F00102 		orr	r2, r2, #1
 239 0030 1A63     		str	r2, [r3, #48]
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 240              		.loc 1 123 5 view .LVU48
 241 0032 1B6B     		ldr	r3, [r3, #48]
 242 0034 03F00103 		and	r3, r3, #1
 243 0038 0193     		str	r3, [sp, #4]
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 244              		.loc 1 123 5 view .LVU49
 245 003a 019B     		ldr	r3, [sp, #4]
 246              	.LBE6:
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 247              		.loc 1 123 5 view .LVU50
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 128 5 view .LVU51
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 249              		.loc 1 128 25 is_stmt 0 view .LVU52
 250 003c C023     		movs	r3, #192
 251 003e 0393     		str	r3, [sp, #12]
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 129 5 is_stmt 1 view .LVU53
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 253              		.loc 1 129 26 is_stmt 0 view .LVU54
 254 0040 0223     		movs	r3, #2
 255 0042 0493     		str	r3, [sp, #16]
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256              		.loc 1 130 5 is_stmt 1 view .LVU55
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 257              		.loc 1 131 5 view .LVU56
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 258              		.loc 1 132 5 view .LVU57
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259              		.loc 1 132 31 is_stmt 0 view .LVU58
 260 0044 0793     		str	r3, [sp, #28]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 261              		.loc 1 133 5 is_stmt 1 view .LVU59
 262 0046 03A9     		add	r1, sp, #12
 263 0048 0F48     		ldr	r0, .L19+12
 264              	.LVL4:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 265              		.loc 1 133 5 is_stmt 0 view .LVU60
 266 004a FFF7FEFF 		bl	HAL_GPIO_Init
 267              	.LVL5:
 268 004e E6E7     		b	.L13
 269              	.LVL6:
 270              	.L18:
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
ARM GAS  /tmp/ccGM8g3r.s 			page 9


 271              		.loc 1 145 5 is_stmt 1 view .LVU61
 272              	.LBB7:
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 273              		.loc 1 145 5 view .LVU62
 274 0050 0023     		movs	r3, #0
 275 0052 0293     		str	r3, [sp, #8]
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 276              		.loc 1 145 5 view .LVU63
 277 0054 0B4B     		ldr	r3, .L19+8
 278 0056 1A6B     		ldr	r2, [r3, #48]
 279 0058 42F00202 		orr	r2, r2, #2
 280 005c 1A63     		str	r2, [r3, #48]
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 281              		.loc 1 145 5 view .LVU64
 282 005e 1B6B     		ldr	r3, [r3, #48]
 283 0060 03F00203 		and	r3, r3, #2
 284 0064 0293     		str	r3, [sp, #8]
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 285              		.loc 1 145 5 view .LVU65
 286 0066 029B     		ldr	r3, [sp, #8]
 287              	.LBE7:
 145:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 288              		.loc 1 145 5 view .LVU66
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 150 5 view .LVU67
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290              		.loc 1 150 25 is_stmt 0 view .LVU68
 291 0068 C023     		movs	r3, #192
 292 006a 0393     		str	r3, [sp, #12]
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 151 5 is_stmt 1 view .LVU69
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 151 26 is_stmt 0 view .LVU70
 295 006c 0223     		movs	r3, #2
 296 006e 0493     		str	r3, [sp, #16]
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297              		.loc 1 152 5 is_stmt 1 view .LVU71
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 298              		.loc 1 153 5 view .LVU72
 154:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 299              		.loc 1 154 5 view .LVU73
 154:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 300              		.loc 1 154 31 is_stmt 0 view .LVU74
 301 0070 0793     		str	r3, [sp, #28]
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 302              		.loc 1 155 5 is_stmt 1 view .LVU75
 303 0072 03A9     		add	r1, sp, #12
 304 0074 0548     		ldr	r0, .L19+16
 305              	.LVL7:
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 306              		.loc 1 155 5 is_stmt 0 view .LVU76
 307 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL8:
 309              		.loc 1 162 1 view .LVU77
 310 007a D0E7     		b	.L13
 311              	.L20:
 312              		.align	2
ARM GAS  /tmp/ccGM8g3r.s 			page 10


 313              	.L19:
 314 007c 00040040 		.word	1073742848
 315 0080 00080040 		.word	1073743872
 316 0084 00380240 		.word	1073887232
 317 0088 00000240 		.word	1073872896
 318 008c 00040240 		.word	1073873920
 319              		.cfi_endproc
 320              	.LFE136:
 322              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 323              		.align	1
 324              		.global	HAL_TIM_Base_MspDeInit
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	HAL_TIM_Base_MspDeInit:
 330              	.LVL9:
 331              	.LFB137:
 163:Core/Src/stm32f4xx_hal_msp.c **** /**
 164:Core/Src/stm32f4xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 165:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 166:Core/Src/stm32f4xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 167:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 168:Core/Src/stm32f4xx_hal_msp.c ****   */
 169:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 170:Core/Src/stm32f4xx_hal_msp.c **** {
 332              		.loc 1 170 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 171:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 337              		.loc 1 171 3 view .LVU79
 338              		.loc 1 171 15 is_stmt 0 view .LVU80
 339 0000 0368     		ldr	r3, [r0]
 340              		.loc 1 171 5 view .LVU81
 341 0002 0A4A     		ldr	r2, .L26
 342 0004 9342     		cmp	r3, r2
 343 0006 03D0     		beq	.L24
 172:Core/Src/stm32f4xx_hal_msp.c ****   {
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 0 */
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM3_MspDeInit 1 */
 181:Core/Src/stm32f4xx_hal_msp.c ****   }
 182:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 344              		.loc 1 182 8 is_stmt 1 view .LVU82
 345              		.loc 1 182 10 is_stmt 0 view .LVU83
 346 0008 094A     		ldr	r2, .L26+4
 347 000a 9342     		cmp	r3, r2
 348 000c 07D0     		beq	.L25
 349              	.L21:
 183:Core/Src/stm32f4xx_hal_msp.c ****   {
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 0 */
ARM GAS  /tmp/ccGM8g3r.s 			page 11


 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 0 */
 187:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 188:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 189:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END TIM4_MspDeInit 1 */
 192:Core/Src/stm32f4xx_hal_msp.c ****   }
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c **** }
 350              		.loc 1 194 1 view .LVU84
 351 000e 7047     		bx	lr
 352              	.L24:
 177:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM3_MspDeInit 1 */
 353              		.loc 1 177 5 is_stmt 1 view .LVU85
 354 0010 02F50D32 		add	r2, r2, #144384
 355 0014 136C     		ldr	r3, [r2, #64]
 356 0016 23F00203 		bic	r3, r3, #2
 357 001a 1364     		str	r3, [r2, #64]
 358 001c 7047     		bx	lr
 359              	.L25:
 188:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN TIM4_MspDeInit 1 */
 360              		.loc 1 188 5 view .LVU86
 361 001e 02F50C32 		add	r2, r2, #143360
 362 0022 136C     		ldr	r3, [r2, #64]
 363 0024 23F00403 		bic	r3, r3, #4
 364 0028 1364     		str	r3, [r2, #64]
 365              		.loc 1 194 1 is_stmt 0 view .LVU87
 366 002a F0E7     		b	.L21
 367              	.L27:
 368              		.align	2
 369              	.L26:
 370 002c 00040040 		.word	1073742848
 371 0030 00080040 		.word	1073743872
 372              		.cfi_endproc
 373              	.LFE137:
 375              		.text
 376              	.Letext0:
 377              		.file 2 "/opt/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine/_defa
 378              		.file 3 "/opt/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 379              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 380              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 381              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 382              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 383              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  /tmp/ccGM8g3r.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccGM8g3r.s:21     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccGM8g3r.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccGM8g3r.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccGM8g3r.s:85     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccGM8g3r.s:91     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccGM8g3r.s:169    .text.HAL_TIM_Base_MspInit:0000000000000048 $d
     /tmp/ccGM8g3r.s:176    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccGM8g3r.s:182    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccGM8g3r.s:314    .text.HAL_TIM_MspPostInit:000000000000007c $d
     /tmp/ccGM8g3r.s:323    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccGM8g3r.s:329    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccGM8g3r.s:370    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
