// Seed: 2754109013
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic id_5;
  wire  id_6;
  wire  _id_7;
  ;
  assign id_1[1'b0] = id_3;
  assign id_6 = id_3[id_7 : 1];
  module_0 modCall_1 ();
  parameter id_8 = 1;
  parameter id_9 = {-1, -1};
  wire id_10;
  wire id_11;
endmodule
