{
  "circuit_name": "c1355",
  "total_implementations": 400,
  "generated_at": "2025-12-17T11:04:01.942605",
  "implementations": [
    {
      "circuit_name": "c1355",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.935597",
      "config_hash": "22c766e0fbde6af9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.935597",
      "config_hash": "36ac8249ccb81ae0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.935597",
      "config_hash": "04de7b57dd1f60af"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.935597",
      "config_hash": "0d4e8950eeb5f67e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "eb8687636d5e4f04"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "86b5c31d7e82f87f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "2d294aae215ff3fe"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "1fd5cc76e3fb8af8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "864ccbab68f379be"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "975a2d945a074b98"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "c2bebccb7432a4df"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "317b3408da8ba96a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "b15573aec78b7ac9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "5111498604cb42c3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "8ce2a9076c877b68"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "5fbdf020d463f016"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "b452df3437426f34"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "19f6b05780ae1d12"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "7550ab6dbc85ba78"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "96830776800c20c4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "a19c148ccbb54df4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "cf10cd67195db089"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "a6d12942559d4d07"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "106c6af713494a83"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "7bebd906ca55c3b3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "d31e1f550f655743"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "e8dbab68afc9fd60"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "7afb982a552bd2f4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "731cada2020f4e31"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "2a3170b11845c230"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "1ee72dc80c339357"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "008fe7ea06644cf4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "86a4901a22487533"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "a5a43039c6fe3998"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "8b33439067f3ec38"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "88a889ff5a5c2211"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "c262d7a6be16e900"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "c504e03f39d9855a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "c43623065b22de29"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "9cd2a4d296d41f54"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "c14e3cc7c23c27ef"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "809b3f314ec2e52e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "7f051a85696b89a0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "815502ae782a8628"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "547d33d0a84fb796"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "084dd0b3499926ca"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.936595",
      "config_hash": "42745f629c43e980"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "ac9ba20efdd01398"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "9b27e6902addaf0a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "d78f4533b3f1d0ac"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "02ea341f8acb8b5a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "bf4ab76154fba7b6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "f8c5a17cbb8a4487"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "a86c0467585de24b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "e3bd37cf2fb2707a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "79737edb214fef8e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "4ddb894e04b70d45"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "efc7c609bfc23bfa"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "333cd61ae58b6f42"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "07ff476b2cfa9392"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "a89c6c4593ef4238"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "971b6f75e3f752de"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "40191192843b332c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "71174e7989de26f4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "620aebee9db3d72b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "193c92c5a786e732"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "88b6fa528b005f57"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "f354c663ef262859"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "33ea18842e146261"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "f7eac813beb7ed20"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "d93a8c1ac54e33f6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "4a0efd504573b014"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "d43c7094cbafab49"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "661e23ef1a1bd2b2"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "8f44a669418b2ea1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "96345f130adcdb5a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "2e3e2255f724f28d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "276fb42e31f7060b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "2de720f874f88828"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "a4ed7fc548871f79"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "296b80344614a83f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.937596",
      "config_hash": "b2d732ba2ade2064"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "6f7748364cf644c7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "817354d008379ca8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "e4d9099c06e2399f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "3e9e56c923948011"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "ab6737374c3bb078"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "6b6e829cfae39af1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "47d0f475c153a641"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "d232b2d05fb8563d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "2774a4762ef15ff7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "52cb646f16be6c12"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "cd398812f840f065"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "336c2faa776d06a4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "8e3bf48d0bf6c27c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "c67b8c7a14684fd8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "2991c76681733745"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "cf1c7df3c8690358"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "d7e40dd013458e88"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "e7fd49ba525571f9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "e9bc83d4258f90f5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.938596",
      "config_hash": "fbffaeea23be127b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "0d40de088906a481"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "34103436ae958dbe"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "5cf1611f90420aa5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "ec7d964fec480715"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "223717f3f053e3a3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "c90d86f6cbb02a8a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "54f7482cb41e8137"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "15425508f38bd4cf"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "e58d5f31369dfb1a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "e8180da91f412a88"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "1a4bbdeb1572f200"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "74bba8650ffba204"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "f7e33c9564d87bab"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "20acccfa0087be20"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "cfa2ed02cbc3d471"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "fc16140ee7898e91"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "9dd9d9f27fff6ce3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "3c9e6c78cf80389d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "5c4ddda0b9ad4c91"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "c1a7c6078de569b4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "63930ca927a6f1b2"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "9510681abfbc8edc"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "757987ea2e2c77d9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "7773736398c74112"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "e63231f16ed842ea"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "50151cb0cdcbf3d0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "66e50faaa0534483"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "686728a67cc1cd0b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "07e055afbe0855e9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "36a36f72115c2493"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "a429ca605eb3783a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "6bfcae11a6cdf2a5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "8169243cd3b7baf1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "4534863ed83d0995"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "8aae59b47cda1cc0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "01d05df37a43a2b6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "4f974545d9f86dcd"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "e87113709362ef39"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "bb5b2c8dacd376a7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "58e4a8ddbbe42184"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "0ca7006d8e6af1c3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "5605df8dd284f5e6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "47ea359e7c4fc950"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "bed10c246c137515"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "1df491b592a26758"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "83b6a5fb039ba59a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "576fc0cbb5e208df"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "19b036b96c6208c5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "700c2990cde45461"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "87e2bb5804b4cd16"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "3e57036184a6d3f6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "6551cc7c546fba38"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "17738ee140410b21"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "7f6da938196085fe"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "79cc6913469247f9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "2f29aedf0f850737"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "c262148ee202b6a4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "32da341ed5c4f901"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "e4bc4b3f1b11c14d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "7116b96cab8ddd8e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "7a47acf19cbb73f1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "3112493353aea7ed"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "92cbc297b570bd21"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "53a558a22a8cd0bb"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "5856a1be77433de5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "ff91887e64090f2b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "8185d92cf5fe73e5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "7ad9d92ec80335f2"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "c056c27f9ff7bebb"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "791b4b61d724d14f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "641206af7cc3bfb3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "9eb78a8ee657709b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "b5914a8ca33128dc"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "bc5fc6edcb1a302c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "c31f673975350ea6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "454c00e8a3b4a203"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "abf8c022d256f085"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "accd05c31e97ea5f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "9953d19f1b87a573"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "d752225ddfe75b03"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "5b0b5217dc9b6fab"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "92b37b0013919a57"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "9eeb87271e0497c5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "3073879e52a8f5ad"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "0c0dd137514b7568"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "4ce83b49640a889d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "410735d5f24855d5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "8c661c98adeb8835"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "bfe9f63a0f834f0b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "e8d8a32669aa7088"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "32f0e62fee34da11"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "c76986fe233ab0af"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "11134efa7b6e4d86"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "ee661507f6f74da0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "d4e0f8ec2aeb2727"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "dd6946a8a05b0872"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "6fe0102ee8b3e0c4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "847b93cef56f5f6f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "e584b02f424cf328"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "5d45de464160de60"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "d5ea79c155a192cb"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "700bdecb716c7b42"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "9cb82931b3d5105f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.939593",
      "config_hash": "9cbaff96f366f5e1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "f1989a8e215b44dd"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "1c62a267fcc3fd61"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "0d14e113fa40f1d8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "97075603b08b77aa"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "4a06c3b6678eddcf"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "5e7a6c492ba976d8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "ab16eee4b9194dff"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "ccadb3a0422c80ad"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e2c49577cc04c826"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "a084be6e4bb1cdc1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "23fe33596a2e5c3e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "9eaf776ae7c0c1a6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "7d7a5a342bcf0d44"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "dc034ba9b27c7c3f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "fdb25a91dd2cbdd7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "693ba674199add8a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "93e90e661fd5776a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "94085d1670c8c6bf"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "969c9b515066aeb9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "ef45f682886451c6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "73bb84a870dd38ca"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "b7c179960da0c610"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "be05e6c5ea73f9e8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e01ca1d6ac515bbd"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "b6942e4db4d5c0c0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "5d44f88abca34139"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "4401e2f2b9c1a12d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "25c195058fc21b4b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "15d6ea119c6e4451"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "12946752e75cb7bd"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "bb37adb64f4eb047"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "919a97a40e6e8c73"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "7ae090c21eb50a58"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "1f4f857cfccffaa3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "a39f9494988ee886"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "3a1782188665ffd3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "5625f997c2c3dcc6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "a86e8b963444f84d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "581798101c72dd06"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "b0878d1dbc9223f2"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e410fd88cb38f879"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "004169327cc52b12"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "ae888fc480300f47"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "b1ee7f2c2d12cd22"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "956bf1ba033e8d03"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e338c0c0360b9ee1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "d1c5586079138fcf"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "04f600ab4d1062a7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "9d26d21e75e70394"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e9110853b02a045f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e153f3b134c6b260"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "3e095909862bf7a8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "d52f1ac0a3d552c4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "29581e96a3d4336c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "1c65c78e78179e21"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "84578ebde787dfa8"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "260c8b15e92aaaa5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "80e0dd5236bd0291"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "917e312571e67bf9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e8fff47728bda5b7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "97c0d8234af002b5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "51e462311802dfee"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "7185b7dcbe19f269"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "c676129fabfd8078"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "2650d2147616821d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "1e21c2ab0d278d48"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "6ee304899c4f1353"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "51323a5aba2a9e34"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "59dfb868b73e4366"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "05ef5bf984fc3f63"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "5c303abae6bb86a0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "6ca6a8c273ca3ded"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "f375b47bdbed26da"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "f6af29103aeff718"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "8432501fa229c709"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "952528a76e36ffb5"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "d2ba8a68e4c6734d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "98003bc9116804da"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "4a9976079f747c1b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "28c44d6354d86227"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "c3becd2e201e9724"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e265f55cae561c5c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "9649d1ea2aa67a21"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "39ff942d41baafce"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "6439620849ec802b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "00fab94897518323"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "ff8c8a0b9751d962"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "4884abf5572ef17a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "71bfb24128961e35"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "e8086cb9af67567b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "370625aaf947e509"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "c6b5f815baaad572"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "0ae75d69f1451dec"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "566632be14cf1043"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "a0324e387da4efc9"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "56343d3639aa7679"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "c67c737f4291d148"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "f8d4e9b97c4e3acf"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "8208c19be118e766"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "1e5c6865e8e8dc88"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "a523a63f3af979ab"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "a8219b627919c33c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "2c9feb9b51f2e37e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.940589",
      "config_hash": "18438b9c85d67d0e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "730b5bb749e71bcd"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "63349e0bba79b59d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "1ddf7e8dbc72b357"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "cd48d73a841521d6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "83a5e9c5d917906e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "31a9b7be177701eb"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "88146764c745ae67"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "38ac60abe455d471"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "edeea638f3c6cf37"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "6a99e61edc6a58a7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "ae75ea97a3f156de"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "549ee27ed4067817"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "8999b8541c016242"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "c7ce75550d681a4e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "46ce7988b1913e5b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "79008861a8b4ad47"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "45425de1a1d5f10d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "f5493230d7c4794a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "cacaa86c89e8154a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "663577edce2b2faf"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "28b617c1a1baa7b6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "6a508d1473161c16"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "b21737911be67d29"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "ecfefeb3ed647d78"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "92403c77972ba5ec"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "8308bce5f832888e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "8f75602512d4ef9b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "55cce4a65afde077"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "a77efb22cba94aef"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "8dc950ff8632b23f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "7715e5abe9ea41fc"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "7d921229bc98ba29"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "a3e687c5775c3c2d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "47ac7f951712ef2c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "52826b58ae3b78aa"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "592dc213f166844b"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "760b29af0efcb999"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "557656cd0e15ebba"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "4996aae7bcfba0e3"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "2b35fbfcb2b7d772"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "2175710997bc02e2"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "c03ba9b03bbff46f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "2bc94d1e136582e1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "39b06b901cddf7f2"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "013ef6b4e69a3604"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "9f378c7d8be9cd82"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "c44b3efc4038def0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "6a718dd33795d50a"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "0102b4daf1b4a315"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "e7fb89aa490ebb60"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "130d53dc0c17db65"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "ee1387e66f840723"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "b8cc8bff4ad1d92d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "717f0e080705f576"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "06e02fb621495967"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "c68797890d8e902e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "d1d29409d0e9be38"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "6f890b4dcb9d3738"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "b47fbd6dc22801a7"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "d24ecc545225eaa1"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "bfa4bf8a024bfd54"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "a28d98fe7c702958"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "6d967716da7eae36"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "66f6517f091f0d41"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "70d3290af77a28e0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "252ff38d309ffd96"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "0a9d750119748b3f"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "02e55f2b9aceaf60"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "f19225f784041ab4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "14332c53aaa95ef0"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "a7741c5e3a135579"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "62be944fab1ac432"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "821ba312cf6a4337"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "aa638a5abfcff314"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "30d1fbdb3f17c6d6"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "e84ae5acbc3c9e3e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "6dc4caea154404d4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "5293a210d8190ad2"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "3213d70a44a88317"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "4733b7002454bb29"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "f5b75483f04bb23d"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "5dbaca081dc39ae4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "6e8966f74ef4c41c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "0279c0e57f21aaa4"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "eddb765fd1e9683e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "c48262b517d33d3e"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "863b0e7d2787711c"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "181a25c9df245826"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "c5a1e4a92cc12c15"
    },
    {
      "circuit_name": "c1355",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-17T11:04:01.941589",
      "config_hash": "bf719faf88ee65d7"
    }
  ]
}