<profile>

<section name = "Vivado HLS Report for 'conv_layer'" level="0">
<item name = "Date">Sun Mar 31 16:51:07 2019
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">conv_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.50, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, ?, no</column>
<column name="  ++ Loop 1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="   +++ Loop 1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="    ++++ Loop 1.1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="      ++++++ Loop 1.1.1.1.1.1.1">?, ?, 18 ~ 53, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 3217, 1335</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 41, 3885, 1942</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 882</column>
<column name="Register">-, -, 2572, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 3, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="conv_layer_CTRL_BUS_s_axi_U">conv_layer_CTRL_BUS_s_axi, 0, 0, 454, 744</column>
<column name="conv_layer_fadd_3bkb_U0">conv_layer_fadd_3bkb, 0, 2, 422, 243</column>
<column name="conv_layer_fcmp_3dEe_U2">conv_layer_fcmp_3dEe, 0, 0, 75, 66</column>
<column name="conv_layer_fmul_3cud_U1">conv_layer_fmul_3cud, 0, 3, 199, 138</column>
<column name="conv_layer_mem_m_axi_U">conv_layer_mem_m_axi, 2, 0, 512, 580</column>
<column name="conv_layer_mul_32eOg_U3">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U4">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U5">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U6">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U7">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U8">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U9">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U10">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
<column name="conv_layer_mul_32eOg_U11">conv_layer_mul_32eOg, 0, 4, 247, 19</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="b_1_fu_457_p2">+, 0, 98, 36, 31, 1</column>
<column name="i_d_1_fu_575_p2">+, 0, 98, 36, 31, 1</column>
<column name="i_x_1_fu_761_p2">+, 0, 101, 37, 32, 1</column>
<column name="i_y_1_fu_650_p2">+, 0, 101, 37, 32, 1</column>
<column name="iix_1_fu_639_p2">+, 0, 101, 37, 32, 1</column>
<column name="iiy_1_fu_610_p2">+, 0, 101, 37, 32, 1</column>
<column name="next_mul2_fu_507_p2">+, 0, 101, 37, 32, 32</column>
<column name="next_mul4_fu_463_p2">+, 0, 101, 37, 32, 32</column>
<column name="next_mul6_fu_443_p2">+, 0, 101, 37, 32, 32</column>
<column name="next_mul8_fu_438_p2">+, 0, 101, 37, 32, 32</column>
<column name="next_mul_fu_541_p2">+, 0, 101, 37, 32, 32</column>
<column name="o_d_1_fu_477_p2">+, 0, 98, 36, 31, 1</column>
<column name="o_x_1_fu_555_p2">+, 0, 98, 36, 31, 1</column>
<column name="o_y_1_fu_521_p2">+, 0, 98, 36, 31, 1</column>
<column name="tmp14_fu_493_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp15_fu_593_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp16_fu_433_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp17_fu_645_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp18_fu_656_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp1_fu_483_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp20_fu_708_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp3_fu_616_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp4_fu_581_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp7_fu_527_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp8_fu_621_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp9_fu_587_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_10_fu_561_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_12_fu_767_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_15_fu_660_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_17_fu_713_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_8_fu_536_p2">+, 0, 101, 37, 32, 32</column>
<column name="tmp_9_fu_497_p2">+, 0, 101, 37, 32, 32</column>
<column name="ap_block_state32_io">and, 0, 0, 2, 1, 1</column>
<column name="tmp_22_fu_703_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_27_fu_756_p2">and, 0, 0, 2, 1, 1</column>
<column name="notlhs1_fu_740_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notlhs_fu_687_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notrhs1_fu_746_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="notrhs_fu_693_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="tmp_11_fu_570_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_13_fu_605_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_14_fu_634_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_1_fu_516_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_4_fu_452_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_6_fu_550_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_7_fu_472_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="tmp_20_fu_699_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_25_fu_752_p2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">603, 118, 1, 118</column>
<column name="ap_sig_ioackin_mem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_mem_WREADY">9, 2, 1, 2</column>
<column name="b_s_reg_167">9, 2, 31, 62</column>
<column name="grp_fu_386_p0">15, 3, 32, 96</column>
<column name="i_d_reg_282">9, 2, 31, 62</column>
<column name="i_x1_reg_339">9, 2, 32, 64</column>
<column name="i_x_reg_259">9, 2, 32, 64</column>
<column name="i_y1_reg_305">9, 2, 32, 64</column>
<column name="i_y_reg_236">9, 2, 32, 64</column>
<column name="iix_reg_350">9, 2, 32, 64</column>
<column name="iiy_reg_316">9, 2, 32, 64</column>
<column name="mem_ARADDR">21, 4, 32, 128</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="mem_blk_n_W">9, 2, 1, 2</column>
<column name="o_d_reg_202">9, 2, 31, 62</column>
<column name="o_x_reg_248">9, 2, 31, 62</column>
<column name="o_y_reg_225">9, 2, 31, 62</column>
<column name="output_element1_reg_271">9, 2, 32, 64</column>
<column name="output_element_1_reg_293">9, 2, 32, 64</column>
<column name="output_element_2_reg_327">9, 2, 32, 64</column>
<column name="output_element_4_phi_fu_366_p6">9, 2, 32, 64</column>
<column name="output_element_4_reg_362">9, 2, 32, 64</column>
<column name="phi_mul3_reg_213">9, 2, 32, 64</column>
<column name="phi_mul5_reg_178">9, 2, 32, 64</column>
<column name="phi_mul7_reg_190">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">117, 0, 117, 0</column>
<column name="ap_reg_ioackin_mem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_mem_WREADY">1, 0, 1, 0</column>
<column name="b_1_reg_891">31, 0, 31, 0</column>
<column name="b_read_reg_831">32, 0, 32, 0</column>
<column name="b_s_reg_167">31, 0, 31, 0</column>
<column name="i_d_1_reg_994">31, 0, 31, 0</column>
<column name="i_d_reg_282">31, 0, 31, 0</column>
<column name="i_x1_reg_339">32, 0, 32, 0</column>
<column name="i_x_reg_259">32, 0, 32, 0</column>
<column name="i_y1_reg_305">32, 0, 32, 0</column>
<column name="i_y_reg_236">32, 0, 32, 0</column>
<column name="id_read_reg_803">32, 0, 32, 0</column>
<column name="iix_1_reg_1055">32, 0, 32, 0</column>
<column name="iix_reg_350">32, 0, 32, 0</column>
<column name="iiy_1_reg_1027">32, 0, 32, 0</column>
<column name="iiy_reg_316">32, 0, 32, 0</column>
<column name="input_element_reg_1086">32, 0, 32, 0</column>
<column name="ix_read_reg_798">32, 0, 32, 0</column>
<column name="iy_read_reg_793">32, 0, 32, 0</column>
<column name="k_read_reg_777">32, 0, 32, 0</column>
<column name="mem_addr_reg_924">32, 0, 32, 0</column>
<column name="next_mul2_reg_935">32, 0, 32, 0</column>
<column name="next_mul4_reg_896">32, 0, 32, 0</column>
<column name="next_mul6_reg_883">32, 0, 32, 0</column>
<column name="next_mul8_reg_878">32, 0, 32, 0</column>
<column name="next_mul_reg_963">32, 0, 32, 0</column>
<column name="notlhs1_reg_1135">1, 0, 1, 0</column>
<column name="notlhs_reg_1093">1, 0, 1, 0</column>
<column name="notrhs1_reg_1140">1, 0, 1, 0</column>
<column name="notrhs_reg_1098">1, 0, 1, 0</column>
<column name="num_weights_reg_856">32, 0, 32, 0</column>
<column name="o_d_1_reg_909">31, 0, 31, 0</column>
<column name="o_d_cast_reg_901">31, 0, 32, 1</column>
<column name="o_d_reg_202">31, 0, 31, 0</column>
<column name="o_x_1_reg_976">31, 0, 31, 0</column>
<column name="o_x_cast_reg_968">31, 0, 32, 1</column>
<column name="o_x_reg_248">31, 0, 31, 0</column>
<column name="o_y_1_reg_943">31, 0, 31, 0</column>
<column name="o_y_reg_225">31, 0, 31, 0</column>
<column name="od_read_reg_823">32, 0, 32, 0</column>
<column name="output_element1_reg_271">32, 0, 32, 0</column>
<column name="output_element_1_reg_293">32, 0, 32, 0</column>
<column name="output_element_2_reg_327">32, 0, 32, 0</column>
<column name="output_element_3_reg_1159">32, 0, 32, 0</column>
<column name="output_element_4_reg_362">32, 0, 32, 0</column>
<column name="output_element_reg_981">32, 0, 32, 0</column>
<column name="ox_read_reg_817">32, 0, 32, 0</column>
<column name="oy_read_reg_811">32, 0, 32, 0</column>
<column name="phi_mul3_reg_213">32, 0, 32, 0</column>
<column name="phi_mul5_reg_178">32, 0, 32, 0</column>
<column name="phi_mul7_reg_190">32, 0, 32, 0</column>
<column name="s_read_reg_787">32, 0, 32, 0</column>
<column name="tmp10_reg_1019">32, 0, 32, 0</column>
<column name="tmp11_reg_1047">32, 0, 32, 0</column>
<column name="tmp12_reg_958">32, 0, 32, 0</column>
<column name="tmp13_reg_851">32, 0, 32, 0</column>
<column name="tmp14_reg_919">32, 0, 32, 0</column>
<column name="tmp15_reg_1009">32, 0, 32, 0</column>
<column name="tmp16_reg_873">32, 0, 32, 0</column>
<column name="tmp17_reg_1060">32, 0, 32, 0</column>
<column name="tmp18_reg_1070">32, 0, 32, 0</column>
<column name="tmp1_reg_914">32, 0, 32, 0</column>
<column name="tmp20_reg_1112">32, 0, 32, 0</column>
<column name="tmp2_reg_930">32, 0, 32, 0</column>
<column name="tmp3_reg_1032">32, 0, 32, 0</column>
<column name="tmp4_reg_999">32, 0, 32, 0</column>
<column name="tmp5_reg_1014">32, 0, 32, 0</column>
<column name="tmp6_reg_1042">32, 0, 32, 0</column>
<column name="tmp7_reg_948">32, 0, 32, 0</column>
<column name="tmp8_reg_1037">32, 0, 32, 0</column>
<column name="tmp9_reg_1004">32, 0, 32, 0</column>
<column name="tmp_10_reg_986">32, 0, 32, 0</column>
<column name="tmp_12_reg_1169">32, 0, 32, 0</column>
<column name="tmp_15_reg_1075">32, 0, 32, 0</column>
<column name="tmp_17_reg_1117">32, 0, 32, 0</column>
<column name="tmp_18_reg_1154">32, 0, 32, 0</column>
<column name="tmp_21_reg_1103">1, 0, 1, 0</column>
<column name="tmp_22_reg_1108">1, 0, 1, 0</column>
<column name="tmp_26_reg_1145">1, 0, 1, 0</column>
<column name="tmp_27_reg_1150">1, 0, 1, 0</column>
<column name="tmp_2_reg_836">30, 0, 30, 0</column>
<column name="tmp_3_reg_841">30, 0, 30, 0</column>
<column name="tmp_5_reg_868">30, 0, 32, 2</column>
<column name="tmp_8_reg_953">32, 0, 32, 0</column>
<column name="tmp_reg_846">32, 0, 32, 0</column>
<column name="tmp_s_reg_862">30, 0, 32, 2</column>
<column name="weight_element_reg_1128">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 7, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 7, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, conv_layer, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
