VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-11925-ga544f5fea-dirty
Revision: v8.0.0-11925-ga544f5fea-dirty
Compiled: 2025-01-14T21:35:49
Compiler: GNU 9.4.0 on Linux-4.15.0-213-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
./vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml stereovision0.pre-vpr.blif --route_chan_width 50 --exit_t 99

Using up to 1 parallel worker(s)

Architecture file: k6_frac_N10_frac_chain_mem32K_40nm.xml
Circuit name: stereovision0.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 15.4 MiB, delta_rss +1.2 MiB)

Timing analysis: ON
Circuit netlist file: stereovision0.pre-vpr.net
Circuit placement file: stereovision0.pre-vpr.place
Circuit routing file: stereovision0.pre-vpr.route
Circuit SDC file: stereovision0.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Analytical Placer: DISABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_chan_width: 50
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: USER_SCHED
AnnealSched.inner_num: 0.500000
AnnealSched.init_t: 100.000000
AnnealSched.alpha_t: 0.800000
AnnealSched.exit_t: 99.000000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.choke_points: on
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 50
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 23.4 MiB, delta_rss +8.0 MiB)
Circuit file: stereovision0.pre-vpr.blif
# Load circuit
Found constant-one generator 'offchip_sram_oe~1'
Found constant-zero generator 'offchip_sram_addr~18'
Found constant-zero generator 'offchip_sram_addr~17'
Found constant-zero generator 'depth_out~15'
Found constant-zero generator 'depth_out~14'
Found constant-zero generator 'depth_out~13'
Found constant-zero generator 'depth_out~12'
Found constant-zero generator 'depth_out~11'
Found constant-zero generator 'depth_out~10'
Found constant-zero generator 'depth_out~9'
Found constant-zero generator 'depth_out~8'
Found constant-zero generator 'tm3_vidout_blue~1'
Found constant-zero generator 'tm3_vidout_blue~0'
Found constant-zero generator 'tm3_vidout_green~1'
Found constant-zero generator 'tm3_vidout_green~0'
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'unconn'
# Load circuit took 0.35 seconds (max_rss 74.1 MiB, delta_rss +50.7 MiB)
# Clean circuit
Absorbed 8953 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  510 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 666
Swept block(s)      : 0
Constant Pins Marked: 510
# Clean circuit took 0.03 seconds (max_rss 74.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.07 seconds (max_rss 74.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 74.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 21365
    .input :     169
    .latch :   11497
    .names :    6779
        0-LUT:      17
        1-LUT:      47
        2-LUT:     130
        3-LUT:    5652
        4-LUT:     130
        5-LUT:     565
        6-LUT:     238
    .output:     197
    adder  :    2723
  Nets  : 23225
    Avg Fanout:     2.3
    Max Fanout: 11497.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 76534
  Timing Graph Edges: 112526
  Timing Graph Levels: 34
# Build Timing Graph took 0.11 seconds (max_rss 74.8 MiB, delta_rss +0.7 MiB)
Netlist contains 1 clocks
  Netlist Clock 'tm3_clk_v0' Fanout: 11497 pins (15.0%), 11497 blocks (53.8%)
# Load Timing Constraints

SDC file 'stereovision0.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'tm3_clk_v0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'tm3_clk_v0' Source: 'tm3_clk_v0.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 74.8 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'stereovision0.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 21365, total nets: 23225, total inputs: 169, total outputs: 197
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,0.6 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   409/10249     3%                           49    11 x 11    
   826/10249     8%                           96    14 x 14    
  1242/10249    12%                          134    16 x 16    
  1659/10249    16%                          173    18 x 18    
  2076/10249    20%                          212    19 x 19    
  2496/10249    24%                          250    21 x 21    
  2906/10249    28%                          281    22 x 22    
  3330/10249    32%                          309    23 x 23    
  3746/10249    36%                          338    24 x 24    
  4165/10249    40%                          367    25 x 25    
  4574/10249    44%                          391    25 x 25    
  4986/10249    48%                          415    26 x 26    
  5409/10249    52%                          440    27 x 27    
  5827/10249    56%                          465    27 x 27    
  6239/10249    60%                          486    28 x 28    
  6652/10249    64%                          508    29 x 29    
  7070/10249    68%                          529    29 x 29    
  7490/10249    73%                          550    30 x 30    
  7903/10249    77%                          571    30 x 30    
  8318/10249    81%                          593    31 x 31    
  8733/10249    85%                          614    31 x 31    
  9160/10249    89%                          637    31 x 31    
  9579/10249    93%                          658    32 x 32    
  9988/10249    97%                          826    34 x 34    
 10249/10249   100%                         1087    34 x 34    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 6601
  LEs used for logic and registers    : 5155
  LEs used for logic only             : 385
  LEs used for registers only         : 1061

Incr Slack updates 1 in 0.0024995 sec
Full Max Req/Worst Slack updates 1 in 0.000582886 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00353217 sec
FPGA sized to 34 x 34 (auto)
Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.36 Type: io
	Block Utilization: 0.94 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        366                               0.538251                     0.461749   
       clb        721                                13.4993                      8.17198   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 17164 out of 23225 nets, 6061 nets not absorbed.

Netlist conversion complete.

# Packing took 11.11 seconds (max_rss 145.4 MiB, delta_rss +70.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'stereovision0.pre-vpr.net'.
Detected 17 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 2.07186 seconds).
Warning 2: Treated 17 constant nets as global which will not be routed (to see net names increase packer verbosity).
Warning 3: Netlist contains 771 global net to non-global architecture pin connections
Warning 4: Logic block #671 (offchip_sram_oe~1) has only 1 output pin 'offchip_sram_oe~1.O[19]'. It may be a constant generator.
Warning 5: Logic block #672 (offchip_sram_addr~18) has only 1 output pin 'offchip_sram_addr~18.O[19]'. It may be a constant generator.
Warning 6: Logic block #673 (offchip_sram_addr~17) has only 1 output pin 'offchip_sram_addr~17.O[19]'. It may be a constant generator.
Warning 7: Logic block #674 (depth_out~15) has only 1 output pin 'depth_out~15.O[19]'. It may be a constant generator.
Warning 8: Logic block #675 (depth_out~14) has only 1 output pin 'depth_out~14.O[19]'. It may be a constant generator.
Warning 9: Logic block #676 (depth_out~13) has only 1 output pin 'depth_out~13.O[19]'. It may be a constant generator.
Warning 10: Logic block #677 (depth_out~12) has only 1 output pin 'depth_out~12.O[19]'. It may be a constant generator.
Warning 11: Logic block #678 (depth_out~11) has only 1 output pin 'depth_out~11.O[19]'. It may be a constant generator.
Warning 12: Logic block #679 (depth_out~10) has only 1 output pin 'depth_out~10.O[19]'. It may be a constant generator.
Warning 13: Logic block #680 (depth_out~9) has only 1 output pin 'depth_out~9.O[19]'. It may be a constant generator.
Warning 14: Logic block #681 (depth_out~8) has only 1 output pin 'depth_out~8.O[19]'. It may be a constant generator.
Warning 15: Logic block #682 (tm3_vidout_blue~1) has only 1 output pin 'tm3_vidout_blue~1.O[19]'. It may be a constant generator.
Warning 16: Logic block #683 (tm3_vidout_blue~0) has only 1 output pin 'tm3_vidout_blue~0.O[19]'. It may be a constant generator.
Warning 17: Logic block #684 (tm3_vidout_green~1) has only 1 output pin 'tm3_vidout_green~1.O[19]'. It may be a constant generator.
Warning 18: Logic block #685 (tm3_vidout_green~0) has only 1 output pin 'tm3_vidout_green~0.O[19]'. It may be a constant generator.
Warning 19: Logic block #686 (gnd) has only 1 output pin 'gnd.O[19]'. It may be a constant generator.
Warning 20: Logic block #687 (vcc) has only 1 output pin 'vcc.O[19]'. It may be a constant generator.
Completed clustering consistency check successfully.

Pb types usage...
  io               : 366
   inpad           : 169
   outpad          : 197
  clb              : 721
   fle             : 6601
    lut5inter      : 6363
     ble5          : 12081
      flut5        : 9358
       lut5        : 6509
        lut        : 6509
       ff          : 9164
      arithmetic   : 2723
       lut4        : 32
        lut        : 32
       adder       : 2723
       ff          : 2266
    ble6           : 238
     lut6          : 238
      lut          : 238
     ff            : 67

# Load packing took 2.41 seconds (max_rss 203.7 MiB, delta_rss +58.3 MiB)
# Create Device
## Build Device Grid
FPGA sized to 34 x 34: 1156 grid tiles (auto)

Resource usage...
	Netlist
		366	blocks of type: io
	Architecture
		1024	blocks of type: io
	Netlist
		721	blocks of type: clb
	Architecture
		768	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		32	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		20	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.36 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.94 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
## Build routing resource graph took 0.54 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 117488
  RR Graph Edges: 638304
# Create Device took 0.61 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.14 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 21: Found no more sample locations for SOURCE in io
Warning 22: Found no more sample locations for OPIN in io
Warning 23: Found no more sample locations for SOURCE in clb
Warning 24: Found no more sample locations for OPIN in clb
Warning 25: Found no more sample locations for SOURCE in mult_36
Warning 26: Found no more sample locations for OPIN in mult_36
Warning 27: Found no more sample locations for SOURCE in memory
Warning 28: Found no more sample locations for OPIN in memory
## Computing src/opin lookahead took 0.02 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.17 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
Serial Connection Router is being destroyed. Time spent on path search: 0.000 seconds.
# Computing placement delta delay look-up took 0.00 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Compressed grid construction
# Compressed grid construction took 0.00 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

BB estimate of min-dist (placement) wire length: 142019

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 2840.37 td_cost: 1.7303e-06
Initial placement estimated Critical Path Delay (CPD): 8.37173 ns
Initial placement estimated setup Total Negative Slack (sTNS): -18545 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.37173 ns

Initial placement estimated setup slack histogram:
[ -8.4e-09: -7.6e-09)    7 (  0.1%) |
[ -7.6e-09: -6.8e-09)    3 (  0.0%) |
[ -6.8e-09:   -6e-09)    4 (  0.0%) |
[   -6e-09: -5.2e-09)   51 (  0.4%) |
[ -5.2e-09: -4.4e-09)   68 (  0.6%) |*
[ -4.4e-09: -3.6e-09)   79 (  0.7%) |*
[ -3.6e-09: -2.9e-09)  346 (  3.0%) |***
[ -2.9e-09: -2.1e-09) 1895 ( 16.2%) |******************
[ -2.1e-09: -1.3e-09) 4791 ( 41.0%) |**********************************************
[ -1.3e-09:   -5e-10) 4435 ( 38.0%) |*******************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 5586

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 1.0e+02   0.967    2799.80 1.6397e-06   8.372  -1.85e+04   -8.372   0.991  0.0117   33.0     1.00      5586  1.000
   2    0.1 0.0e+00   0.748    2137.19 1.2947e-06   8.834  -1.88e+04   -8.834   0.256  0.1022   33.0     1.00     11172  1.000
## Placement Quench took 0.08 seconds (max_rss 203.7 MiB)
post-quench CPD = 4.80696 (ns) 

BB estimate of min-dist (placement) wire length: 84028

Completed placement consistency check successfully.

Swaps called: 11172

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 4.80696 ns, Fmax: 208.032 MHz
Placement estimated setup Worst Negative Slack (sWNS): -4.80696 ns
Placement estimated setup Total Negative Slack (sTNS): -16827.4 ns

Placement estimated setup slack histogram:
[ -4.8e-09: -4.4e-09)    3 (  0.0%) |
[ -4.4e-09: -3.9e-09)   35 (  0.3%) |
[ -3.9e-09: -3.5e-09)   45 (  0.4%) |*
[ -3.5e-09: -3.1e-09)  125 (  1.1%) |*
[ -3.1e-09: -2.7e-09)  292 (  2.5%) |***
[ -2.7e-09: -2.2e-09)  571 (  4.9%) |*******
[ -2.2e-09: -1.8e-09) 1659 ( 14.2%) |*******************
[ -1.8e-09: -1.4e-09) 3969 ( 34.0%) |**********************************************
[ -1.4e-09: -9.3e-10) 2866 ( 24.5%) |*********************************
[ -9.3e-10:   -5e-10) 2114 ( 18.1%) |*************************

Placement estimated geomean non-virtual intra-domain period: 4.80696 ns (208.032 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 4.80696 ns (208.032 MHz)

Placement cost: 0.601417, bb_cost: 1680.55, td_cost: 1.75285e-06, 

Placement resource usage:
  io  implemented as io : 366
  clb implemented as clb: 721

Placement number of temperatures: 2
Placement total # of swap attempts: 11172
	Swaps accepted:  6969 (62.4 %)
	Swaps rejected:  4098 (36.7 %)
	Swaps aborted:   105 ( 0.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                6.20             72.58           27.42          0.00         
                   Median                 6.57             75.34           19.07          5.59         
                   Centroid               6.44             80.69           19.31          0.00         
                   W. Centroid            6.66             79.70           20.30          0.00         
                   W. Median              2.35             36.64           58.78          4.58         

clb                Uniform                12.98            69.03           30.97          0.00         
                   Median                 13.74            75.50           22.08          2.41         
                   Centroid               12.59            74.47           25.53          0.00         
                   W. Centroid            13.00            76.58           23.42          0.00         
                   W. Median              4.75             36.91           60.26          2.82         
                   Crit. Uniform          7.24             1.98            98.02          0.00         
                   Feasible Region        7.48             13.40           86.60          0.00         


Placement Quench timing analysis took 0.0326995 seconds (0.02662 STA, 0.00607952 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.313808 seconds (0.291488 STA, 0.0223206 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.53 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1472 ( 14.8%) |*********************
[      0.1:      0.2)  884 (  8.9%) |*************
[      0.2:      0.3) 3250 ( 32.7%) |**********************************************
[      0.3:      0.4) 2881 ( 29.0%) |*****************************************
[      0.4:      0.5)  742 (  7.5%) |***********
[      0.5:      0.6)  334 (  3.4%) |*****
[      0.6:      0.7)  141 (  1.4%) |**
[      0.7:      0.8)  128 (  1.3%) |**
[      0.8:      0.9)   72 (  0.7%) |*
[      0.9:        1)   26 (  0.3%) |
## Initializing router criticalities took 0.41 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.2     0.0    0  350732    6043    8458    7881 ( 6.708%)   95791 (90.7%)    4.686 -1.867e+04     -4.686      0.000      0.000      N/A
Incr Slack updates 4 in 0.00635227 sec
Full Max Req/Worst Slack updates 3 in 0.00170094 sec
Incr Max Req/Worst Slack updates 1 in 0.000638939 sec
Incr Criticality updates 1 in 0.00194267 sec
Full Criticality updates 3 in 0.0098222 sec
Wire length usage ratio 0.907112 exceeds limit of 0.85, fail routing.
Routing failed.

Failed routing attempt
Total number of overused nodes: 7881
Total number of overused nodes is larger than the logging limit (20).
Displaying the first 20 entries.
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC   Block    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM    Name                                 
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- ------- -------
     0    1875          3         1     IPIN          N/A  BOTTOM       6     clb       1       4       1       4
     1    1887          5         1     IPIN          N/A  BOTTOM      18     clb       1       4       1       4
     2    1964          2         1     IPIN          N/A     TOP       8     clb       1       5       1       5
     3    2219          2         1     IPIN          N/A  BOTTOM       2     clb       1       8       1       8
     4    2223          3         1     IPIN          N/A  BOTTOM       6     clb       1       8       1       8
     5    2230          4         1     IPIN          N/A   RIGHT      13     clb       1       8       1       8
     6    2237          2         1     IPIN          N/A     TOP      20     clb       1       8       1       8
     7    2238          3         1     IPIN          N/A   RIGHT      21     clb       1       8       1       8
     8    2395          3         1     IPIN          N/A     TOP       4     clb       1      10       1      10
     9    2400          2         1     IPIN          N/A   RIGHT       9     clb       1      10       1      10
    10    2413          4         1     IPIN          N/A  BOTTOM      22     clb       1      10       1      10
    11    2481          2         1     IPIN          N/A    LEFT       3     clb       1      11       1      11
    12    2484          3         1     IPIN          N/A  BOTTOM       6     clb       1      11       1      11
    13    2485          2         1     IPIN          N/A    LEFT       7     clb       1      11       1      11
    14    2489          2         1     IPIN          N/A    LEFT      11     clb       1      11       1      11
    15    2499          2         1     IPIN          N/A   RIGHT      21     clb       1      11       1      11
    16    2501          2         1     IPIN          N/A    LEFT      23     clb       1      11       1      11
    17    2584          3         1     IPIN          N/A    LEFT      19     clb       1      12       1      12
    18    2762          2         1     IPIN          N/A    LEFT      23     clb       1      14       1      14
    19    3022          2         1     IPIN          N/A  BOTTOM      22     clb       1      17       1      17

Final Net Connection Criticality Histogram:
[        0:      0.1) 1474 ( 14.8%) |************************
[      0.1:      0.2) 1272 ( 12.8%) |*********************
[      0.2:      0.3) 2466 ( 24.8%) |*****************************************
[      0.3:      0.4) 2796 ( 28.2%) |**********************************************
[      0.4:      0.5) 1053 ( 10.6%) |*****************
[      0.5:      0.6)  421 (  4.2%) |*******
[      0.6:      0.7)  192 (  1.9%) |***
[      0.7:      0.8)  123 (  1.2%) |**
[      0.8:      0.9)   93 (  0.9%) |**
[      0.9:        1)   40 (  0.4%) |*
Router Stats: total_nets_routed: 6043 total_connections_routed: 8458 total_heap_pushes: 350732 total_heap_pops: 68928 
Serial Connection Router is being destroyed. Time spent on path search: 0.039 seconds.
# Routing took 0.70 seconds (max_rss 203.7 MiB, delta_rss +0.0 MiB)
Circuit is unroutable with a channel width factor of 50.
