{
  "instructions": [
    {
      "mnemonic": "darn",
      "architecture": "PowerISA",
      "full_name": "Deliver A Random Number",
      "summary": "Returns a random number from the hardware RNG. (L=3: Raw, L=1: Conditioned, L=0: 32-bit).",
      "syntax": "darn RT, L",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RT | / | L | 755 | /", "hex_opcode": "0x7C0005E6" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "L", "desc": "Mode" }],
      "extension": "Base"
    },
    {
      "mnemonic": "mffs",
      "architecture": "PowerISA",
      "full_name": "Move From FPSCR",
      "summary": "Copies the Floating-Point Status and Control Register to a float register.",
      "syntax": "mffs FRT",
      "encoding": { "format": "X-form", "binary_pattern": "63 | FRT | 0 | 0 | 583 | /", "hex_opcode": "0xFC00048E" },
      "operands": [{ "name": "FRT", "desc": "Target" }],
      "extension": "Float"
    },
    {
      "mnemonic": "mtfsf",
      "architecture": "PowerISA",
      "full_name": "Move To FPSCR Fields",
      "summary": "Writes fields of the FPSCR from a float register.",
      "syntax": "mtfsf FLM, FRB, W, L",
      "encoding": { "format": "XFL-form", "binary_pattern": "63 | L | FLM | W | FRB | 711 | /", "hex_opcode": "0xFC00058E" },
      "operands": [{ "name": "FLM", "desc": "Field Mask" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Float"
    },
    {
      "mnemonic": "mtfsfi",
      "architecture": "PowerISA",
      "full_name": "Move To FPSCR Field Immediate",
      "summary": "Writes a 4-bit immediate to a specific FPSCR field.",
      "syntax": "mtfsfi BF, U",
      "encoding": { "format": "X-form", "binary_pattern": "63 | BF | / | U | 134 | /", "hex_opcode": "0xFC00010E" },
      "operands": [{ "name": "BF", "desc": "Field Index" }, { "name": "U", "desc": "Immediate" }],
      "extension": "Float"
    },
    {
      "mnemonic": "mtfsb0",
      "architecture": "PowerISA",
      "full_name": "Move To FPSCR Bit 0",
      "summary": "Clears a specific bit in the FPSCR.",
      "syntax": "mtfsb0 BT",
      "encoding": { "format": "X-form", "binary_pattern": "63 | BT | / | / | 70 | /", "hex_opcode": "0xFC00008C" },
      "operands": [{ "name": "BT", "desc": "Bit Index" }],
      "extension": "Float"
    },
    {
      "mnemonic": "mtfsb1",
      "architecture": "PowerISA",
      "full_name": "Move To FPSCR Bit 1",
      "summary": "Sets a specific bit in the FPSCR.",
      "syntax": "mtfsb1 BT",
      "encoding": { "format": "X-form", "binary_pattern": "63 | BT | / | / | 38 | /", "hex_opcode": "0xFC00004C" },
      "operands": [{ "name": "BT", "desc": "Bit Index" }],
      "extension": "Float"
    },
    {
      "mnemonic": "hrfid",
      "architecture": "PowerISA",
      "full_name": "Hypervisor Return From Interrupt Doubleword",
      "summary": "Returns from a hypervisor interrupt.",
      "syntax": "hrfid",
      "encoding": { "format": "XL-form", "binary_pattern": "19 | / | / | / | 274 | /", "hex_opcode": "0x4C000224" },
      "operands": [],
      "extension": "Privileged"
    },
    {
      "mnemonic": "copy",
      "architecture": "PowerISA",
      "full_name": "Copy",
      "summary": "Initiates a hardware copy (accelerator) operation.",
      "syntax": "copy RA, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | / | RA | RB | 706 | /", "hex_opcode": "0x7C000584" },
      "operands": [{ "name": "RA", "desc": "Dest/Control" }, { "name": "RB", "desc": "Source" }],
      "extension": "Privileged"
    },
    {
      "mnemonic": "paste",
      "architecture": "PowerISA",
      "full_name": "Paste",
      "summary": "Completes a hardware copy (paste) operation.",
      "syntax": "paste RA, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | / | RA | RB | 770 | /", "hex_opcode": "0x7C000604" },
      "operands": [{ "name": "RA", "desc": "Dest" }, { "name": "RB", "desc": "Control" }],
      "extension": "Privileged"
    },
    {
      "mnemonic": "vclzb",
      "architecture": "PowerISA",
      "full_name": "Vector Count Leading Zeros Byte",
      "summary": "Counts leading zeros in each byte.",
      "syntax": "vclzb vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1794", "hex_opcode": "0x10000702" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vclzh",
      "architecture": "PowerISA",
      "full_name": "Vector Count Leading Zeros Halfword",
      "summary": "Counts leading zeros in each halfword.",
      "syntax": "vclzh vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1858", "hex_opcode": "0x10000742" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vclzw",
      "architecture": "PowerISA",
      "full_name": "Vector Count Leading Zeros Word",
      "summary": "Counts leading zeros in each word.",
      "syntax": "vclzw vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1922", "hex_opcode": "0x10000782" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vclzd",
      "architecture": "PowerISA",
      "full_name": "Vector Count Leading Zeros Doubleword",
      "summary": "Counts leading zeros in each doubleword.",
      "syntax": "vclzd vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1986", "hex_opcode": "0x100007C2" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vctzb",
      "architecture": "PowerISA",
      "full_name": "Vector Count Trailing Zeros Byte",
      "summary": "Counts trailing zeros in each byte.",
      "syntax": "vctzb vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1794", "hex_opcode": "0x10000702" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vctzh",
      "architecture": "PowerISA",
      "full_name": "Vector Count Trailing Zeros Halfword",
      "summary": "Counts trailing zeros in each halfword.",
      "syntax": "vctzh vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1858", "hex_opcode": "0x10000742" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vctzw",
      "architecture": "PowerISA",
      "full_name": "Vector Count Trailing Zeros Word",
      "summary": "Counts trailing zeros in each word.",
      "syntax": "vctzw vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1922", "hex_opcode": "0x10000782" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vctzd",
      "architecture": "PowerISA",
      "full_name": "Vector Count Trailing Zeros Doubleword",
      "summary": "Counts trailing zeros in each doubleword.",
      "syntax": "vctzd vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1986", "hex_opcode": "0x100007C2" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vpopcntb",
      "architecture": "PowerISA",
      "full_name": "Vector Population Count Byte",
      "summary": "Counts set bits in each byte.",
      "syntax": "vpopcntb vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1795", "hex_opcode": "0x10000703" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vpopcnth",
      "architecture": "PowerISA",
      "full_name": "Vector Population Count Halfword",
      "summary": "Counts set bits in each halfword.",
      "syntax": "vpopcnth vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1859", "hex_opcode": "0x10000743" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vpopcntw",
      "architecture": "PowerISA",
      "full_name": "Vector Population Count Word",
      "summary": "Counts set bits in each word.",
      "syntax": "vpopcntw vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1923", "hex_opcode": "0x10000783" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vpopcntd",
      "architecture": "PowerISA",
      "full_name": "Vector Population Count Doubleword",
      "summary": "Counts set bits in each doubleword.",
      "syntax": "vpopcntd vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1987", "hex_opcode": "0x100007C3" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vextractub",
      "architecture": "PowerISA",
      "full_name": "Vector Extract Unsigned Byte",
      "summary": "Extracts a specific byte from a vector into a GPR.",
      "syntax": "vextractub RA, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | RA | UIM | vB | 525", "hex_opcode": "0x1000020D" },
      "operands": [{ "name": "RA", "desc": "Target GPR" }, { "name": "vB", "desc": "Source Vector" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vextractuh",
      "architecture": "PowerISA",
      "full_name": "Vector Extract Unsigned Halfword",
      "summary": "Extracts a halfword from a vector into a GPR.",
      "syntax": "vextractuh RA, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | RA | UIM | vB | 589", "hex_opcode": "0x1000024D" },
      "operands": [{ "name": "RA", "desc": "Target GPR" }, { "name": "vB", "desc": "Source Vector" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vextractuw",
      "architecture": "PowerISA",
      "full_name": "Vector Extract Unsigned Word",
      "summary": "Extracts a word from a vector into a GPR.",
      "syntax": "vextractuw RA, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | RA | UIM | vB | 653", "hex_opcode": "0x1000028D" },
      "operands": [{ "name": "RA", "desc": "Target GPR" }, { "name": "vB", "desc": "Source Vector" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vextractd",
      "architecture": "PowerISA",
      "full_name": "Vector Extract Doubleword",
      "summary": "Extracts a doubleword from a vector into a GPR.",
      "syntax": "vextractd RA, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | RA | UIM | vB | 717", "hex_opcode": "0x100002CD" },
      "operands": [{ "name": "RA", "desc": "Target GPR" }, { "name": "vB", "desc": "Source Vector" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vinsertb",
      "architecture": "PowerISA",
      "full_name": "Vector Insert Byte",
      "summary": "Inserts a byte from a GPR into a vector.",
      "syntax": "vinsertb vD, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | UIM | vB | 781", "hex_opcode": "0x1000030D" },
      "operands": [{ "name": "vD", "desc": "Target Vector" }, { "name": "vB", "desc": "Source GPR" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vinserth",
      "architecture": "PowerISA",
      "full_name": "Vector Insert Halfword",
      "summary": "Inserts a halfword from a GPR into a vector.",
      "syntax": "vinserth vD, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | UIM | vB | 845", "hex_opcode": "0x1000034D" },
      "operands": [{ "name": "vD", "desc": "Target Vector" }, { "name": "vB", "desc": "Source GPR" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vinsertw",
      "architecture": "PowerISA",
      "full_name": "Vector Insert Word",
      "summary": "Inserts a word from a GPR into a vector.",
      "syntax": "vinsertw vD, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | UIM | vB | 909", "hex_opcode": "0x1000038D" },
      "operands": [{ "name": "vD", "desc": "Target Vector" }, { "name": "vB", "desc": "Source GPR" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vinsertd",
      "architecture": "PowerISA",
      "full_name": "Vector Insert Doubleword",
      "summary": "Inserts a doubleword from a GPR into a vector.",
      "syntax": "vinsertd vD, vB, UIM",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | UIM | vB | 973", "hex_opcode": "0x100003CD" },
      "operands": [{ "name": "vD", "desc": "Target Vector" }, { "name": "vB", "desc": "Source GPR" }, { "name": "UIM", "desc": "Index" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vaddcuw",
      "architecture": "PowerISA",
      "full_name": "Vector Add Carryout Unsigned Word",
      "summary": "Calculates carry-out for word addition.",
      "syntax": "vaddcuw vD, vA, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | vA | vB | 384", "hex_opcode": "0x10000180" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vA", "desc": "Src A" }, { "name": "vB", "desc": "Src B" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vaddcuq",
      "architecture": "PowerISA",
      "full_name": "Vector Add Carryout Unsigned Quadword",
      "summary": "Calculates carry-out for quadword addition.",
      "syntax": "vaddcuq vD, vA, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | vA | vB | 1280", "hex_opcode": "0x10000500" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vA", "desc": "Src A" }, { "name": "vB", "desc": "Src B" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vsubcuw",
      "architecture": "PowerISA",
      "full_name": "Vector Subtract Carryout Unsigned Word",
      "summary": "Calculates carry-out for word subtraction.",
      "syntax": "vsubcuw vD, vA, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | vA | vB | 1408", "hex_opcode": "0x10000580" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vA", "desc": "Src A" }, { "name": "vB", "desc": "Src B" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vsubcuq",
      "architecture": "PowerISA",
      "full_name": "Vector Subtract Carryout Unsigned Quadword",
      "summary": "Calculates carry-out for quadword subtraction.",
      "syntax": "vsubcuq vD, vA, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | vA | vB | 1280", "hex_opcode": "0x10000500" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vA", "desc": "Src A" }, { "name": "vB", "desc": "Src B" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vprtybw",
      "architecture": "PowerISA",
      "full_name": "Vector Parity Byte Word",
      "summary": "Computes parity of bytes within words.",
      "syntax": "vprtybw vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1540", "hex_opcode": "0x10000604" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vprtybd",
      "architecture": "PowerISA",
      "full_name": "Vector Parity Byte Doubleword",
      "summary": "Computes parity of bytes within doublewords.",
      "syntax": "vprtybd vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1604", "hex_opcode": "0x10000644" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vprtybq",
      "architecture": "PowerISA",
      "full_name": "Vector Parity Byte Quadword",
      "summary": "Computes parity of bytes within quadword.",
      "syntax": "vprtybq vD, vB",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | 0 | vB | 1668", "hex_opcode": "0x10000684" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vB", "desc": "Source" }],
      "extension": "VMX"
    },
    {
      "mnemonic": "vbcdadd",
      "architecture": "PowerISA",
      "full_name": "Vector BCD Add",
      "summary": "Adds two BCD (Binary Coded Decimal) vectors.",
      "syntax": "vbcdadd vD, vA, vB, PS",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | vA | vB | 1", "hex_opcode": "0x10000001" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vA", "desc": "Src A" }, { "name": "vB", "desc": "Src B" }, { "name": "PS", "desc": "Sign" }],
      "extension": "Vector Crypto"
    },
    {
      "mnemonic": "vbcdsub",
      "architecture": "PowerISA",
      "full_name": "Vector BCD Subtract",
      "summary": "Subtracts two BCD vectors.",
      "syntax": "vbcdsub vD, vA, vB, PS",
      "encoding": { "format": "VX-form", "binary_pattern": "4 | vD | vA | vB | 65", "hex_opcode": "0x10000041" },
      "operands": [{ "name": "vD", "desc": "Target" }, { "name": "vA", "desc": "Src A" }, { "name": "vB", "desc": "Src B" }, { "name": "PS", "desc": "Sign" }],
      "extension": "Vector Crypto"
    },
    {
      "mnemonic": "dtstsfi",
      "architecture": "PowerISA",
      "full_name": "Decimal Test Significance Immediate",
      "summary": "Tests DFP significance (number of digits).",
      "syntax": "dtstsfi BF, U, FRB",
      "encoding": { "format": "X-form", "binary_pattern": "59 | BF | / | U | FRB | 675", "hex_opcode": "0xEC000543" },
      "operands": [{ "name": "BF", "desc": "CR Field" }, { "name": "U", "desc": "Imm" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Decimal Float"
    },
    {
      "mnemonic": "dtstsfiq",
      "architecture": "PowerISA",
      "full_name": "Decimal Test Significance Immediate Quad",
      "summary": "Tests DFP Quad significance.",
      "syntax": "dtstsfiq BF, U, FRB",
      "encoding": { "format": "X-form", "binary_pattern": "63 | BF | / | U | FRB | 675", "hex_opcode": "0xFC000543" },
      "operands": [{ "name": "BF", "desc": "CR Field" }, { "name": "U", "desc": "Imm" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Decimal Float"
    },
    {
      "mnemonic": "cmpeqb",
      "architecture": "PowerISA",
      "full_name": "Compare Equal Byte",
      "summary": "Compares bytes in two GPRs for equality (Scalar).",
      "syntax": "cmpeqb RA, RS, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RS | RA | RB | 224 | /", "hex_opcode": "0x7C0000E0" },
      "operands": [{ "name": "RA", "desc": "Target GPR" }, { "name": "RS", "desc": "Src A" }, { "name": "RB", "desc": "Src B" }],
      "extension": "Base"
    },
    {
      "mnemonic": "cmpb",
      "architecture": "PowerISA",
      "full_name": "Compare Bytes",
      "summary": "Compares bytes in two GPRs, result is byte mask.",
      "syntax": "cmpb RA, RS, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RS | RA | RB | 508 | /", "hex_opcode": "0x7C0003F8" },
      "operands": [{ "name": "RA", "desc": "Target GPR" }, { "name": "RS", "desc": "Src A" }, { "name": "RB", "desc": "Src B" }],
      "extension": "Base"
    },
    {
      "mnemonic": "prtyw",
      "architecture": "PowerISA",
      "full_name": "Parity Word",
      "summary": "Calculates parity of a word (Scalar).",
      "syntax": "prtyw RA, RS",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RS | RA | / | 154 | /", "hex_opcode": "0x7C000128" },
      "operands": [{ "name": "RA", "desc": "Target" }, { "name": "RS", "desc": "Source" }],
      "extension": "Base"
    },
    {
      "mnemonic": "prtyd",
      "architecture": "PowerISA",
      "full_name": "Parity Doubleword",
      "summary": "Calculates parity of a doubleword (Scalar).",
      "syntax": "prtyd RA, RS",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RS | RA | / | 186 | /", "hex_opcode": "0x7C000174" },
      "operands": [{ "name": "RA", "desc": "Target" }, { "name": "RS", "desc": "Source" }],
      "extension": "Base"
    },
    {
      "mnemonic": "modsw",
      "architecture": "PowerISA",
      "full_name": "Modulo Signed Word",
      "summary": "Calculates remainder of signed word division.",
      "syntax": "modsw RT, RA, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RT | RA | RB | 779 | /", "hex_opcode": "0x7C000616" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    },
    {
      "mnemonic": "moduw",
      "architecture": "PowerISA",
      "full_name": "Modulo Unsigned Word",
      "summary": "Calculates remainder of unsigned word division.",
      "syntax": "moduw RT, RA, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RT | RA | RB | 267 | /", "hex_opcode": "0x7C000216" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    },
    {
      "mnemonic": "modsd",
      "architecture": "PowerISA",
      "full_name": "Modulo Signed Doubleword",
      "summary": "Calculates remainder of signed doubleword division.",
      "syntax": "modsd RT, RA, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RT | RA | RB | 777 | /", "hex_opcode": "0x7C000612" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    },
    {
      "mnemonic": "modud",
      "architecture": "PowerISA",
      "full_name": "Modulo Unsigned Doubleword",
      "summary": "Calculates remainder of unsigned doubleword division.",
      "syntax": "modud RT, RA, RB",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RT | RA | RB | 265 | /", "hex_opcode": "0x7C000212" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    },
    {
      "mnemonic": "ftdiv",
      "architecture": "PowerISA",
      "full_name": "Float Test for Divide",
      "summary": "Tests for conditions that would cause a divide exception.",
      "syntax": "ftdiv BF, FRA, FRB",
      "encoding": { "format": "X-form", "binary_pattern": "63 | BF | / | FRA | FRB | 128 | /", "hex_opcode": "0xFC000100" },
      "operands": [{ "name": "BF", "desc": "CR Field" }, { "name": "FRA", "desc": "A" }, { "name": "FRB", "desc": "B" }],
      "extension": "Float"
    },
    {
      "mnemonic": "ftsqrt",
      "architecture": "PowerISA",
      "full_name": "Float Test for Square Root",
      "summary": "Tests for conditions that would cause a sqrt exception.",
      "syntax": "ftsqrt BF, FRB",
      "encoding": { "format": "X-form", "binary_pattern": "63 | BF | / | 0 | FRB | 160 | /", "hex_opcode": "0xFC000140" },
      "operands": [{ "name": "BF", "desc": "CR Field" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Float"
    },
    {
      "mnemonic": "fre",
      "architecture": "PowerISA",
      "full_name": "Floating Reciprocal Estimate",
      "summary": "Estimates 1/x (Double Precision).",
      "syntax": "fre FRT, FRB",
      "encoding": { "format": "A-form", "binary_pattern": "63 | FRT | 0 | 0 | FRB | 24 | /", "hex_opcode": "0xFC000030" },
      "operands": [{ "name": "FRT", "desc": "Target" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Float"
    },
    {
      "mnemonic": "fres",
      "architecture": "PowerISA",
      "full_name": "Floating Reciprocal Estimate Single",
      "summary": "Estimates 1/x (Single Precision).",
      "syntax": "fres FRT, FRB",
      "encoding": { "format": "A-form", "binary_pattern": "59 | FRT | 0 | 0 | FRB | 24 | /", "hex_opcode": "0xEC000030" },
      "operands": [{ "name": "FRT", "desc": "Target" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Float"
    },
    {
      "mnemonic": "frsqrte",
      "architecture": "PowerISA",
      "full_name": "Floating Reciprocal Square Root Estimate",
      "summary": "Estimates 1/sqrt(x) (Double Precision).",
      "syntax": "frsqrte FRT, FRB",
      "encoding": { "format": "A-form", "binary_pattern": "63 | FRT | 0 | 0 | FRB | 26 | /", "hex_opcode": "0xFC000034" },
      "operands": [{ "name": "FRT", "desc": "Target" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Float"
    },
    {
      "mnemonic": "frsqrtes",
      "architecture": "PowerISA",
      "full_name": "Floating Reciprocal Square Root Estimate Single",
      "summary": "Estimates 1/sqrt(x) (Single Precision).",
      "syntax": "frsqrtes FRT, FRB",
      "encoding": { "format": "A-form", "binary_pattern": "59 | FRT | 0 | 0 | FRB | 26 | /", "hex_opcode": "0xEC000034" },
      "operands": [{ "name": "FRT", "desc": "Target" }, { "name": "FRB", "desc": "Source" }],
      "extension": "Float"
    },
    {
      "mnemonic": "rfebb",
      "architecture": "PowerISA",
      "full_name": "Return From Event-Based Branch",
      "summary": "Returns from an event handler (EBB).",
      "syntax": "rfebb S",
      "encoding": { "format": "XL-form", "binary_pattern": "19 | / | / | S | 146 | /", "hex_opcode": "0x4C000124" },
      "operands": [{ "name": "S", "desc": "State" }],
      "extension": "Base"
    },
    {
      "mnemonic": "setb",
      "architecture": "PowerISA",
      "full_name": "Set Boolean",
      "summary": "Sets RT to -1, 0, or 1 based on CR field.",
      "syntax": "setb RT, BFA",
      "encoding": { "format": "X-form", "binary_pattern": "31 | RT | BFA | / | 128 | /", "hex_opcode": "0x7C000100" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "BFA", "desc": "CR Field" }],
      "extension": "Base"
    },
    {
      "mnemonic": "divde",
      "architecture": "PowerISA",
      "full_name": "Divide Doubleword Extended",
      "summary": "64-bit extended division.",
      "syntax": "divde RT, RA, RB",
      "encoding": { "format": "XO-form", "binary_pattern": "31 | RT | RA | RB | OE | 425 | Rc", "hex_opcode": "0x7C000352" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    },
    {
      "mnemonic": "divdeu",
      "architecture": "PowerISA",
      "full_name": "Divide Doubleword Extended Unsigned",
      "summary": "64-bit extended unsigned division.",
      "syntax": "divdeu RT, RA, RB",
      "encoding": { "format": "XO-form", "binary_pattern": "31 | RT | RA | RB | OE | 393 | Rc", "hex_opcode": "0x7C000312" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    },
    {
      "mnemonic": "divwe",
      "architecture": "PowerISA",
      "full_name": "Divide Word Extended",
      "summary": "32-bit extended division.",
      "syntax": "divwe RT, RA, RB",
      "encoding": { "format": "XO-form", "binary_pattern": "31 | RT | RA | RB | OE | 427 | Rc", "hex_opcode": "0x7C000356" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    },
    {
      "mnemonic": "divweu",
      "architecture": "PowerISA",
      "full_name": "Divide Word Extended Unsigned",
      "summary": "32-bit extended unsigned division.",
      "syntax": "divweu RT, RA, RB",
      "encoding": { "format": "XO-form", "binary_pattern": "31 | RT | RA | RB | OE | 395 | Rc", "hex_opcode": "0x7C000316" },
      "operands": [{ "name": "RT", "desc": "Target" }, { "name": "RA", "desc": "Dividend" }, { "name": "RB", "desc": "Divisor" }],
      "extension": "Base"
    }
  ]
}
