# Bfloat16-adder
An implementation of a Bfloat16 adder in SystemVerilog
#
It includes:  
The Design File     -> bfloat16_adder.sv  
The testbench  -> test_bfloat16_adder.sv
