// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_perform_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_V_address0,
        input_0_V_ce0,
        input_0_V_q0,
        input_0_V_address1,
        input_0_V_ce1,
        input_0_V_q1,
        input_1_V_address0,
        input_1_V_ce0,
        input_1_V_q0,
        input_1_V_address1,
        input_1_V_ce1,
        input_1_V_q1,
        input_2_V_address0,
        input_2_V_ce0,
        input_2_V_q0,
        input_2_V_address1,
        input_2_V_ce1,
        input_2_V_q1,
        output_0_V_address0,
        output_0_V_ce0,
        output_0_V_we0,
        output_0_V_d0,
        output_0_V_q0,
        output_1_V_address0,
        output_1_V_ce0,
        output_1_V_we0,
        output_1_V_d0,
        output_1_V_q0,
        output_2_V_address0,
        output_2_V_ce0,
        output_2_V_we0,
        output_2_V_d0,
        output_2_V_q0,
        output_3_V_address0,
        output_3_V_ce0,
        output_3_V_we0,
        output_3_V_d0,
        output_3_V_q0,
        output_4_V_address0,
        output_4_V_ce0,
        output_4_V_we0,
        output_4_V_d0,
        output_4_V_q0
);

parameter    ap_ST_st1_fsm_0 = 25'b1;
parameter    ap_ST_st2_fsm_1 = 25'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 25'b100;
parameter    ap_ST_pp0_stg1_fsm_3 = 25'b1000;
parameter    ap_ST_pp0_stg2_fsm_4 = 25'b10000;
parameter    ap_ST_pp0_stg3_fsm_5 = 25'b100000;
parameter    ap_ST_pp0_stg4_fsm_6 = 25'b1000000;
parameter    ap_ST_st22_fsm_7 = 25'b10000000;
parameter    ap_ST_st23_fsm_8 = 25'b100000000;
parameter    ap_ST_st24_fsm_9 = 25'b1000000000;
parameter    ap_ST_st25_fsm_10 = 25'b10000000000;
parameter    ap_ST_st26_fsm_11 = 25'b100000000000;
parameter    ap_ST_st27_fsm_12 = 25'b1000000000000;
parameter    ap_ST_st28_fsm_13 = 25'b10000000000000;
parameter    ap_ST_st29_fsm_14 = 25'b100000000000000;
parameter    ap_ST_st30_fsm_15 = 25'b1000000000000000;
parameter    ap_ST_st31_fsm_16 = 25'b10000000000000000;
parameter    ap_ST_st32_fsm_17 = 25'b100000000000000000;
parameter    ap_ST_st33_fsm_18 = 25'b1000000000000000000;
parameter    ap_ST_st34_fsm_19 = 25'b10000000000000000000;
parameter    ap_ST_st35_fsm_20 = 25'b100000000000000000000;
parameter    ap_ST_st36_fsm_21 = 25'b1000000000000000000000;
parameter    ap_ST_st37_fsm_22 = 25'b10000000000000000000000;
parameter    ap_ST_st38_fsm_23 = 25'b100000000000000000000000;
parameter    ap_ST_st39_fsm_24 = 25'b1000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv10_320 = 10'b1100100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv21_667 = 21'b11001100111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv9_A0 = 9'b10100000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv6_7 = 6'b111;
parameter    ap_const_lv6_3 = 6'b11;
parameter    ap_const_lv6_5 = 6'b101;
parameter    ap_const_lv6_E = 6'b1110;
parameter    ap_const_lv14_56 = 14'b1010110;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv20_2AB = 20'b1010101011;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv9_8 = 9'b1000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv14_67 = 14'b1100111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv10_19 = 10'b11001;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv22_667 = 22'b11001100111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_0_V_address0;
output   input_0_V_ce0;
input  [13:0] input_0_V_q0;
output  [8:0] input_0_V_address1;
output   input_0_V_ce1;
input  [13:0] input_0_V_q1;
output  [8:0] input_1_V_address0;
output   input_1_V_ce0;
input  [13:0] input_1_V_q0;
output  [8:0] input_1_V_address1;
output   input_1_V_ce1;
input  [13:0] input_1_V_q1;
output  [8:0] input_2_V_address0;
output   input_2_V_ce0;
input  [13:0] input_2_V_q0;
output  [8:0] input_2_V_address1;
output   input_2_V_ce1;
input  [13:0] input_2_V_q1;
output  [7:0] output_0_V_address0;
output   output_0_V_ce0;
output   output_0_V_we0;
output  [13:0] output_0_V_d0;
input  [13:0] output_0_V_q0;
output  [7:0] output_1_V_address0;
output   output_1_V_ce0;
output   output_1_V_we0;
output  [13:0] output_1_V_d0;
input  [13:0] output_1_V_q0;
output  [7:0] output_2_V_address0;
output   output_2_V_ce0;
output   output_2_V_we0;
output  [13:0] output_2_V_d0;
input  [13:0] output_2_V_q0;
output  [7:0] output_3_V_address0;
output   output_3_V_ce0;
output   output_3_V_we0;
output  [13:0] output_3_V_d0;
input  [13:0] output_3_V_q0;
output  [7:0] output_4_V_address0;
output   output_4_V_ce0;
output   output_4_V_we0;
output  [13:0] output_4_V_d0;
input  [13:0] output_4_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] input_0_V_address0;
reg input_0_V_ce0;
reg[8:0] input_0_V_address1;
reg input_0_V_ce1;
reg[8:0] input_1_V_address0;
reg input_1_V_ce0;
reg[8:0] input_1_V_address1;
reg input_1_V_ce1;
reg[8:0] input_2_V_address0;
reg input_2_V_ce0;
reg[8:0] input_2_V_address1;
reg input_2_V_ce1;
reg[7:0] output_0_V_address0;
reg output_0_V_ce0;
reg output_0_V_we0;
reg[13:0] output_0_V_d0;
reg[7:0] output_1_V_address0;
reg output_1_V_ce0;
reg output_1_V_we0;
reg[13:0] output_1_V_d0;
reg[7:0] output_2_V_address0;
reg output_2_V_ce0;
reg output_2_V_we0;
reg[13:0] output_2_V_d0;
reg[7:0] output_3_V_address0;
reg output_3_V_ce0;
reg output_3_V_we0;
reg[13:0] output_3_V_d0;
reg[7:0] output_4_V_address0;
reg output_4_V_ce0;
reg output_4_V_we0;
reg[13:0] output_4_V_d0;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_42;
reg   [14:0] w_conv1_address0;
reg    w_conv1_ce0;
wire   [11:0] w_conv1_q0;
reg   [14:0] w_conv1_address1;
reg    w_conv1_ce1;
wire   [11:0] w_conv1_q1;
wire   [5:0] b_conv1_address0;
reg    b_conv1_ce0;
wire   [9:0] b_conv1_q0;
reg   [9:0] indvar_flatten3_reg_690;
reg   [8:0] indvar_flatten4_reg_701;
reg   [2:0] y_reg_712;
reg   [6:0] indvar_flatten_reg_724;
reg   [5:0] n_reg_735;
reg   [0:0] m_reg_746;
reg   [2:0] x_reg_758;
reg   [13:0] reg_815;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_6;
reg    ap_sig_152;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg   [0:0] exitcond_flatten4_reg_2661;
reg   [0:0] ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_3;
reg    ap_sig_171;
reg    ap_reg_ppiten_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_4;
reg    ap_sig_184;
reg   [13:0] reg_820;
reg   [13:0] reg_825;
reg   [13:0] reg_830;
reg   [13:0] reg_835;
reg   [13:0] reg_840;
wire   [0:0] exitcond1_fu_845_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_201;
wire   [9:0] i_1_fu_851_p2;
wire   [20:0] next_mul_fu_861_p2;
wire   [9:0] idx_urem_fu_898_p3;
wire   [4:0] p_shl1_fu_906_p3;
reg   [4:0] p_shl1_reg_2651;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_218;
wire   [9:0] grp_fu_2537_p3;
reg   [9:0] tmp28_reg_2656;
wire   [0:0] exitcond_flatten4_fu_922_p2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter3;
wire   [9:0] indvar_flatten_next4_fu_928_p2;
reg   [9:0] indvar_flatten_next4_reg_2665;
wire   [0:0] exitcond_flatten_fu_934_p2;
reg   [0:0] exitcond_flatten_reg_2670;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter2;
wire   [2:0] y_mid_fu_940_p3;
reg   [2:0] y_mid_reg_2682;
wire   [0:0] exitcond_flatten_mid_fu_966_p2;
reg   [0:0] exitcond_flatten_mid_reg_2687;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter2;
wire   [2:0] y_1_fu_972_p2;
reg   [2:0] y_1_reg_2697;
wire   [5:0] n_mid_fu_984_p3;
reg   [5:0] n_mid_reg_2704;
wire   [0:0] m_mid1_fu_1004_p2;
reg   [0:0] m_mid1_reg_2710;
reg   [0:0] ap_reg_ppstg_m_mid1_reg_2710_pp0_iter1;
reg   [0:0] ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2;
wire   [6:0] indvar_flatten_next_fu_1016_p3;
reg   [6:0] indvar_flatten_next_reg_2718;
wire   [8:0] indvar_flatten_next3_fu_1030_p3;
reg   [8:0] indvar_flatten_next3_reg_2723;
wire   [2:0] x_3_fu_1042_p2;
reg   [2:0] x_3_reg_2728;
wire   [2:0] tmp_24_2_fu_1048_p2;
reg   [2:0] tmp_24_2_reg_2735;
wire   [3:0] tmp27_fu_1058_p2;
reg   [3:0] tmp27_reg_2740;
(* use_dsp48 = "no" *) wire   [9:0] o_index_fu_1068_p2;
reg   [9:0] o_index_reg_2745;
reg   [9:0] ap_reg_ppstg_o_index_reg_2745_pp0_iter1;
wire   [2:0] x_cast3_mid2_fu_1079_p3;
reg   [2:0] x_cast3_mid2_reg_2751;
wire   [2:0] tmp_24_1_cast_mid2_fu_1090_p3;
reg   [2:0] tmp_24_1_cast_mid2_reg_2758;
wire   [4:0] p_shl1_mid1_fu_1107_p3;
reg   [4:0] p_shl1_mid1_reg_2763;
wire   [2:0] y_mid2_fu_1125_p3;
reg   [2:0] y_mid2_reg_2768;
wire   [9:0] grp_fu_2614_p3;
reg   [9:0] tmp28_mid1_reg_2773;
wire   [5:0] n_mid2_fu_1139_p3;
reg   [5:0] n_mid2_reg_2778;
wire   [8:0] tmp_13_fu_1165_p2;
reg   [8:0] tmp_13_reg_2783;
reg   [8:0] ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1;
wire  signed [8:0] tmp1_cast54_cast_fu_1193_p1;
reg  signed [8:0] tmp1_cast54_cast_reg_2796;
wire   [8:0] i_index_fu_1197_p2;
reg   [8:0] i_index_reg_2801;
reg   [8:0] ap_reg_ppstg_i_index_reg_2801_pp0_iter1;
wire   [5:0] tmp_56_fu_1209_p1;
reg   [5:0] tmp_56_reg_2807;
wire   [8:0] i_index_1_fu_1213_p2;
reg   [8:0] i_index_1_reg_2813;
reg   [8:0] ap_reg_ppstg_i_index_1_reg_2813_pp0_iter1;
wire   [5:0] x_cast3_mid2_cast_fu_1225_p1;
reg   [5:0] x_cast3_mid2_cast_reg_2819;
wire   [2:0] tmp_24_2_cast_mid2_v_fu_1237_p3;
reg   [2:0] tmp_24_2_cast_mid2_v_reg_2824;
wire   [0:0] tmp_fu_1256_p2;
reg   [0:0] tmp_reg_2829;
reg   [0:0] ap_reg_ppstg_tmp_reg_2829_pp0_iter1;
wire   [2:0] tmp_27_fu_1267_p3;
reg   [2:0] tmp_27_reg_2834;
reg   [2:0] ap_reg_ppstg_tmp_27_reg_2834_pp0_iter1;
reg   [2:0] ap_reg_ppstg_tmp_27_reg_2834_pp0_iter2;
wire   [5:0] o_index_mid_fu_1301_p2;
reg   [5:0] o_index_mid_reg_2840;
reg   [5:0] ap_reg_ppstg_o_index_mid_reg_2840_pp0_iter1;
(* use_dsp48 = "no" *) wire   [9:0] o_index_mid1_fu_1307_p2;
reg   [9:0] o_index_mid1_reg_2846;
reg   [9:0] ap_reg_ppstg_o_index_mid1_reg_2846_pp0_iter1;
wire   [5:0] tmp1_0_1_cast_fu_1318_p2;
reg   [5:0] tmp1_0_1_cast_reg_2852;
wire   [5:0] i_index_0_1_fu_1323_p2;
reg   [5:0] i_index_0_1_reg_2858;
wire   [8:0] i_index_2_fu_1335_p2;
reg   [8:0] i_index_2_reg_2864;
reg   [8:0] ap_reg_ppstg_i_index_2_reg_2864_pp0_iter1;
wire   [5:0] i_index_0_2_fu_1362_p2;
reg   [5:0] i_index_0_2_reg_2870;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_5;
reg    ap_sig_342;
wire   [5:0] i_index_1_1_fu_1373_p2;
reg   [5:0] i_index_1_1_reg_2876;
reg   [5:0] ap_reg_ppstg_i_index_1_1_reg_2876_pp0_iter1;
wire   [5:0] i_index_1_2_fu_1384_p2;
reg   [5:0] i_index_1_2_reg_2882;
reg   [5:0] ap_reg_ppstg_i_index_1_2_reg_2882_pp0_iter1;
wire   [5:0] i_index_2_1_fu_1390_p2;
reg   [5:0] i_index_2_1_reg_2888;
reg   [5:0] ap_reg_ppstg_i_index_2_1_reg_2888_pp0_iter1;
wire   [5:0] i_index_2_2_fu_1395_p2;
reg   [5:0] i_index_2_2_reg_2894;
reg   [5:0] ap_reg_ppstg_i_index_2_2_reg_2894_pp0_iter1;
reg   [5:0] newIndex27_reg_2900;
reg   [5:0] newIndex31_reg_2910;
reg  signed [11:0] w_conv1_load_1_reg_2935;
reg  signed [11:0] w_conv1_load_2_reg_2955;
reg   [8:0] newIndex34_reg_2960;
reg   [8:0] newIndex23_reg_2975;
reg  signed [11:0] w_conv1_load_3_reg_2995;
reg   [5:0] newIndex36_reg_3000;
reg  signed [11:0] w_conv1_load_4_reg_3005;
reg   [5:0] newIndex32_reg_3010;
reg   [13:0] input_2_V_load_3_reg_3040;
reg   [13:0] input_0_V_load_3_reg_3045;
reg   [13:0] input_1_V_load_3_reg_3050;
reg  signed [11:0] w_conv1_load_5_reg_3085;
reg   [13:0] input_2_V_load_6_reg_3090;
reg   [13:0] input_0_V_load_6_reg_3095;
reg   [13:0] input_1_V_load_6_reg_3100;
reg  signed [11:0] w_conv1_load_6_reg_3105;
reg   [5:0] newIndex14_reg_3110;
reg   [5:0] newIndex_reg_3120;
reg   [8:0] tmp_45_reg_3130;
wire   [13:0] mul13_fu_1699_p2;
reg   [13:0] mul13_reg_3135;
reg   [8:0] newIndex25_reg_3140;
wire   [13:0] input_V_load_0_1_phi_fu_1752_p3;
reg  signed [13:0] input_V_load_0_1_phi_reg_3150;
reg   [13:0] input_2_V_load_5_reg_3155;
reg   [13:0] input_0_V_load_5_reg_3160;
reg   [13:0] input_1_V_load_5_reg_3165;
reg  signed [11:0] w_conv1_load_7_reg_3185;
reg  signed [11:0] w_conv1_load_8_reg_3205;
wire   [3:0] grp_fu_1352_p2;
reg   [3:0] arrayNo14_mid_reg_3210;
wire   [9:0] newIndex27_mid236_v_fu_1806_p3;
reg   [9:0] newIndex27_mid236_v_reg_3216;
wire   [21:0] mul14_fu_2608_p2;
reg   [21:0] mul14_reg_3221;
reg  signed [11:0] w_conv1_load_reg_3241;
reg   [13:0] p_Val2_5_0_1_reg_3246;
wire   [13:0] input_V_load_0_2_phi_fu_1861_p3;
reg  signed [13:0] input_V_load_0_2_phi_reg_3251;
wire   [13:0] input_V_load_1_1_phi_fu_1893_p3;
reg  signed [13:0] input_V_load_1_1_phi_reg_3256;
wire   [9:0] newIndex27_mid2_v_fu_1914_p3;
reg   [9:0] newIndex27_mid2_v_reg_3261;
wire   [13:0] input_V_load_0_0_phi_fu_1944_p3;
reg  signed [13:0] input_V_load_0_0_phi_reg_3266;
reg   [13:0] p_Val2_5_0_2_reg_3271;
wire   [13:0] input_V_load_1_0_phi_fu_1989_p3;
reg  signed [13:0] input_V_load_1_0_phi_reg_3276;
reg   [13:0] p_Val2_5_1_1_reg_3281;
wire   [13:0] input_V_load_1_2_phi_fu_2033_p3;
reg  signed [13:0] input_V_load_1_2_phi_reg_3286;
wire   [13:0] input_V_load_2_1_phi_fu_2064_p3;
reg  signed [13:0] input_V_load_2_1_phi_reg_3291;
wire   [13:0] input_V_load_2_2_phi_fu_2096_p3;
reg  signed [13:0] input_V_load_2_2_phi_reg_3296;
wire   [3:0] arrayNo14_cast1_mid5_fu_2131_p3;
reg   [3:0] arrayNo14_cast1_mid5_reg_3301;
wire   [2:0] arrayNo14_cast_mid5_fu_2141_p3;
reg   [2:0] arrayNo14_cast_mid5_reg_3306;
reg   [13:0] p_Val2_5_reg_3311;
reg   [7:0] output_0_V_addr_1_reg_3316;
reg   [7:0] output_1_V_addr_1_reg_3321;
reg   [7:0] output_2_V_addr_1_reg_3326;
reg   [7:0] output_3_V_addr_1_reg_3331;
reg   [7:0] output_4_V_addr_1_reg_3336;
reg   [13:0] p_Val2_5_1_reg_3341;
reg   [13:0] p_Val2_5_1_2_reg_3346;
wire   [13:0] input_V_load_2_0_phi_fu_2223_p3;
reg  signed [13:0] input_V_load_2_0_phi_reg_3351;
wire   [3:0] arrayNo14_cast1_mid2_fu_2234_p3;
reg   [3:0] arrayNo14_cast1_mid2_reg_3356;
wire   [13:0] p_Val2_6_fu_2270_p2;
reg   [13:0] p_Val2_6_reg_3360;
reg   [13:0] p_Val2_5_2_reg_3365;
reg   [13:0] p_Val2_5_2_1_reg_3370;
wire   [13:0] p_Val2_6_1_1_fu_2319_p2;
reg   [13:0] p_Val2_6_1_1_reg_3375;
reg   [13:0] p_Val2_5_2_2_reg_3380;
wire   [13:0] p_Val2_6_2_2_fu_2353_p2;
reg   [13:0] p_Val2_6_2_2_reg_3385;
wire   [9:0] next_mul1_fu_2358_p2;
reg   [9:0] next_mul1_reg_3394;
reg    ap_sig_cseq_ST_st22_fsm_7;
reg    ap_sig_579;
wire   [5:0] n_1_fu_2370_p2;
reg   [5:0] n_1_reg_3402;
wire   [0:0] exitcond6_fu_2364_p2;
wire   [13:0] p_Val2_3_cast_fu_2381_p1;
reg   [13:0] p_Val2_3_cast_reg_3412;
reg    ap_sig_cseq_ST_st23_fsm_8;
reg    ap_sig_595;
wire   [2:0] x_2_fu_2395_p2;
reg   [2:0] x_2_reg_3420;
reg    ap_sig_cseq_ST_st24_fsm_9;
reg    ap_sig_604;
wire   [9:0] tmp30_fu_2401_p2;
reg   [9:0] tmp30_reg_3425;
wire   [0:0] exitcond5_fu_2389_p2;
wire   [2:0] y_2_fu_2417_p2;
reg   [2:0] y_2_reg_3433;
reg    ap_sig_cseq_ST_st25_fsm_10;
reg    ap_sig_618;
wire   [9:0] index_fu_2441_p2;
reg   [9:0] index_reg_3438;
wire   [0:0] exitcond_fu_2411_p2;
reg   [8:0] tmp_67_reg_3444;
reg    ap_sig_cseq_ST_st26_fsm_11;
reg    ap_sig_632;
reg   [7:0] output_0_V_addr_2_reg_3449;
reg    ap_sig_cseq_ST_st37_fsm_22;
reg    ap_sig_641;
reg   [7:0] output_1_V_addr_2_reg_3454;
reg   [7:0] output_2_V_addr_2_reg_3459;
reg   [7:0] output_3_V_addr_2_reg_3464;
reg   [7:0] output_4_V_addr_2_reg_3469;
wire   [3:0] tmp_66_fu_2480_p1;
reg   [3:0] tmp_66_reg_3474;
reg    ap_sig_cseq_ST_st38_fsm_23;
reg    ap_sig_658;
wire   [13:0] p_Val2_2_fu_2500_p2;
reg   [13:0] p_Val2_2_reg_3478;
wire   [12:0] tmp_68_fu_2505_p1;
reg   [12:0] tmp_68_reg_3483;
reg   [9:0] i_reg_657;
reg   [20:0] phi_mul_reg_668;
reg   [9:0] phi_urem_reg_679;
reg   [9:0] indvar_flatten3_phi_fu_694_p4;
reg   [8:0] indvar_flatten4_phi_fu_705_p4;
reg   [2:0] y_phi_fu_716_p4;
reg   [6:0] indvar_flatten_phi_fu_728_p4;
reg   [5:0] n_phi_fu_739_p4;
reg   [0:0] m_phi_fu_750_p4;
reg   [2:0] x_phi_fu_762_p4;
reg   [5:0] n1_reg_770;
reg   [9:0] phi_mul1_reg_781;
reg   [2:0] x2_reg_793;
reg   [2:0] y3_reg_804;
reg    ap_sig_cseq_ST_st39_fsm_24;
reg    ap_sig_716;
wire   [63:0] newIndex24_fu_877_p1;
wire   [63:0] tmp_28_0_1_fu_1421_p1;
wire   [63:0] tmp_28_0_2_fu_1450_p1;
wire   [63:0] newIndex30_fu_1474_p1;
wire   [63:0] newIndex33_fu_1480_p1;
wire   [63:0] tmp_28_1_fu_1491_p1;
wire   [63:0] tmp_28_1_1_fu_1520_p1;
wire   [63:0] newIndex35_fu_1544_p1;
wire   [63:0] tmp_28_1_2_fu_1574_p1;
wire   [63:0] newIndex39_fu_1608_p1;
wire   [63:0] tmp_28_2_fu_1603_p1;
wire   [63:0] newIndex37_fu_1614_p1;
wire   [63:0] newIndex38_fu_1620_p1;
wire   [63:0] tmp_28_2_1_fu_1631_p1;
wire   [63:0] tmp_28_2_2_fu_1660_p1;
wire   [63:0] tmp_14_fu_1705_p1;
wire   [63:0] newIndex40_fu_1760_p1;
wire   [63:0] newIndex7_fu_1766_p1;
wire   [63:0] newIndex26_fu_1816_p1;
wire   [63:0] newIndex27_mid2_fu_2148_p1;
wire   [63:0] tmp_8_fu_2376_p1;
wire   [63:0] newIndex29_fu_2467_p1;
wire   [3:0] tmp_46_fu_857_p1;
wire   [13:0] p_cast_fu_2521_p1;
wire   [7:0] tmp_47_fu_867_p4;
wire   [9:0] next_urem_fu_886_p2;
wire   [0:0] tmp_65_fu_892_p2;
wire   [0:0] not_exitcond_flatten_fu_948_p2;
wire   [0:0] exitcond_flatten2_fu_960_p2;
wire   [0:0] tmp_28_fu_978_p2;
wire   [0:0] exitcond_flatten_not_fu_992_p2;
wire   [0:0] m_mid_fu_954_p2;
wire   [0:0] not_exitcond_flatten_mid_fu_998_p2;
wire   [6:0] indvar_flatten_op_fu_1010_p2;
wire   [8:0] indvar_flatten37_op_fu_1024_p2;
wire   [3:0] x_cast_fu_1038_p1;
wire   [3:0] y_cast_fu_1054_p1;
wire   [9:0] tmp45_cast_fu_1064_p1;
wire   [9:0] grp_fu_1073_p0;
wire   [3:0] grp_fu_1073_p1;
wire   [4:0] p_shl1_cast_mid_fu_1101_p3;
wire   [4:0] p_shl1_cast_mid2_fu_1114_p3;
wire   [5:0] n_2_fu_1130_p2;
wire   [4:0] tmp_54_fu_1149_p1;
wire   [7:0] p_shl_fu_1153_p3;
wire   [8:0] tmp_14_cast1_fu_1145_p1;
wire   [8:0] p_shl_cast_fu_1161_p1;
wire   [5:0] p_shl2_fu_1175_p3;
wire   [6:0] p_shl2_cast_fu_1183_p1;
wire   [6:0] tmp2_cast1_fu_1171_p1;
wire   [6:0] tmp1_fu_1187_p2;
wire   [8:0] x_cast63_cast_mid2_cast_fu_1086_p1;
wire   [8:0] grp_fu_1203_p0;
wire   [2:0] grp_fu_1203_p1;
wire   [8:0] tmp_24_1_cast_cast_mid2_cast_fu_1097_p1;
wire   [8:0] grp_fu_1219_p0;
wire   [2:0] grp_fu_1219_p1;
wire   [2:0] tmp_24_2_mid1_fu_1231_p2;
wire   [3:0] tmp45_cast_mid_cast_fu_1247_p1;
wire   [2:0] tmp_26_fu_1261_p2;
wire   [3:0] y_cast_mid1_fu_1274_p1;
wire   [3:0] x_cast_mid2_cast_fu_1228_p1;
wire   [3:0] tmp27_mid1_fu_1280_p2;
wire   [3:0] tmp45_cast_mid3_fu_1250_p3;
wire   [3:0] tmp45_cast_mid2_fu_1290_p3;
wire   [5:0] p_shl1_cast_mid1_cast_fu_1277_p1;
wire   [5:0] tmp45_cast_mid1_cast_fu_1286_p1;
wire   [9:0] tmp45_cast_mid2_cast_fu_1297_p1;
wire   [9:0] grp_fu_1312_p0;
wire   [3:0] grp_fu_1312_p1;
wire   [5:0] grp_fu_1329_p0;
wire   [2:0] grp_fu_1329_p1;
wire   [8:0] tmp_24_2_cast_cast_mid2_fu_1243_p1;
wire   [8:0] grp_fu_1340_p0;
wire   [2:0] grp_fu_1340_p1;
wire   [3:0] grp_fu_1352_p1;
wire   [5:0] tmp1_0_2_cast_fu_1357_p2;
wire   [5:0] grp_fu_1367_p0;
wire   [2:0] grp_fu_1367_p1;
wire   [5:0] tmp_24_1_cast_mid2_cast_fu_1346_p1;
wire   [5:0] grp_fu_1378_p0;
wire   [2:0] grp_fu_1378_p1;
wire   [5:0] tmp_24_2_cast_mid2_fu_1349_p1;
wire   [2:0] grp_fu_1401_p1;
wire   [2:0] grp_fu_1406_p1;
wire   [2:0] grp_fu_1411_p1;
wire   [8:0] w_index_0_1_fu_1416_p2;
wire   [5:0] mul16_fu_1429_p1;
wire   [13:0] mul16_fu_1429_p2;
wire   [8:0] w_index_0_2_fu_1445_p2;
wire   [5:0] mul17_fu_1458_p1;
wire   [13:0] mul17_fu_1458_p2;
wire   [8:0] w_index_1_fu_1486_p2;
wire   [8:0] mul18_fu_1499_p1;
wire   [19:0] mul18_fu_1499_p2;
wire   [8:0] w_index_1_1_fu_1515_p2;
wire   [8:0] mul21_fu_1528_p1;
wire   [19:0] mul21_fu_1528_p2;
wire   [5:0] mul19_fu_1553_p1;
wire   [13:0] mul19_fu_1553_p2;
wire   [8:0] w_index_1_2_fu_1569_p2;
wire   [5:0] mul20_fu_1582_p1;
wire   [13:0] mul20_fu_1582_p2;
wire   [8:0] w_index_2_fu_1598_p2;
wire   [8:0] w_index_2_1_fu_1626_p2;
wire   [5:0] mul22_fu_1639_p1;
wire   [13:0] mul22_fu_1639_p2;
wire   [8:0] w_index_2_2_fu_1655_p2;
wire   [5:0] mul23_fu_1668_p1;
wire   [13:0] mul23_fu_1668_p2;
wire   [21:0] mul_fu_2530_p2;
wire   [5:0] mul13_fu_1699_p1;
wire   [8:0] mul15_fu_1712_p1;
wire   [19:0] mul15_fu_1712_p2;
wire   [2:0] grp_fu_1329_p2;
wire   [2:0] tmp_57_fu_1728_p1;
wire   [0:0] sel_tmp5_fu_1732_p2;
wire   [0:0] sel_tmp7_fu_1746_p2;
wire   [13:0] sel_tmp6_fu_1738_p3;
wire   [9:0] newIndex26_mid_cast_fu_1775_p3;
wire  signed [9:0] newIndex22_fu_1772_p1;
wire   [4:0] tmp_50_fu_1789_p4;
wire  signed [5:0] tmp_29_fu_1798_p1;
wire   [9:0] newIndex26_mid2_fu_1802_p1;
wire   [9:0] newIndex27_mid280_v_fu_1782_p3;
wire  signed [25:0] p_Val2_3_0_1_fu_2594_p2;
wire   [2:0] grp_fu_1367_p2;
wire   [2:0] tmp_58_fu_1837_p1;
wire   [0:0] sel_tmp3_fu_1841_p2;
wire   [0:0] sel_tmp8_fu_1855_p2;
wire   [13:0] sel_tmp4_fu_1847_p3;
wire   [2:0] grp_fu_1378_p2;
wire   [2:0] tmp_60_fu_1869_p1;
wire   [0:0] sel_tmp12_fu_1873_p2;
wire   [0:0] sel_tmp14_fu_1887_p2;
wire   [13:0] sel_tmp13_fu_1879_p3;
wire   [8:0] tmp_53_fu_1901_p4;
wire  signed [9:0] newIndex26_mid1_fu_1910_p1;
wire   [2:0] grp_fu_1203_p2;
wire   [2:0] tmp_55_fu_1920_p1;
wire   [0:0] sel_tmp_fu_1924_p2;
wire   [0:0] sel_tmp2_fu_1938_p2;
wire   [13:0] sel_tmp1_fu_1930_p3;
wire  signed [25:0] p_Val2_3_0_2_fu_2587_p2;
wire   [2:0] grp_fu_1219_p2;
wire   [2:0] tmp_59_fu_1967_p1;
wire   [0:0] sel_tmp9_fu_1971_p2;
wire   [0:0] sel_tmp11_fu_1983_p2;
wire   [13:0] sel_tmp10_fu_1977_p3;
wire  signed [25:0] p_Val2_3_1_1_fu_2573_p2;
wire   [2:0] grp_fu_1401_p2;
wire   [2:0] tmp_61_fu_2011_p1;
wire   [0:0] sel_tmp15_fu_2015_p2;
wire   [0:0] sel_tmp17_fu_2027_p2;
wire   [13:0] sel_tmp16_fu_2021_p3;
wire   [2:0] grp_fu_1406_p2;
wire   [2:0] tmp_63_fu_2040_p1;
wire   [0:0] sel_tmp21_fu_2044_p2;
wire   [0:0] sel_tmp23_fu_2058_p2;
wire   [13:0] sel_tmp22_fu_2050_p3;
wire   [2:0] grp_fu_1411_p2;
wire   [2:0] tmp_64_fu_2072_p1;
wire   [0:0] sel_tmp24_fu_2076_p2;
wire   [0:0] sel_tmp26_fu_2090_p2;
wire   [13:0] sel_tmp25_fu_2082_p3;
wire   [3:0] grp_fu_1073_p2;
wire   [3:0] arrayNo14_cast1_mid_fu_2112_p1;
wire   [3:0] tmp_43_fu_2104_p1;
wire   [2:0] tmp_44_fu_2108_p1;
wire   [3:0] tmp_48_fu_2128_p1;
wire   [3:0] arrayNo14_cast1_mid3_fu_2115_p3;
wire   [2:0] tmp_49_fu_2138_p1;
wire   [2:0] arrayNo14_cast_mid3_fu_2122_p3;
wire  signed [25:0] p_Val2_s_fu_2601_p2;
wire  signed [25:0] p_Val2_3_1_fu_2580_p2;
wire  signed [25:0] p_Val2_3_1_2_fu_2566_p2;
wire   [2:0] grp_fu_1340_p2;
wire   [2:0] tmp_62_fu_2201_p1;
wire   [0:0] sel_tmp18_fu_2205_p2;
wire   [0:0] sel_tmp20_fu_2217_p2;
wire   [13:0] sel_tmp19_fu_2211_p3;
wire   [3:0] grp_fu_1312_p2;
wire   [3:0] tmp_51_fu_2230_p1;
wire   [2:0] tmp_52_fu_2240_p1;
wire   [2:0] arrayNo14_cast_mid2_fu_2244_p3;
wire   [31:0] tmp_19_fu_2254_p6;
wire   [13:0] tmp_19_fu_2254_p7;
wire  signed [25:0] p_Val2_3_2_fu_2559_p2;
wire  signed [25:0] p_Val2_3_2_1_fu_2552_p2;
wire   [13:0] p_Val2_6_0_1_fu_2305_p2;
wire   [13:0] p_Val2_6_0_2_fu_2309_p2;
wire   [13:0] p_Val2_6_1_fu_2314_p2;
wire  signed [25:0] p_Val2_3_2_2_fu_2545_p2;
wire   [13:0] p_Val2_6_1_2_fu_2339_p2;
wire   [13:0] p_Val2_6_2_fu_2343_p2;
wire   [13:0] p_Val2_6_2_1_fu_2348_p2;
wire   [9:0] x2_cast_fu_2385_p1;
wire   [4:0] y3_cast_fu_2407_p1;
wire   [4:0] p_shl4_fu_2423_p3;
wire   [4:0] tmp29_fu_2431_p2;
wire   [9:0] tmp47_cast_fu_2437_p1;
wire   [9:0] grp_fu_2446_p0;
wire   [3:0] grp_fu_2446_p1;
wire   [21:0] mul24_fu_2622_p2;
wire  signed [9:0] newIndex28_fu_2464_p1;
wire   [9:0] grp_fu_2446_p2;
wire   [31:0] p_Val2_s_33_fu_2484_p6;
wire   [13:0] p_Val2_s_33_fu_2484_p7;
wire   [0:0] tmp_11_fu_2509_p2;
wire   [12:0] p_s_fu_2514_p3;
wire   [11:0] mul_fu_2530_p0;
wire   [9:0] mul_fu_2530_p1;
wire   [5:0] grp_fu_2537_p0;
wire   [5:0] grp_fu_2537_p1;
wire   [4:0] grp_fu_2537_p2;
wire   [11:0] mul14_fu_2608_p0;
wire   [9:0] mul14_fu_2608_p1;
wire   [5:0] grp_fu_2614_p0;
wire   [5:0] grp_fu_2614_p1;
wire   [4:0] grp_fu_2614_p2;
wire   [11:0] mul24_fu_2622_p0;
wire   [9:0] mul24_fu_2622_p1;
reg    grp_fu_2446_ap_start;
wire    grp_fu_2446_ap_done;
reg   [24:0] ap_NS_fsm;
wire   [9:0] grp_fu_2537_p10;
wire   [9:0] grp_fu_2537_p20;
wire   [9:0] grp_fu_2614_p10;
wire   [9:0] grp_fu_2614_p20;
wire   [13:0] mul13_fu_1699_p10;
wire   [21:0] mul14_fu_2608_p10;
wire   [19:0] mul15_fu_1712_p10;
wire   [13:0] mul16_fu_1429_p10;
wire   [13:0] mul17_fu_1458_p10;
wire   [19:0] mul18_fu_1499_p10;
wire   [13:0] mul19_fu_1553_p10;
wire   [13:0] mul20_fu_1582_p10;
wire   [19:0] mul21_fu_1528_p10;
wire   [13:0] mul22_fu_1639_p10;
wire   [13:0] mul23_fu_1668_p10;
wire   [21:0] mul24_fu_2622_p10;
wire   [21:0] mul_fu_2530_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
end

dut_perform_conv_w_conv1 #(
    .DataWidth( 12 ),
    .AddressRange( 18432 ),
    .AddressWidth( 15 ))
w_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv1_address0),
    .ce0(w_conv1_ce0),
    .q0(w_conv1_q0),
    .address1(w_conv1_address1),
    .ce1(w_conv1_ce1),
    .q1(w_conv1_q1)
);

dut_perform_conv_b_conv1 #(
    .DataWidth( 10 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
b_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv1_address0),
    .ce0(b_conv1_ce0),
    .q0(b_conv1_q0)
);

dut_urem_10ns_4ns_4_14 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
dut_urem_10ns_4ns_4_14_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1073_p0),
    .din1(grp_fu_1073_p1),
    .ce(1'b1),
    .dout(grp_fu_1073_p2)
);

dut_urem_9ns_3ns_3_13 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_9ns_3ns_3_13_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1203_p0),
    .din1(grp_fu_1203_p1),
    .ce(1'b1),
    .dout(grp_fu_1203_p2)
);

dut_urem_9ns_3ns_3_13 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_9ns_3ns_3_13_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1219_p0),
    .din1(grp_fu_1219_p1),
    .ce(1'b1),
    .dout(grp_fu_1219_p2)
);

dut_urem_10ns_4ns_4_14 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
dut_urem_10ns_4ns_4_14_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1312_p0),
    .din1(grp_fu_1312_p1),
    .ce(1'b1),
    .dout(grp_fu_1312_p2)
);

dut_urem_6ns_3ns_3_10 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_6ns_3ns_3_10_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1329_p0),
    .din1(grp_fu_1329_p1),
    .ce(1'b1),
    .dout(grp_fu_1329_p2)
);

dut_urem_9ns_3ns_3_13 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_9ns_3ns_3_13_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1340_p0),
    .din1(grp_fu_1340_p1),
    .ce(1'b1),
    .dout(grp_fu_1340_p2)
);

dut_urem_6ns_4ns_4_10 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
dut_urem_6ns_4ns_4_10_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(o_index_mid_reg_2840),
    .din1(grp_fu_1352_p1),
    .ce(1'b1),
    .dout(grp_fu_1352_p2)
);

dut_urem_6ns_3ns_3_10 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_6ns_3ns_3_10_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1367_p0),
    .din1(grp_fu_1367_p1),
    .ce(1'b1),
    .dout(grp_fu_1367_p2)
);

dut_urem_6ns_3ns_3_10 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_6ns_3ns_3_10_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1378_p0),
    .din1(grp_fu_1378_p1),
    .ce(1'b1),
    .dout(grp_fu_1378_p2)
);

dut_urem_6ns_3ns_3_10 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_6ns_3ns_3_10_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_1_2_reg_2882),
    .din1(grp_fu_1401_p1),
    .ce(1'b1),
    .dout(grp_fu_1401_p2)
);

dut_urem_6ns_3ns_3_10 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_6ns_3ns_3_10_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_2_1_reg_2888),
    .din1(grp_fu_1406_p1),
    .ce(1'b1),
    .dout(grp_fu_1406_p2)
);

dut_urem_6ns_3ns_3_10 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
dut_urem_6ns_3ns_3_10_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(i_index_2_2_reg_2894),
    .din1(grp_fu_1411_p1),
    .ce(1'b1),
    .dout(grp_fu_1411_p2)
);

dut_mux_5to1_sel32_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 32 ),
    .dout_WIDTH( 14 ))
dut_mux_5to1_sel32_14_1_U13(
    .din1(output_0_V_q0),
    .din2(output_1_V_q0),
    .din3(output_2_V_q0),
    .din4(output_3_V_q0),
    .din5(output_4_V_q0),
    .din6(tmp_19_fu_2254_p6),
    .dout(tmp_19_fu_2254_p7)
);

dut_urem_10ns_4ns_10_14_seq #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 10 ))
dut_urem_10ns_4ns_10_14_seq_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2446_ap_start),
    .done(grp_fu_2446_ap_done),
    .din0(grp_fu_2446_p0),
    .din1(grp_fu_2446_p1),
    .ce(1'b1),
    .dout(grp_fu_2446_p2)
);

dut_mux_5to1_sel32_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 32 ),
    .dout_WIDTH( 14 ))
dut_mux_5to1_sel32_14_1_U15(
    .din1(output_0_V_q0),
    .din2(output_1_V_q0),
    .din3(output_2_V_q0),
    .din4(output_3_V_q0),
    .din5(output_4_V_q0),
    .din6(p_Val2_s_33_fu_2484_p6),
    .dout(p_Val2_s_33_fu_2484_p7)
);

dut_mul_mul_12ns_10ns_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
dut_mul_mul_12ns_10ns_22_1_U16(
    .din0(mul_fu_2530_p0),
    .din1(mul_fu_2530_p1),
    .dout(mul_fu_2530_p2)
);

dut_mac_muladd_6ns_6ns_5ns_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
dut_mac_muladd_6ns_6ns_5ns_10_1_U17(
    .din0(grp_fu_2537_p0),
    .din1(grp_fu_2537_p1),
    .din2(grp_fu_2537_p2),
    .dout(grp_fu_2537_p3)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U18(
    .din0(input_V_load_2_2_phi_reg_3296),
    .din1(w_conv1_load_8_reg_3205),
    .dout(p_Val2_3_2_2_fu_2545_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U19(
    .din0(input_V_load_2_1_phi_reg_3291),
    .din1(w_conv1_load_7_reg_3185),
    .dout(p_Val2_3_2_1_fu_2552_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U20(
    .din0(input_V_load_2_0_phi_reg_3351),
    .din1(w_conv1_load_6_reg_3105),
    .dout(p_Val2_3_2_fu_2559_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U21(
    .din0(input_V_load_1_2_phi_reg_3286),
    .din1(w_conv1_load_5_reg_3085),
    .dout(p_Val2_3_1_2_fu_2566_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U22(
    .din0(input_V_load_1_1_phi_reg_3256),
    .din1(w_conv1_load_4_reg_3005),
    .dout(p_Val2_3_1_1_fu_2573_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U23(
    .din0(input_V_load_1_0_phi_reg_3276),
    .din1(w_conv1_load_3_reg_2995),
    .dout(p_Val2_3_1_fu_2580_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U24(
    .din0(input_V_load_0_2_phi_reg_3251),
    .din1(w_conv1_load_2_reg_2955),
    .dout(p_Val2_3_0_2_fu_2587_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U25(
    .din0(input_V_load_0_1_phi_reg_3150),
    .din1(w_conv1_load_1_reg_2935),
    .dout(p_Val2_3_0_1_fu_2594_p2)
);

dut_mul_mul_14s_12s_26_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
dut_mul_mul_14s_12s_26_1_U26(
    .din0(input_V_load_0_0_phi_reg_3266),
    .din1(w_conv1_load_reg_3241),
    .dout(p_Val2_s_fu_2601_p2)
);

dut_mul_mul_12ns_10ns_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
dut_mul_mul_12ns_10ns_22_1_U27(
    .din0(mul14_fu_2608_p0),
    .din1(mul14_fu_2608_p1),
    .dout(mul14_fu_2608_p2)
);

dut_mac_muladd_6ns_6ns_5ns_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
dut_mac_muladd_6ns_6ns_5ns_10_1_U28(
    .din0(grp_fu_2614_p0),
    .din1(grp_fu_2614_p1),
    .din2(grp_fu_2614_p2),
    .dout(grp_fu_2614_p3)
);

dut_mul_mul_12ns_10ns_22_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
dut_mul_mul_12ns_10ns_22_1_U29(
    .din0(mul24_fu_2622_p0),
    .din1(mul24_fu_2622_p1),
    .dout(mul24_fu_2622_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(exitcond_flatten4_reg_2661 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
            ap_reg_ppiten_pp0_it2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
            ap_reg_ppiten_pp0_it3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2))) begin
        i_reg_657 <= i_1_fu_851_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_657 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
        indvar_flatten3_reg_690 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        indvar_flatten3_reg_690 <= indvar_flatten_next4_reg_2665;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
        indvar_flatten4_reg_701 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        indvar_flatten4_reg_701 <= indvar_flatten_next3_reg_2723;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
        indvar_flatten_reg_724 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        indvar_flatten_reg_724 <= indvar_flatten_next_reg_2718;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
        m_reg_746 <= 1'b0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        m_reg_746 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_9) & ~(1'b0 == exitcond5_fu_2389_p2))) begin
        n1_reg_770 <= n_1_reg_3402;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(exitcond_flatten4_reg_2661 == 1'b0))) begin
        n1_reg_770 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
        n_reg_735 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        n_reg_735 <= n_mid2_reg_2778;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_9) & ~(1'b0 == exitcond5_fu_2389_p2))) begin
        phi_mul1_reg_781 <= next_mul1_reg_3394;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(exitcond_flatten4_reg_2661 == 1'b0))) begin
        phi_mul1_reg_781 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2))) begin
        phi_mul_reg_668 <= next_mul_fu_861_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_mul_reg_668 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2))) begin
        phi_urem_reg_679 <= idx_urem_fu_898_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_urem_reg_679 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        reg_815 <= input_2_V_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        reg_815 <= input_2_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        reg_820 <= input_0_V_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        reg_820 <= input_0_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        reg_825 <= input_1_V_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        reg_825 <= input_1_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        reg_830 <= input_2_V_q1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        reg_830 <= input_2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        reg_835 <= input_0_V_q1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        reg_835 <= input_0_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        reg_840 <= input_1_V_q1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        reg_840 <= input_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_10) & ~(1'b0 == exitcond_fu_2411_p2))) begin
        x2_reg_793 <= x_2_reg_3420;
    end else if ((1'b1 == ap_sig_cseq_ST_st23_fsm_8)) begin
        x2_reg_793 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
        x_reg_758 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        x_reg_758 <= x_cast3_mid2_reg_2751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_9) & (1'b0 == exitcond5_fu_2389_p2))) begin
        y3_reg_804 <= ap_const_lv3_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        y3_reg_804 <= y_2_reg_3433;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_845_p2))) begin
        y_reg_712 <= ap_const_lv3_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        y_reg_712 <= y_mid2_reg_2768;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 <= exitcond_flatten4_reg_2661;
        ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter3 <= ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2;
        ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter1 <= exitcond_flatten_mid_reg_2687;
        ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter1 <= exitcond_flatten_reg_2670;
        ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter1;
        ap_reg_ppstg_m_mid1_reg_2710_pp0_iter1 <= m_mid1_reg_2710;
        ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2 <= ap_reg_ppstg_m_mid1_reg_2710_pp0_iter1;
        exitcond_flatten4_reg_2661 <= exitcond_flatten4_fu_922_p2;
        p_shl1_reg_2651[4 : 2] <= p_shl1_fu_906_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
        ap_reg_ppstg_i_index_1_1_reg_2876_pp0_iter1 <= i_index_1_1_reg_2876;
        ap_reg_ppstg_i_index_1_2_reg_2882_pp0_iter1 <= i_index_1_2_reg_2882;
        ap_reg_ppstg_i_index_2_1_reg_2888_pp0_iter1 <= i_index_2_1_reg_2888;
        ap_reg_ppstg_i_index_2_2_reg_2894_pp0_iter1 <= i_index_2_2_reg_2894;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
        ap_reg_ppstg_i_index_1_reg_2813_pp0_iter1 <= i_index_1_reg_2813;
        ap_reg_ppstg_i_index_reg_2801_pp0_iter1 <= i_index_reg_2801;
        ap_reg_ppstg_o_index_reg_2745_pp0_iter1 <= o_index_reg_2745;
        ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1 <= tmp_13_reg_2783;
        o_index_reg_2745 <= o_index_fu_1068_p2;
        tmp27_reg_2740 <= tmp27_fu_1058_p2;
        tmp_24_2_reg_2735 <= tmp_24_2_fu_1048_p2;
        x_3_reg_2728 <= x_3_fu_1042_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
        ap_reg_ppstg_i_index_2_reg_2864_pp0_iter1 <= i_index_2_reg_2864;
        ap_reg_ppstg_o_index_mid1_reg_2846_pp0_iter1 <= o_index_mid1_reg_2846;
        ap_reg_ppstg_o_index_mid_reg_2840_pp0_iter1 <= o_index_mid_reg_2840;
        ap_reg_ppstg_tmp_27_reg_2834_pp0_iter1 <= tmp_27_reg_2834;
        ap_reg_ppstg_tmp_27_reg_2834_pp0_iter2 <= ap_reg_ppstg_tmp_27_reg_2834_pp0_iter1;
        ap_reg_ppstg_tmp_reg_2829_pp0_iter1 <= tmp_reg_2829;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        arrayNo14_cast1_mid2_reg_3356 <= arrayNo14_cast1_mid2_fu_2234_p3;
        p_Val2_5_2_1_reg_3370 <= {{p_Val2_3_2_1_fu_2552_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
        p_Val2_5_2_reg_3365 <= {{p_Val2_3_2_fu_2559_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
        p_Val2_6_reg_3360 <= p_Val2_6_fu_2270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b0 == ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2))) begin
        arrayNo14_cast1_mid5_reg_3301 <= arrayNo14_cast1_mid5_fu_2131_p3;
        arrayNo14_cast_mid5_reg_3306 <= arrayNo14_cast_mid5_fu_2141_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        arrayNo14_mid_reg_3210 <= grp_fu_1352_p2;
        input_V_load_0_2_phi_reg_3251 <= input_V_load_0_2_phi_fu_1861_p3;
        input_V_load_1_1_phi_reg_3256 <= input_V_load_1_1_phi_fu_1893_p3;
        p_Val2_5_0_1_reg_3246 <= {{p_Val2_3_0_1_fu_2594_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten4_fu_922_p2))) begin
        exitcond_flatten_mid_reg_2687 <= exitcond_flatten_mid_fu_966_p2;
        exitcond_flatten_reg_2670 <= exitcond_flatten_fu_934_p2;
        m_mid1_reg_2710 <= m_mid1_fu_1004_p2;
        n_mid_reg_2704 <= n_mid_fu_984_p3;
        y_1_reg_2697 <= y_1_fu_972_p2;
        y_mid_reg_2682 <= y_mid_fu_940_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        i_index_0_1_reg_2858 <= i_index_0_1_fu_1323_p2;
        i_index_2_reg_2864 <= i_index_2_fu_1335_p2;
        o_index_mid1_reg_2846 <= o_index_mid1_fu_1307_p2;
        o_index_mid_reg_2840 <= o_index_mid_fu_1301_p2;
        tmp1_0_1_cast_reg_2852 <= tmp1_0_1_cast_fu_1318_p2;
        tmp_24_2_cast_mid2_v_reg_2824 <= tmp_24_2_cast_mid2_v_fu_1237_p3;
        tmp_27_reg_2834 <= tmp_27_fu_1267_p3;
        tmp_reg_2829 <= tmp_fu_1256_p2;
        x_cast3_mid2_cast_reg_2819[2 : 0] <= x_cast3_mid2_cast_fu_1225_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten4_reg_2661 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        i_index_0_2_reg_2870 <= i_index_0_2_fu_1362_p2;
        i_index_1_1_reg_2876 <= i_index_1_1_fu_1373_p2;
        i_index_1_2_reg_2882 <= i_index_1_2_fu_1384_p2;
        i_index_2_1_reg_2888 <= i_index_2_1_fu_1390_p2;
        i_index_2_2_reg_2894 <= i_index_2_2_fu_1395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        i_index_1_reg_2813 <= i_index_1_fu_1213_p2;
        i_index_reg_2801 <= i_index_fu_1197_p2;
        p_shl1_mid1_reg_2763[4 : 2] <= p_shl1_mid1_fu_1107_p3[4 : 2];
        tmp1_cast54_cast_reg_2796 <= tmp1_cast54_cast_fu_1193_p1;
        tmp_13_reg_2783 <= tmp_13_fu_1165_p2;
        tmp_24_1_cast_mid2_reg_2758 <= tmp_24_1_cast_mid2_fu_1090_p3;
        tmp_56_reg_2807 <= tmp_56_fu_1209_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_10) & (1'b0 == exitcond_fu_2411_p2))) begin
        index_reg_3438 <= index_fu_2441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten4_fu_922_p2))) begin
        indvar_flatten_next3_reg_2723 <= indvar_flatten_next3_fu_1030_p3;
        indvar_flatten_next_reg_2718 <= indvar_flatten_next_fu_1016_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_next4_reg_2665 <= indvar_flatten_next4_fu_928_p2;
        tmp28_reg_2656 <= grp_fu_2537_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_0_V_load_3_reg_3045 <= input_0_V_q1;
        input_0_V_load_6_reg_3095 <= input_0_V_q0;
        input_1_V_load_3_reg_3050 <= input_1_V_q1;
        input_1_V_load_6_reg_3100 <= input_1_V_q0;
        input_2_V_load_3_reg_3040 <= input_2_V_q1;
        input_2_V_load_6_reg_3090 <= input_2_V_q0;
        w_conv1_load_5_reg_3085 <= w_conv1_q0;
        w_conv1_load_6_reg_3105 <= w_conv1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2))) begin
        input_0_V_load_5_reg_3160 <= input_0_V_q1;
        input_1_V_load_5_reg_3165 <= input_1_V_q1;
        input_2_V_load_5_reg_3155 <= input_2_V_q1;
        w_conv1_load_7_reg_3185 <= w_conv1_q0;
        w_conv1_load_8_reg_3205 <= w_conv1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_V_load_0_0_phi_reg_3266 <= input_V_load_0_0_phi_fu_1944_p3;
        input_V_load_1_0_phi_reg_3276 <= input_V_load_1_0_phi_fu_1989_p3;
        input_V_load_1_2_phi_reg_3286 <= input_V_load_1_2_phi_fu_2033_p3;
        input_V_load_2_1_phi_reg_3291 <= input_V_load_2_1_phi_fu_2064_p3;
        input_V_load_2_2_phi_reg_3296 <= input_V_load_2_2_phi_fu_2096_p3;
        newIndex27_mid2_v_reg_3261 <= newIndex27_mid2_v_fu_1914_p3;
        p_Val2_5_0_2_reg_3271 <= {{p_Val2_3_0_2_fu_2587_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
        p_Val2_5_1_1_reg_3281 <= {{p_Val2_3_1_1_fu_2573_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2))) begin
        input_V_load_0_1_phi_reg_3150 <= input_V_load_0_1_phi_fu_1752_p3;
        newIndex25_reg_3140 <= {{mul15_fu_1712_p2[ap_const_lv32_13 : ap_const_lv32_B]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2))) begin
        input_V_load_2_0_phi_reg_3351 <= input_V_load_2_0_phi_fu_2223_p3;
        output_0_V_addr_1_reg_3316 <= newIndex27_mid2_fu_2148_p1;
        output_1_V_addr_1_reg_3321 <= newIndex27_mid2_fu_2148_p1;
        output_2_V_addr_1_reg_3326 <= newIndex27_mid2_fu_2148_p1;
        output_3_V_addr_1_reg_3331 <= newIndex27_mid2_fu_2148_p1;
        output_4_V_addr_1_reg_3336 <= newIndex27_mid2_fu_2148_p1;
        p_Val2_5_1_2_reg_3346 <= {{p_Val2_3_1_2_fu_2566_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
        p_Val2_5_1_reg_3341 <= {{p_Val2_3_1_fu_2580_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
        p_Val2_5_reg_3311 <= {{p_Val2_s_fu_2601_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b0 == ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter2))) begin
        mul13_reg_3135 <= mul13_fu_1699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2))) begin
        mul14_reg_3221 <= mul14_fu_2608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_7)) begin
        n_1_reg_3402 <= n_1_fu_2370_p2;
        next_mul1_reg_3394 <= next_mul1_fu_2358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        n_mid2_reg_2778 <= n_mid2_fu_1139_p3;
        tmp28_mid1_reg_2773 <= grp_fu_2614_p3;
        x_cast3_mid2_reg_2751 <= x_cast3_mid2_fu_1079_p3;
        y_mid2_reg_2768 <= y_mid2_fu_1125_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        newIndex14_reg_3110 <= {{mul22_fu_1639_p2[ap_const_lv32_D : ap_const_lv32_8]}};
        newIndex_reg_3120 <= {{mul23_fu_1668_p2[ap_const_lv32_D : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        newIndex23_reg_2975 <= {{mul21_fu_1528_p2[ap_const_lv32_13 : ap_const_lv32_B]}};
        newIndex34_reg_2960 <= {{mul18_fu_1499_p2[ap_const_lv32_13 : ap_const_lv32_B]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2))) begin
        newIndex27_mid236_v_reg_3216 <= newIndex27_mid236_v_fu_1806_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        newIndex27_reg_2900 <= {{mul16_fu_1429_p2[ap_const_lv32_D : ap_const_lv32_8]}};
        newIndex31_reg_2910 <= {{mul17_fu_1458_p2[ap_const_lv32_D : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        newIndex32_reg_3010 <= {{mul20_fu_1582_p2[ap_const_lv32_D : ap_const_lv32_8]}};
        newIndex36_reg_3000 <= {{mul19_fu_1553_p2[ap_const_lv32_D : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st37_fsm_22)) begin
        output_0_V_addr_2_reg_3449 <= newIndex29_fu_2467_p1;
        output_1_V_addr_2_reg_3454 <= newIndex29_fu_2467_p1;
        output_2_V_addr_2_reg_3459 <= newIndex29_fu_2467_p1;
        output_3_V_addr_2_reg_3464 <= newIndex29_fu_2467_p1;
        output_4_V_addr_2_reg_3469 <= newIndex29_fu_2467_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st38_fsm_23)) begin
        p_Val2_2_reg_3478 <= p_Val2_2_fu_2500_p2;
        tmp_66_reg_3474 <= tmp_66_fu_2480_p1;
        tmp_68_reg_3483 <= tmp_68_fu_2505_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_8)) begin
        p_Val2_3_cast_reg_3412[9 : 0] <= p_Val2_3_cast_fu_2381_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter3))) begin
        p_Val2_5_2_2_reg_3380 <= {{p_Val2_3_2_2_fu_2545_p2[ap_const_lv32_19 : ap_const_lv32_C]}};
        p_Val2_6_1_1_reg_3375 <= p_Val2_6_1_1_fu_2319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter3))) begin
        p_Val2_6_2_2_reg_3385 <= p_Val2_6_2_2_fu_2353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_9) & (1'b0 == exitcond5_fu_2389_p2))) begin
        tmp30_reg_3425 <= tmp30_fu_2401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2) & (1'b0 == ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter2) & (1'b0 == ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter2))) begin
        tmp_45_reg_3130 <= {{mul_fu_2530_p2[ap_const_lv32_15 : ap_const_lv32_D]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st26_fsm_11)) begin
        tmp_67_reg_3444 <= {{mul24_fu_2622_p2[ap_const_lv32_15 : ap_const_lv32_D]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv1_load_1_reg_2935 <= w_conv1_q0;
        w_conv1_load_2_reg_2955 <= w_conv1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0))) begin
        w_conv1_load_3_reg_2995 <= w_conv1_q0;
        w_conv1_load_4_reg_3005 <= w_conv1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        w_conv1_load_reg_3241 <= w_conv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st24_fsm_9)) begin
        x_2_reg_3420 <= x_2_fu_2395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st25_fsm_10)) begin
        y_2_reg_3433 <= y_2_fu_2417_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st22_fsm_7) & ~(1'b0 == exitcond6_fu_2364_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_7) & ~(1'b0 == exitcond6_fu_2364_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_218) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_171) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_184) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_342) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_152) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_42) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_579) begin
        ap_sig_cseq_ST_st22_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_595) begin
        ap_sig_cseq_ST_st23_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_604) begin
        ap_sig_cseq_ST_st24_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_618) begin
        ap_sig_cseq_ST_st25_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_632) begin
        ap_sig_cseq_ST_st26_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_201) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_641) begin
        ap_sig_cseq_ST_st37_fsm_22 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_22 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_658) begin
        ap_sig_cseq_ST_st38_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_716) begin
        ap_sig_cseq_ST_st39_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_7)) begin
        b_conv1_ce0 = 1'b1;
    end else begin
        b_conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_10) & (1'b0 == exitcond_fu_2411_p2))) begin
        grp_fu_2446_ap_start = 1'b1;
    end else begin
        grp_fu_2446_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        indvar_flatten3_phi_fu_694_p4 = indvar_flatten_next4_reg_2665;
    end else begin
        indvar_flatten3_phi_fu_694_p4 = indvar_flatten3_reg_690;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        indvar_flatten4_phi_fu_705_p4 = indvar_flatten_next3_reg_2723;
    end else begin
        indvar_flatten4_phi_fu_705_p4 = indvar_flatten4_reg_701;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        indvar_flatten_phi_fu_728_p4 = indvar_flatten_next_reg_2718;
    end else begin
        indvar_flatten_phi_fu_728_p4 = indvar_flatten_reg_724;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_0_V_address0 = newIndex26_fu_1816_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_0_V_address0 = newIndex40_fu_1760_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_0_V_address0 = newIndex37_fu_1614_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_0_V_address0 = newIndex39_fu_1608_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_0_V_address0 = newIndex33_fu_1480_p1;
    end else begin
        input_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_0_V_address1 = newIndex7_fu_1766_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_0_V_address1 = newIndex38_fu_1620_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_0_V_address1 = newIndex35_fu_1544_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_0_V_address1 = newIndex30_fu_1474_p1;
    end else begin
        input_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        input_0_V_ce0 = 1'b1;
    end else begin
        input_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        input_0_V_ce1 = 1'b1;
    end else begin
        input_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_1_V_address0 = newIndex26_fu_1816_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_1_V_address0 = newIndex40_fu_1760_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_1_V_address0 = newIndex37_fu_1614_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_1_V_address0 = newIndex39_fu_1608_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_1_V_address0 = newIndex33_fu_1480_p1;
    end else begin
        input_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_1_V_address1 = newIndex7_fu_1766_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_1_V_address1 = newIndex38_fu_1620_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_1_V_address1 = newIndex35_fu_1544_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_1_V_address1 = newIndex30_fu_1474_p1;
    end else begin
        input_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        input_1_V_ce0 = 1'b1;
    end else begin
        input_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        input_1_V_ce1 = 1'b1;
    end else begin
        input_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        input_2_V_address0 = newIndex26_fu_1816_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_2_V_address0 = newIndex40_fu_1760_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_2_V_address0 = newIndex37_fu_1614_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_2_V_address0 = newIndex39_fu_1608_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_2_V_address0 = newIndex33_fu_1480_p1;
    end else begin
        input_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_2_V_address1 = newIndex7_fu_1766_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_2_V_address1 = newIndex38_fu_1620_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        input_2_V_address1 = newIndex35_fu_1544_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_2_V_address1 = newIndex30_fu_1474_p1;
    end else begin
        input_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        input_2_V_ce0 = 1'b1;
    end else begin
        input_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        input_2_V_ce1 = 1'b1;
    end else begin
        input_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        m_phi_fu_750_p4 = 1'b1;
    end else begin
        m_phi_fu_750_p4 = m_reg_746;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        n_phi_fu_739_p4 = n_mid2_reg_2778;
    end else begin
        n_phi_fu_739_p4 = n_reg_735;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_0_V_address0 = output_0_V_addr_2_reg_3449;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_0_V_address0 = output_0_V_addr_1_reg_3316;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_0_V_address0 = newIndex24_fu_877_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_22)) begin
        output_0_V_address0 = newIndex29_fu_2467_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2))) begin
        output_0_V_address0 = newIndex27_mid2_fu_2148_p1;
    end else begin
        output_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st37_fsm_22) | (1'b1 == ap_sig_cseq_ST_st39_fsm_24) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        output_0_V_ce0 = 1'b1;
    end else begin
        output_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_0_V_d0 = p_cast_fu_2521_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_0_V_d0 = p_Val2_6_2_2_reg_3385;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_0_V_d0 = ap_const_lv14_0;
    end else begin
        output_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2) & (tmp_46_fu_857_p1 == ap_const_lv4_0)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_0)) | ((1'b1 == ap_sig_cseq_ST_st39_fsm_24) & (tmp_66_reg_3474 == ap_const_lv4_0)))) begin
        output_0_V_we0 = 1'b1;
    end else begin
        output_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_1_V_address0 = output_1_V_addr_2_reg_3454;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_1_V_address0 = output_1_V_addr_1_reg_3321;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_1_V_address0 = newIndex24_fu_877_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_22)) begin
        output_1_V_address0 = newIndex29_fu_2467_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2))) begin
        output_1_V_address0 = newIndex27_mid2_fu_2148_p1;
    end else begin
        output_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st37_fsm_22) | (1'b1 == ap_sig_cseq_ST_st39_fsm_24) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        output_1_V_ce0 = 1'b1;
    end else begin
        output_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_1_V_d0 = p_cast_fu_2521_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_1_V_d0 = p_Val2_6_2_2_reg_3385;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_1_V_d0 = ap_const_lv14_0;
    end else begin
        output_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2) & (tmp_46_fu_857_p1 == ap_const_lv4_1)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_1)) | ((1'b1 == ap_sig_cseq_ST_st39_fsm_24) & (tmp_66_reg_3474 == ap_const_lv4_1)))) begin
        output_1_V_we0 = 1'b1;
    end else begin
        output_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_2_V_address0 = output_2_V_addr_2_reg_3459;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_2_V_address0 = output_2_V_addr_1_reg_3326;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_2_V_address0 = newIndex24_fu_877_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_22)) begin
        output_2_V_address0 = newIndex29_fu_2467_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2))) begin
        output_2_V_address0 = newIndex27_mid2_fu_2148_p1;
    end else begin
        output_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st37_fsm_22) | (1'b1 == ap_sig_cseq_ST_st39_fsm_24) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        output_2_V_ce0 = 1'b1;
    end else begin
        output_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_2_V_d0 = p_cast_fu_2521_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_2_V_d0 = p_Val2_6_2_2_reg_3385;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_2_V_d0 = ap_const_lv14_0;
    end else begin
        output_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2) & (tmp_46_fu_857_p1 == ap_const_lv4_2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_2)) | ((1'b1 == ap_sig_cseq_ST_st39_fsm_24) & (tmp_66_reg_3474 == ap_const_lv4_2)))) begin
        output_2_V_we0 = 1'b1;
    end else begin
        output_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_3_V_address0 = output_3_V_addr_2_reg_3464;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_3_V_address0 = output_3_V_addr_1_reg_3331;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_3_V_address0 = newIndex24_fu_877_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_22)) begin
        output_3_V_address0 = newIndex29_fu_2467_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2))) begin
        output_3_V_address0 = newIndex27_mid2_fu_2148_p1;
    end else begin
        output_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st37_fsm_22) | (1'b1 == ap_sig_cseq_ST_st39_fsm_24) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        output_3_V_ce0 = 1'b1;
    end else begin
        output_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_3_V_d0 = p_cast_fu_2521_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_3_V_d0 = p_Val2_6_2_2_reg_3385;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_3_V_d0 = ap_const_lv14_0;
    end else begin
        output_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2) & (tmp_46_fu_857_p1 == ap_const_lv4_3)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_3)) | ((1'b1 == ap_sig_cseq_ST_st39_fsm_24) & (tmp_66_reg_3474 == ap_const_lv4_3)))) begin
        output_3_V_we0 = 1'b1;
    end else begin
        output_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_4_V_address0 = output_4_V_addr_2_reg_3469;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_4_V_address0 = output_4_V_addr_1_reg_3336;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_4_V_address0 = newIndex24_fu_877_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st37_fsm_22)) begin
        output_4_V_address0 = newIndex29_fu_2467_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2))) begin
        output_4_V_address0 = newIndex27_mid2_fu_2148_p1;
    end else begin
        output_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st37_fsm_22) | (1'b1 == ap_sig_cseq_ST_st39_fsm_24) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)))) begin
        output_4_V_ce0 = 1'b1;
    end else begin
        output_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st39_fsm_24)) begin
        output_4_V_d0 = p_cast_fu_2521_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        output_4_V_d0 = p_Val2_6_2_2_reg_3385;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_4_V_d0 = ap_const_lv14_0;
    end else begin
        output_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_845_p2) & ~(tmp_46_fu_857_p1 == ap_const_lv4_0) & ~(tmp_46_fu_857_p1 == ap_const_lv4_1) & ~(tmp_46_fu_857_p1 == ap_const_lv4_2) & ~(tmp_46_fu_857_p1 == ap_const_lv4_3)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & ~(arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_0) & ~(arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_1) & ~(arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_2) & ~(arrayNo14_cast1_mid2_reg_3356 == ap_const_lv4_3)) | ((1'b1 == ap_sig_cseq_ST_st39_fsm_24) & ~(tmp_66_reg_3474 == ap_const_lv4_0) & ~(tmp_66_reg_3474 == ap_const_lv4_1) & ~(tmp_66_reg_3474 == ap_const_lv4_2) & ~(tmp_66_reg_3474 == ap_const_lv4_3)))) begin
        output_4_V_we0 = 1'b1;
    end else begin
        output_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        w_conv1_address0 = tmp_14_fu_1705_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        w_conv1_address0 = tmp_28_2_1_fu_1631_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        w_conv1_address0 = tmp_28_1_2_fu_1574_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv1_address0 = tmp_28_1_fu_1491_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        w_conv1_address0 = tmp_28_0_1_fu_1421_p1;
    end else begin
        w_conv1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        w_conv1_address1 = tmp_28_2_2_fu_1660_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        w_conv1_address1 = tmp_28_2_fu_1603_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv1_address1 = tmp_28_1_1_fu_1520_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        w_conv1_address1 = tmp_28_0_2_fu_1450_p1;
    end else begin
        w_conv1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        w_conv1_ce0 = 1'b1;
    end else begin
        w_conv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it1)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)))) begin
        w_conv1_ce1 = 1'b1;
    end else begin
        w_conv1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (ap_reg_ppstg_exitcond_flatten4_reg_2661_pp0_iter1 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        x_phi_fu_762_p4 = x_cast3_mid2_reg_2751;
    end else begin
        x_phi_fu_762_p4 = x_reg_758;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_flatten4_reg_2661 == 1'b0))) begin
        y_phi_fu_716_p4 = y_mid2_reg_2768;
    end else begin
        y_phi_fu_716_p4 = y_reg_712;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == exitcond1_fu_845_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
        end
        ap_ST_pp0_stg1_fsm_3 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_4;
        end
        ap_ST_pp0_stg2_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_5;
        end
        ap_ST_pp0_stg3_fsm_5 : begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_6;
        end
        ap_ST_pp0_stg4_fsm_6 : begin
            if (~((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st22_fsm_7;
            end
        end
        ap_ST_st22_fsm_7 : begin
            if (~(1'b0 == exitcond6_fu_2364_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_8;
            end
        end
        ap_ST_st23_fsm_8 : begin
            ap_NS_fsm = ap_ST_st24_fsm_9;
        end
        ap_ST_st24_fsm_9 : begin
            if ((1'b0 == exitcond5_fu_2389_p2)) begin
                ap_NS_fsm = ap_ST_st25_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st22_fsm_7;
            end
        end
        ap_ST_st25_fsm_10 : begin
            if ((1'b0 == exitcond_fu_2411_p2)) begin
                ap_NS_fsm = ap_ST_st26_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st24_fsm_9;
            end
        end
        ap_ST_st26_fsm_11 : begin
            ap_NS_fsm = ap_ST_st27_fsm_12;
        end
        ap_ST_st27_fsm_12 : begin
            ap_NS_fsm = ap_ST_st28_fsm_13;
        end
        ap_ST_st28_fsm_13 : begin
            ap_NS_fsm = ap_ST_st29_fsm_14;
        end
        ap_ST_st29_fsm_14 : begin
            ap_NS_fsm = ap_ST_st30_fsm_15;
        end
        ap_ST_st30_fsm_15 : begin
            ap_NS_fsm = ap_ST_st31_fsm_16;
        end
        ap_ST_st31_fsm_16 : begin
            ap_NS_fsm = ap_ST_st32_fsm_17;
        end
        ap_ST_st32_fsm_17 : begin
            ap_NS_fsm = ap_ST_st33_fsm_18;
        end
        ap_ST_st33_fsm_18 : begin
            ap_NS_fsm = ap_ST_st34_fsm_19;
        end
        ap_ST_st34_fsm_19 : begin
            ap_NS_fsm = ap_ST_st35_fsm_20;
        end
        ap_ST_st35_fsm_20 : begin
            ap_NS_fsm = ap_ST_st36_fsm_21;
        end
        ap_ST_st36_fsm_21 : begin
            ap_NS_fsm = ap_ST_st37_fsm_22;
        end
        ap_ST_st37_fsm_22 : begin
            ap_NS_fsm = ap_ST_st38_fsm_23;
        end
        ap_ST_st38_fsm_23 : begin
            ap_NS_fsm = ap_ST_st39_fsm_24;
        end
        ap_ST_st39_fsm_24 : begin
            ap_NS_fsm = ap_ST_st25_fsm_10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_152 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_171 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_184 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_201 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_218 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_342 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_42 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_579 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_595 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_604 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_618 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_632 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_641 = (1'b1 == ap_CS_fsm[ap_const_lv32_16]);
end

always @ (*) begin
    ap_sig_658 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_716 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

assign arrayNo14_cast1_mid2_fu_2234_p3 = ((ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2[0:0] === 1'b1) ? tmp_51_fu_2230_p1 : arrayNo14_cast1_mid5_reg_3301);

assign arrayNo14_cast1_mid3_fu_2115_p3 = ((ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter2[0:0] === 1'b1) ? arrayNo14_cast1_mid_fu_2112_p1 : tmp_43_fu_2104_p1);

assign arrayNo14_cast1_mid5_fu_2131_p3 = ((ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter2[0:0] === 1'b1) ? tmp_48_fu_2128_p1 : arrayNo14_cast1_mid3_fu_2115_p3);

assign arrayNo14_cast1_mid_fu_2112_p1 = ap_reg_ppstg_tmp_27_reg_2834_pp0_iter2;

assign arrayNo14_cast_mid2_fu_2244_p3 = ((ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2[0:0] === 1'b1) ? tmp_52_fu_2240_p1 : arrayNo14_cast_mid5_reg_3306);

assign arrayNo14_cast_mid3_fu_2122_p3 = ((ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter2[0:0] === 1'b1) ? ap_reg_ppstg_tmp_27_reg_2834_pp0_iter2 : tmp_44_fu_2108_p1);

assign arrayNo14_cast_mid5_fu_2141_p3 = ((ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter2[0:0] === 1'b1) ? tmp_49_fu_2138_p1 : arrayNo14_cast_mid3_fu_2122_p3);

assign b_conv1_address0 = tmp_8_fu_2376_p1;

assign exitcond1_fu_845_p2 = ((i_reg_657 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond5_fu_2389_p2 = ((x2_reg_793 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign exitcond6_fu_2364_p2 = ((n1_reg_770 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_960_p2 = ((indvar_flatten_phi_fu_728_p4 == ap_const_lv7_20) ? 1'b1 : 1'b0);

assign exitcond_flatten4_fu_922_p2 = ((indvar_flatten3_phi_fu_694_p4 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_934_p2 = ((indvar_flatten4_phi_fu_705_p4 == ap_const_lv9_A0) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_966_p2 = (exitcond_flatten2_fu_960_p2 & not_exitcond_flatten_fu_948_p2);

assign exitcond_flatten_not_fu_992_p2 = (exitcond_flatten2_fu_960_p2 ^ 1'b1);

assign exitcond_fu_2411_p2 = ((y3_reg_804 == ap_const_lv3_5) ? 1'b1 : 1'b0);

assign grp_fu_1073_p0 = (tmp45_cast_fu_1064_p1 + tmp28_reg_2656);

assign grp_fu_1073_p1 = ap_const_lv10_5;

assign grp_fu_1203_p0 = ($signed(x_cast63_cast_mid2_cast_fu_1086_p1) + $signed(tmp1_cast54_cast_fu_1193_p1));

assign grp_fu_1203_p1 = ap_const_lv9_3;

assign grp_fu_1219_p0 = ($signed(tmp_24_1_cast_cast_mid2_cast_fu_1097_p1) + $signed(tmp1_cast54_cast_fu_1193_p1));

assign grp_fu_1219_p1 = ap_const_lv9_3;

assign grp_fu_1312_p0 = (tmp28_mid1_reg_2773 + tmp45_cast_mid2_cast_fu_1297_p1);

assign grp_fu_1312_p1 = ap_const_lv10_5;

assign grp_fu_1329_p0 = (x_cast3_mid2_cast_fu_1225_p1 + tmp1_0_1_cast_fu_1318_p2);

assign grp_fu_1329_p1 = ap_const_lv6_3;

assign grp_fu_1340_p0 = ($signed(tmp_24_2_cast_cast_mid2_fu_1243_p1) + $signed(tmp1_cast54_cast_reg_2796));

assign grp_fu_1340_p1 = ap_const_lv9_3;

assign grp_fu_1352_p1 = ap_const_lv6_5;

assign grp_fu_1367_p0 = (x_cast3_mid2_cast_reg_2819 + tmp1_0_2_cast_fu_1357_p2);

assign grp_fu_1367_p1 = ap_const_lv6_3;

assign grp_fu_1378_p0 = (tmp_24_1_cast_mid2_cast_fu_1346_p1 + tmp1_0_1_cast_reg_2852);

assign grp_fu_1378_p1 = ap_const_lv6_3;

assign grp_fu_1401_p1 = ap_const_lv6_3;

assign grp_fu_1406_p1 = ap_const_lv6_3;

assign grp_fu_1411_p1 = ap_const_lv6_3;

assign grp_fu_2446_p0 = (tmp47_cast_fu_2437_p1 + tmp30_reg_3425);

assign grp_fu_2446_p1 = ap_const_lv10_5;

assign grp_fu_2537_p0 = ap_const_lv10_19;

assign grp_fu_2537_p1 = grp_fu_2537_p10;

assign grp_fu_2537_p10 = n_phi_fu_739_p4;

assign grp_fu_2537_p2 = grp_fu_2537_p20;

assign grp_fu_2537_p20 = p_shl1_fu_906_p3;

assign grp_fu_2614_p0 = ap_const_lv10_19;

assign grp_fu_2614_p1 = grp_fu_2614_p10;

assign grp_fu_2614_p10 = n_2_fu_1130_p2;

assign grp_fu_2614_p2 = grp_fu_2614_p20;

assign grp_fu_2614_p20 = p_shl1_cast_mid2_fu_1114_p3;

assign i_1_fu_851_p2 = (i_reg_657 + ap_const_lv10_1);

assign i_index_0_1_fu_1323_p2 = (x_cast3_mid2_cast_fu_1225_p1 + tmp1_0_1_cast_fu_1318_p2);

assign i_index_0_2_fu_1362_p2 = (x_cast3_mid2_cast_reg_2819 + tmp1_0_2_cast_fu_1357_p2);

assign i_index_1_1_fu_1373_p2 = (tmp_24_1_cast_mid2_cast_fu_1346_p1 + tmp1_0_1_cast_reg_2852);

assign i_index_1_2_fu_1384_p2 = (tmp_24_1_cast_mid2_cast_fu_1346_p1 + tmp1_0_2_cast_fu_1357_p2);

assign i_index_1_fu_1213_p2 = ($signed(tmp_24_1_cast_cast_mid2_cast_fu_1097_p1) + $signed(tmp1_cast54_cast_fu_1193_p1));

assign i_index_2_1_fu_1390_p2 = (tmp_24_2_cast_mid2_fu_1349_p1 + tmp1_0_1_cast_reg_2852);

assign i_index_2_2_fu_1395_p2 = (tmp_24_2_cast_mid2_fu_1349_p1 + tmp1_0_2_cast_fu_1357_p2);

assign i_index_2_fu_1335_p2 = ($signed(tmp_24_2_cast_cast_mid2_fu_1243_p1) + $signed(tmp1_cast54_cast_reg_2796));

assign i_index_fu_1197_p2 = ($signed(x_cast63_cast_mid2_cast_fu_1086_p1) + $signed(tmp1_cast54_cast_fu_1193_p1));

assign idx_urem_fu_898_p3 = ((tmp_65_fu_892_p2[0:0] === 1'b1) ? next_urem_fu_886_p2 : ap_const_lv10_0);

assign index_fu_2441_p2 = (tmp47_cast_fu_2437_p1 + tmp30_reg_3425);

assign indvar_flatten37_op_fu_1024_p2 = (indvar_flatten4_phi_fu_705_p4 + ap_const_lv9_1);

assign indvar_flatten_next3_fu_1030_p3 = ((exitcond_flatten_fu_934_p2[0:0] === 1'b1) ? ap_const_lv9_1 : indvar_flatten37_op_fu_1024_p2);

assign indvar_flatten_next4_fu_928_p2 = (ap_const_lv10_1 + indvar_flatten3_phi_fu_694_p4);

assign indvar_flatten_next_fu_1016_p3 = ((tmp_28_fu_978_p2[0:0] === 1'b1) ? ap_const_lv7_1 : indvar_flatten_op_fu_1010_p2);

assign indvar_flatten_op_fu_1010_p2 = (indvar_flatten_phi_fu_728_p4 + ap_const_lv7_1);

assign input_V_load_0_0_phi_fu_1944_p3 = ((sel_tmp2_fu_1938_p2[0:0] === 1'b1) ? input_1_V_q0 : sel_tmp1_fu_1930_p3);

assign input_V_load_0_1_phi_fu_1752_p3 = ((sel_tmp7_fu_1746_p2[0:0] === 1'b1) ? reg_825 : sel_tmp6_fu_1738_p3);

assign input_V_load_0_2_phi_fu_1861_p3 = ((sel_tmp8_fu_1855_p2[0:0] === 1'b1) ? reg_840 : sel_tmp4_fu_1847_p3);

assign input_V_load_1_0_phi_fu_1989_p3 = ((sel_tmp11_fu_1983_p2[0:0] === 1'b1) ? input_1_V_load_3_reg_3050 : sel_tmp10_fu_1977_p3);

assign input_V_load_1_1_phi_fu_1893_p3 = ((sel_tmp14_fu_1887_p2[0:0] === 1'b1) ? reg_825 : sel_tmp13_fu_1879_p3);

assign input_V_load_1_2_phi_fu_2033_p3 = ((sel_tmp17_fu_2027_p2[0:0] === 1'b1) ? input_1_V_load_5_reg_3165 : sel_tmp16_fu_2021_p3);

assign input_V_load_2_0_phi_fu_2223_p3 = ((sel_tmp20_fu_2217_p2[0:0] === 1'b1) ? input_1_V_load_6_reg_3100 : sel_tmp19_fu_2211_p3);

assign input_V_load_2_1_phi_fu_2064_p3 = ((sel_tmp23_fu_2058_p2[0:0] === 1'b1) ? reg_825 : sel_tmp22_fu_2050_p3);

assign input_V_load_2_2_phi_fu_2096_p3 = ((sel_tmp26_fu_2090_p2[0:0] === 1'b1) ? reg_840 : sel_tmp25_fu_2082_p3);

assign m_mid1_fu_1004_p2 = (m_mid_fu_954_p2 & not_exitcond_flatten_mid_fu_998_p2);

assign m_mid_fu_954_p2 = (m_phi_fu_750_p4 & not_exitcond_flatten_fu_948_p2);

assign mul13_fu_1699_p1 = mul13_fu_1699_p10;

assign mul13_fu_1699_p10 = ap_reg_ppstg_o_index_mid_reg_2840_pp0_iter1;

assign mul13_fu_1699_p2 = (ap_const_lv14_67 * mul13_fu_1699_p1);

assign mul14_fu_2608_p0 = ap_const_lv22_667;

assign mul14_fu_2608_p1 = mul14_fu_2608_p10;

assign mul14_fu_2608_p10 = ap_reg_ppstg_o_index_mid1_reg_2846_pp0_iter1;

assign mul15_fu_1712_p1 = mul15_fu_1712_p10;

assign mul15_fu_1712_p10 = ap_reg_ppstg_i_index_reg_2801_pp0_iter1;

assign mul15_fu_1712_p2 = (ap_const_lv20_2AB * mul15_fu_1712_p1);

assign mul16_fu_1429_p1 = mul16_fu_1429_p10;

assign mul16_fu_1429_p10 = i_index_0_1_reg_2858;

assign mul16_fu_1429_p2 = (ap_const_lv14_56 * mul16_fu_1429_p1);

assign mul17_fu_1458_p1 = mul17_fu_1458_p10;

assign mul17_fu_1458_p10 = i_index_0_2_reg_2870;

assign mul17_fu_1458_p2 = (ap_const_lv14_56 * mul17_fu_1458_p1);

assign mul18_fu_1499_p1 = mul18_fu_1499_p10;

assign mul18_fu_1499_p10 = ap_reg_ppstg_i_index_1_reg_2813_pp0_iter1;

assign mul18_fu_1499_p2 = (ap_const_lv20_2AB * mul18_fu_1499_p1);

assign mul19_fu_1553_p1 = mul19_fu_1553_p10;

assign mul19_fu_1553_p10 = ap_reg_ppstg_i_index_1_1_reg_2876_pp0_iter1;

assign mul19_fu_1553_p2 = (ap_const_lv14_56 * mul19_fu_1553_p1);

assign mul20_fu_1582_p1 = mul20_fu_1582_p10;

assign mul20_fu_1582_p10 = ap_reg_ppstg_i_index_1_2_reg_2882_pp0_iter1;

assign mul20_fu_1582_p2 = (ap_const_lv14_56 * mul20_fu_1582_p1);

assign mul21_fu_1528_p1 = mul21_fu_1528_p10;

assign mul21_fu_1528_p10 = ap_reg_ppstg_i_index_2_reg_2864_pp0_iter1;

assign mul21_fu_1528_p2 = (ap_const_lv20_2AB * mul21_fu_1528_p1);

assign mul22_fu_1639_p1 = mul22_fu_1639_p10;

assign mul22_fu_1639_p10 = ap_reg_ppstg_i_index_2_1_reg_2888_pp0_iter1;

assign mul22_fu_1639_p2 = (ap_const_lv14_56 * mul22_fu_1639_p1);

assign mul23_fu_1668_p1 = mul23_fu_1668_p10;

assign mul23_fu_1668_p10 = ap_reg_ppstg_i_index_2_2_reg_2894_pp0_iter1;

assign mul23_fu_1668_p2 = (ap_const_lv14_56 * mul23_fu_1668_p1);

assign mul24_fu_2622_p0 = ap_const_lv22_667;

assign mul24_fu_2622_p1 = mul24_fu_2622_p10;

assign mul24_fu_2622_p10 = index_reg_3438;

assign mul_fu_2530_p0 = ap_const_lv22_667;

assign mul_fu_2530_p1 = mul_fu_2530_p10;

assign mul_fu_2530_p10 = ap_reg_ppstg_o_index_reg_2745_pp0_iter1;

assign n_1_fu_2370_p2 = (n1_reg_770 + ap_const_lv6_1);

assign n_2_fu_1130_p2 = (ap_const_lv6_1 + n_mid_reg_2704);

assign n_mid2_fu_1139_p3 = ((m_mid1_reg_2710[0:0] === 1'b1) ? n_2_fu_1130_p2 : n_mid_reg_2704);

assign n_mid_fu_984_p3 = ((tmp_28_fu_978_p2[0:0] === 1'b1) ? ap_const_lv6_0 : n_phi_fu_739_p4);

assign newIndex22_fu_1772_p1 = $signed(tmp_45_reg_3130);

assign newIndex24_fu_877_p1 = tmp_47_fu_867_p4;

assign newIndex26_fu_1816_p1 = newIndex25_reg_3140;

assign newIndex26_mid1_fu_1910_p1 = $signed(tmp_53_fu_1901_p4);

assign newIndex26_mid2_fu_1802_p1 = $unsigned(tmp_29_fu_1798_p1);

assign newIndex26_mid_cast_fu_1775_p3 = ((ap_reg_ppstg_tmp_reg_2829_pp0_iter1[0:0] === 1'b1) ? ap_const_lv10_0 : ap_const_lv10_1);

assign newIndex27_mid236_v_fu_1806_p3 = ((ap_reg_ppstg_exitcond_flatten_mid_reg_2687_pp0_iter2[0:0] === 1'b1) ? newIndex26_mid2_fu_1802_p1 : newIndex27_mid280_v_fu_1782_p3);

assign newIndex27_mid280_v_fu_1782_p3 = ((ap_reg_ppstg_exitcond_flatten_reg_2670_pp0_iter2[0:0] === 1'b1) ? newIndex26_mid_cast_fu_1775_p3 : newIndex22_fu_1772_p1);

assign newIndex27_mid2_fu_2148_p1 = newIndex27_mid2_v_reg_3261;

assign newIndex27_mid2_v_fu_1914_p3 = ((ap_reg_ppstg_m_mid1_reg_2710_pp0_iter2[0:0] === 1'b1) ? newIndex26_mid1_fu_1910_p1 : newIndex27_mid236_v_reg_3216);

assign newIndex28_fu_2464_p1 = $signed(tmp_67_reg_3444);

assign newIndex29_fu_2467_p1 = $unsigned(newIndex28_fu_2464_p1);

assign newIndex30_fu_1474_p1 = newIndex27_reg_2900;

assign newIndex33_fu_1480_p1 = newIndex31_reg_2910;

assign newIndex35_fu_1544_p1 = newIndex34_reg_2960;

assign newIndex37_fu_1614_p1 = newIndex36_reg_3000;

assign newIndex38_fu_1620_p1 = newIndex32_reg_3010;

assign newIndex39_fu_1608_p1 = newIndex23_reg_2975;

assign newIndex40_fu_1760_p1 = newIndex14_reg_3110;

assign newIndex7_fu_1766_p1 = newIndex_reg_3120;

assign next_mul1_fu_2358_p2 = (phi_mul1_reg_781 + ap_const_lv10_19);

assign next_mul_fu_861_p2 = (ap_const_lv21_667 + phi_mul_reg_668);

assign next_urem_fu_886_p2 = (phi_urem_reg_679 + ap_const_lv10_1);

assign not_exitcond_flatten_fu_948_p2 = (exitcond_flatten_fu_934_p2 ^ 1'b1);

assign not_exitcond_flatten_mid_fu_998_p2 = (exitcond_flatten_fu_934_p2 | exitcond_flatten_not_fu_992_p2);

assign o_index_fu_1068_p2 = (tmp45_cast_fu_1064_p1 + tmp28_reg_2656);

assign o_index_mid1_fu_1307_p2 = (tmp28_mid1_reg_2773 + tmp45_cast_mid2_cast_fu_1297_p1);

assign o_index_mid_fu_1301_p2 = (p_shl1_cast_mid1_cast_fu_1277_p1 + tmp45_cast_mid1_cast_fu_1286_p1);

assign p_Val2_2_fu_2500_p2 = (p_Val2_s_33_fu_2484_p7 + p_Val2_3_cast_reg_3412);

assign p_Val2_3_cast_fu_2381_p1 = b_conv1_q0;

assign p_Val2_6_0_1_fu_2305_p2 = (p_Val2_6_reg_3360 + p_Val2_5_0_1_reg_3246);

assign p_Val2_6_0_2_fu_2309_p2 = (p_Val2_6_0_1_fu_2305_p2 + p_Val2_5_0_2_reg_3271);

assign p_Val2_6_1_1_fu_2319_p2 = (p_Val2_6_1_fu_2314_p2 + p_Val2_5_1_1_reg_3281);

assign p_Val2_6_1_2_fu_2339_p2 = (p_Val2_6_1_1_reg_3375 + p_Val2_5_1_2_reg_3346);

assign p_Val2_6_1_fu_2314_p2 = (p_Val2_6_0_2_fu_2309_p2 + p_Val2_5_1_reg_3341);

assign p_Val2_6_2_1_fu_2348_p2 = (p_Val2_6_2_fu_2343_p2 + p_Val2_5_2_1_reg_3370);

assign p_Val2_6_2_2_fu_2353_p2 = (p_Val2_6_2_1_fu_2348_p2 + p_Val2_5_2_2_reg_3380);

assign p_Val2_6_2_fu_2343_p2 = (p_Val2_6_1_2_fu_2339_p2 + p_Val2_5_2_reg_3365);

assign p_Val2_6_fu_2270_p2 = (tmp_19_fu_2254_p7 + p_Val2_5_reg_3311);

assign p_Val2_s_33_fu_2484_p6 = grp_fu_2446_p2;

assign p_cast_fu_2521_p1 = p_s_fu_2514_p3;

assign p_s_fu_2514_p3 = ((tmp_11_fu_2509_p2[0:0] === 1'b1) ? tmp_68_reg_3483 : ap_const_lv13_0);

assign p_shl1_cast_mid1_cast_fu_1277_p1 = p_shl1_mid1_reg_2763;

assign p_shl1_cast_mid2_fu_1114_p3 = ((exitcond_flatten_mid_reg_2687[0:0] === 1'b1) ? p_shl1_mid1_fu_1107_p3 : p_shl1_cast_mid_fu_1101_p3);

assign p_shl1_cast_mid_fu_1101_p3 = ((exitcond_flatten_reg_2670[0:0] === 1'b1) ? ap_const_lv5_0 : p_shl1_reg_2651);

assign p_shl1_fu_906_p3 = {{y_phi_fu_716_p4}, {ap_const_lv2_0}};

assign p_shl1_mid1_fu_1107_p3 = {{y_1_reg_2697}, {ap_const_lv2_0}};

assign p_shl2_cast_fu_1183_p1 = p_shl2_fu_1175_p3;

assign p_shl2_fu_1175_p3 = {{y_mid2_fu_1125_p3}, {ap_const_lv3_0}};

assign p_shl4_fu_2423_p3 = {{y3_reg_804}, {ap_const_lv2_0}};

assign p_shl_cast_fu_1161_p1 = p_shl_fu_1153_p3;

assign p_shl_fu_1153_p3 = {{tmp_54_fu_1149_p1}, {ap_const_lv3_0}};

assign sel_tmp10_fu_1977_p3 = ((sel_tmp9_fu_1971_p2[0:0] === 1'b1) ? input_0_V_load_3_reg_3045 : input_2_V_load_3_reg_3040);

assign sel_tmp11_fu_1983_p2 = ((tmp_59_fu_1967_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp12_fu_1873_p2 = ((tmp_60_fu_1869_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp13_fu_1879_p3 = ((sel_tmp12_fu_1873_p2[0:0] === 1'b1) ? reg_820 : reg_815);

assign sel_tmp14_fu_1887_p2 = ((tmp_60_fu_1869_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp15_fu_2015_p2 = ((tmp_61_fu_2011_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp16_fu_2021_p3 = ((sel_tmp15_fu_2015_p2[0:0] === 1'b1) ? input_0_V_load_5_reg_3160 : input_2_V_load_5_reg_3155);

assign sel_tmp17_fu_2027_p2 = ((tmp_61_fu_2011_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp18_fu_2205_p2 = ((tmp_62_fu_2201_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp19_fu_2211_p3 = ((sel_tmp18_fu_2205_p2[0:0] === 1'b1) ? input_0_V_load_6_reg_3095 : input_2_V_load_6_reg_3090);

assign sel_tmp1_fu_1930_p3 = ((sel_tmp_fu_1924_p2[0:0] === 1'b1) ? input_0_V_q0 : input_2_V_q0);

assign sel_tmp20_fu_2217_p2 = ((tmp_62_fu_2201_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp21_fu_2044_p2 = ((tmp_63_fu_2040_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp22_fu_2050_p3 = ((sel_tmp21_fu_2044_p2[0:0] === 1'b1) ? reg_820 : reg_815);

assign sel_tmp23_fu_2058_p2 = ((tmp_63_fu_2040_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp24_fu_2076_p2 = ((tmp_64_fu_2072_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp25_fu_2082_p3 = ((sel_tmp24_fu_2076_p2[0:0] === 1'b1) ? reg_835 : reg_830);

assign sel_tmp26_fu_2090_p2 = ((tmp_64_fu_2072_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_1938_p2 = ((tmp_55_fu_1920_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_1841_p2 = ((tmp_58_fu_1837_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_1847_p3 = ((sel_tmp3_fu_1841_p2[0:0] === 1'b1) ? reg_835 : reg_830);

assign sel_tmp5_fu_1732_p2 = ((tmp_57_fu_1728_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp6_fu_1738_p3 = ((sel_tmp5_fu_1732_p2[0:0] === 1'b1) ? reg_820 : reg_815);

assign sel_tmp7_fu_1746_p2 = ((tmp_57_fu_1728_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_1855_p2 = ((tmp_58_fu_1837_p1 == ap_const_lv3_1) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_1971_p2 = ((tmp_59_fu_1967_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_1924_p2 = ((tmp_55_fu_1920_p1 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp1_0_1_cast_fu_1318_p2 = (ap_const_lv6_7 + tmp_56_reg_2807);

assign tmp1_0_2_cast_fu_1357_p2 = (ap_const_lv6_E + tmp_56_reg_2807);

assign tmp1_cast54_cast_fu_1193_p1 = $signed(tmp1_fu_1187_p2);

assign tmp1_fu_1187_p2 = (p_shl2_cast_fu_1183_p1 - tmp2_cast1_fu_1171_p1);

assign tmp27_fu_1058_p2 = (x_cast_fu_1038_p1 + y_cast_fu_1054_p1);

assign tmp27_mid1_fu_1280_p2 = (y_cast_mid1_fu_1274_p1 + x_cast_mid2_cast_fu_1228_p1);

assign tmp29_fu_2431_p2 = (y3_cast_fu_2407_p1 + p_shl4_fu_2423_p3);

assign tmp2_cast1_fu_1171_p1 = y_mid2_fu_1125_p3;

assign tmp30_fu_2401_p2 = (x2_cast_fu_2385_p1 + phi_mul1_reg_781);

assign tmp45_cast_fu_1064_p1 = tmp27_fu_1058_p2;

assign tmp45_cast_mid1_cast_fu_1286_p1 = tmp27_mid1_fu_1280_p2;

assign tmp45_cast_mid2_cast_fu_1297_p1 = tmp45_cast_mid2_fu_1290_p3;

assign tmp45_cast_mid2_fu_1290_p3 = ((exitcond_flatten_mid_reg_2687[0:0] === 1'b1) ? tmp27_mid1_fu_1280_p2 : tmp45_cast_mid3_fu_1250_p3);

assign tmp45_cast_mid3_fu_1250_p3 = ((exitcond_flatten_reg_2670[0:0] === 1'b1) ? tmp45_cast_mid_cast_fu_1247_p1 : tmp27_reg_2740);

assign tmp45_cast_mid_cast_fu_1247_p1 = x_3_reg_2728;

assign tmp47_cast_fu_2437_p1 = tmp29_fu_2431_p2;

assign tmp_11_fu_2509_p2 = (($signed(p_Val2_2_reg_3478) > $signed(14'b00000000000000)) ? 1'b1 : 1'b0);

assign tmp_13_fu_1165_p2 = (tmp_14_cast1_fu_1145_p1 + p_shl_cast_fu_1161_p1);

assign tmp_14_cast1_fu_1145_p1 = n_mid2_fu_1139_p3;

assign tmp_14_fu_1705_p1 = ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1;

assign tmp_19_fu_2254_p6 = arrayNo14_cast_mid2_fu_2244_p3;

assign tmp_24_1_cast_cast_mid2_cast_fu_1097_p1 = tmp_24_1_cast_mid2_fu_1090_p3;

assign tmp_24_1_cast_mid2_cast_fu_1346_p1 = tmp_24_1_cast_mid2_reg_2758;

assign tmp_24_1_cast_mid2_fu_1090_p3 = ((exitcond_flatten_reg_2670[0:0] === 1'b1) ? tmp_24_2_fu_1048_p2 : x_3_fu_1042_p2);

assign tmp_24_2_cast_cast_mid2_fu_1243_p1 = tmp_24_2_cast_mid2_v_fu_1237_p3;

assign tmp_24_2_cast_mid2_fu_1349_p1 = tmp_24_2_cast_mid2_v_reg_2824;

assign tmp_24_2_cast_mid2_v_fu_1237_p3 = ((exitcond_flatten_reg_2670[0:0] === 1'b1) ? tmp_24_2_mid1_fu_1231_p2 : tmp_24_2_reg_2735);

assign tmp_24_2_fu_1048_p2 = (ap_const_lv3_2 + x_phi_fu_762_p4);

assign tmp_24_2_mid1_fu_1231_p2 = (ap_const_lv3_3 + x_reg_758);

assign tmp_26_fu_1261_p2 = (x_reg_758 ^ ap_const_lv3_4);

assign tmp_27_fu_1267_p3 = ((tmp_fu_1256_p2[0:0] === 1'b1) ? x_3_reg_2728 : tmp_26_fu_1261_p2);

assign tmp_28_0_1_fu_1421_p1 = w_index_0_1_fu_1416_p2;

assign tmp_28_0_2_fu_1450_p1 = w_index_0_2_fu_1445_p2;

assign tmp_28_1_1_fu_1520_p1 = w_index_1_1_fu_1515_p2;

assign tmp_28_1_2_fu_1574_p1 = w_index_1_2_fu_1569_p2;

assign tmp_28_1_fu_1491_p1 = w_index_1_fu_1486_p2;

assign tmp_28_2_1_fu_1631_p1 = w_index_2_1_fu_1626_p2;

assign tmp_28_2_2_fu_1660_p1 = w_index_2_2_fu_1655_p2;

assign tmp_28_2_fu_1603_p1 = w_index_2_fu_1598_p2;

assign tmp_28_fu_978_p2 = (exitcond_flatten_mid_fu_966_p2 | exitcond_flatten_fu_934_p2);

assign tmp_29_fu_1798_p1 = $signed(tmp_50_fu_1789_p4);

assign tmp_43_fu_2104_p1 = grp_fu_1073_p2[3:0];

assign tmp_44_fu_2108_p1 = grp_fu_1073_p2[2:0];

assign tmp_46_fu_857_p1 = phi_urem_reg_679[3:0];

assign tmp_47_fu_867_p4 = {{phi_mul_reg_668[ap_const_lv32_14 : ap_const_lv32_D]}};

assign tmp_48_fu_2128_p1 = arrayNo14_mid_reg_3210[3:0];

assign tmp_49_fu_2138_p1 = arrayNo14_mid_reg_3210[2:0];

assign tmp_50_fu_1789_p4 = {{mul13_reg_3135[ap_const_lv32_D : ap_const_lv32_9]}};

assign tmp_51_fu_2230_p1 = grp_fu_1312_p2[3:0];

assign tmp_52_fu_2240_p1 = grp_fu_1312_p2[2:0];

assign tmp_53_fu_1901_p4 = {{mul14_reg_3221[ap_const_lv32_15 : ap_const_lv32_D]}};

assign tmp_54_fu_1149_p1 = n_mid2_fu_1139_p3[4:0];

assign tmp_55_fu_1920_p1 = grp_fu_1203_p2[2:0];

assign tmp_56_fu_1209_p1 = tmp1_fu_1187_p2[5:0];

assign tmp_57_fu_1728_p1 = grp_fu_1329_p2[2:0];

assign tmp_58_fu_1837_p1 = grp_fu_1367_p2[2:0];

assign tmp_59_fu_1967_p1 = grp_fu_1219_p2[2:0];

assign tmp_60_fu_1869_p1 = grp_fu_1378_p2[2:0];

assign tmp_61_fu_2011_p1 = grp_fu_1401_p2[2:0];

assign tmp_62_fu_2201_p1 = grp_fu_1340_p2[2:0];

assign tmp_63_fu_2040_p1 = grp_fu_1406_p2[2:0];

assign tmp_64_fu_2072_p1 = grp_fu_1411_p2[2:0];

assign tmp_65_fu_892_p2 = ((next_urem_fu_886_p2 < ap_const_lv10_5) ? 1'b1 : 1'b0);

assign tmp_66_fu_2480_p1 = grp_fu_2446_p2[3:0];

assign tmp_68_fu_2505_p1 = p_Val2_2_fu_2500_p2[12:0];

assign tmp_8_fu_2376_p1 = n1_reg_770;

assign tmp_fu_1256_p2 = ((x_3_reg_2728 < ap_const_lv3_5) ? 1'b1 : 1'b0);

assign w_index_0_1_fu_1416_p2 = (ap_const_lv9_3 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign w_index_0_2_fu_1445_p2 = (ap_const_lv9_6 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign w_index_1_1_fu_1515_p2 = (ap_const_lv9_4 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign w_index_1_2_fu_1569_p2 = (ap_const_lv9_7 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign w_index_1_fu_1486_p2 = (ap_const_lv9_1 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign w_index_2_1_fu_1626_p2 = (ap_const_lv9_5 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign w_index_2_2_fu_1655_p2 = (ap_const_lv9_8 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign w_index_2_fu_1598_p2 = (ap_const_lv9_2 + ap_reg_ppstg_tmp_13_reg_2783_pp0_iter1);

assign x2_cast_fu_2385_p1 = x2_reg_793;

assign x_2_fu_2395_p2 = (x2_reg_793 + ap_const_lv3_1);

assign x_3_fu_1042_p2 = (ap_const_lv3_1 + x_phi_fu_762_p4);

assign x_cast3_mid2_cast_fu_1225_p1 = x_cast3_mid2_reg_2751;

assign x_cast3_mid2_fu_1079_p3 = ((exitcond_flatten_reg_2670[0:0] === 1'b1) ? x_3_fu_1042_p2 : x_phi_fu_762_p4);

assign x_cast63_cast_mid2_cast_fu_1086_p1 = x_cast3_mid2_fu_1079_p3;

assign x_cast_fu_1038_p1 = x_phi_fu_762_p4;

assign x_cast_mid2_cast_fu_1228_p1 = x_cast3_mid2_reg_2751;

assign y3_cast_fu_2407_p1 = y3_reg_804;

assign y_1_fu_972_p2 = (ap_const_lv3_1 + y_mid_fu_940_p3);

assign y_2_fu_2417_p2 = (y3_reg_804 + ap_const_lv3_1);

assign y_cast_fu_1054_p1 = y_reg_712;

assign y_cast_mid1_fu_1274_p1 = y_1_reg_2697;

assign y_mid2_fu_1125_p3 = ((exitcond_flatten_mid_reg_2687[0:0] === 1'b1) ? y_1_reg_2697 : y_mid_reg_2682);

assign y_mid_fu_940_p3 = ((exitcond_flatten_fu_934_p2[0:0] === 1'b1) ? ap_const_lv3_0 : y_phi_fu_716_p4);

always @ (posedge ap_clk) begin
    p_shl1_reg_2651[1:0] <= 2'b00;
    p_shl1_mid1_reg_2763[1:0] <= 2'b00;
    x_cast3_mid2_cast_reg_2819[5:3] <= 3'b000;
    p_Val2_3_cast_reg_3412[13:10] <= 4'b0000;
end

endmodule //dut_perform_conv
