---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------

....................................................
                     Options
....................................................
Volcano        No
Cache          Enabled
Write Bypass   No
Subtree        No
Rho            No
Timing         Enabled
Prefetch       Enabled

....................................................
             Simulation Parameter
....................................................
Trace Size    1000000
Queue Size    1000

....................................................
                   ORAM Config
....................................................
Level           24
Path            8388608
Node            16777215
Slot            67108860
Block           33554430
Z               4
U               0.500000
OV Treshold     100
Stash Size      200
BK Eviction     1
Empty Top       0
Top Cache       10

L1  9       Z1  4
L2  15      Z2  4
L3  18      Z3  4

LZ 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 
= 96 ~> oram path length
  56 ~> oram effective path length


....................................................
                  Cache Config
....................................................
Cache Enable   On
Cache Size     2097152
Write Bypass   0

....................................................
                 Subtree Config
....................................................
Subtree Enable 	  Off
Subtree Size      8192
Subtree Slot	  128
Subtree Bucket    31
Subtree Level     5

....................................................
                   RHO Config
....................................................
Rho Enable          Off
Rho Level           19
Rho Path            262144
Rho Node            524287
Rho Slot            1048574
Rho Block           524287
Rho Set             16000
Rho Way             10
Rho Z               2
Rho OV Treshold     160
Rho Stash Size      200
Rho BK Eviction     1
Rho Empty Top       0
Rho Top Cache       0

Rho   L1  7     Z1  2
Rho   L2  8     Z2  2
Rho   L3  9     Z3  2

Rho LZ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 
= 38 ~> rho path length
  38 ~> rho effective path length


....................................................
                  Timing Config
....................................................
Timing Enable          On
Timing Interval        100


....................................................
                 Prefetch Config
....................................................
Prefetch Enable          On
Buffer Entry #           256

....................................................




Initializing.
Core 0: Input trace file /mnt/c/trace/gcc : Addresses will have prefix 0
Reading vi file: 1Gb_x4.vi	
16 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       128
MAX_FETCH:                       4
MAX_RETIRE:                      2
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    1
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       70.00
IDD2P0:                     12.00
IDD2P1:                     30.00
IDD2N:                      45.00
IDD3P:                      35.00
IDD3N:                      45.00
IDD4R:                      140.00
IDD4W:                      145.00
IDD5:                       170.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    64
ADDRESS_MAPPING:                 1
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.
Done with loop. Printing stats.
Cycles 1480362001
Done: Core 0: Fetched 157176560 : Committed 157176432 : At time : 1480362001
Sum of execution times for all programs: 1480362001
Num reads merged: 500549
Num writes merged: 2886
-------- Channel 0 Stats-----------
Total Reads Serviced :          41214467
Total Writes Serviced :         41712451
Average Read Latency :          1448.72532
Average Read Queue Latency :    1388.72532
Average Write Latency :         1183.68865
Average Write Queue Latency :   1119.68865
Read Page Hit Rate :            0.77486
Write Page Hit Rate :           0.54591
------------------------------------

#-----------------------------Simulated Cycles Break-Up-------------------------------------------
Note:  1.(Read Cycles + Write Cycles + Read Other + Write Other) should add up to % cycles during which
          the channel is busy. This should be the same for all Ranks on a Channel
       2.(PRE_PDN_FAST + PRE_PDN_SLOW + ACT_PDN + ACT_STBY + PRE_STBY) should add up to 100%
       3.Power Down means Clock Enable, CKE = 0. In Standby mode, CKE = 1
#-------------------------------------------------------------------------------------------------
Total Simulation Cycles                       1480362001
---------------------------------------------------------------

Channel 0 Rank 0 Read Cycles(%)                0.22 # % cycles the Rank performed a Read
Channel 0 Rank 0 Write Cycles(%)               0.23 # % cycles the Rank performed a Write
Channel 0 Rank 0 Read Other(%)                 0.22 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 0 Write Other(%)                0.23 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 0 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 0 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 0 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 0 ACT_STBY(%)                   0.99 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 0 PRE_STBY(%)                   0.01 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------

Channel 0 Rank 1 Read Cycles(%)                0.22 # % cycles the Rank performed a Read
Channel 0 Rank 1 Write Cycles(%)               0.23 # % cycles the Rank performed a Write
Channel 0 Rank 1 Read Other(%)                 0.22 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 1 Write Other(%)                0.23 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 1 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 1 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 1 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 1 ACT_STBY(%)                   0.99 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 1 PRE_STBY(%)                   0.01 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------


#-------------------------------------- Power Stats ----------------------------------------------
Note:  1. termRoth/termWoth is the power dissipated in the ODT resistors when Read/Writes terminate 
          in other ranks on the same channel
#-------------------------------------------------------------------------------------------------

Channel 0 Rank 0 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 0 Act(mW)                     55.64 # power spend bringing data to the row buffer
Channel 0 Rank 0 Read(mW)                    31.73 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 0 Write(mW)                   33.80 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 0 Read Terminate(mW)           7.12 # power dissipated in ODT resistors during Read
Channel 0 Rank 0 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 0 termRoth(mW)                55.48 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 0 termWoth(mW)                51.59 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 0 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 0 Total Rank Power(mW)      4888.11 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------

Channel 0 Rank 1 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 1 Act(mW)                     55.88 # power spend bringing data to the row buffer
Channel 0 Rank 1 Read(mW)                    31.75 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 1 Write(mW)                   33.82 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 1 Read Terminate(mW)           7.13 # power dissipated in ODT resistors during Read
Channel 0 Rank 1 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 1 termRoth(mW)                55.44 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 1 termWoth(mW)                51.56 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 1 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 1 Total Rank Power(mW)      4891.63 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------


#-------------------------------------------------------------------------------------------------
Total memory system power = 9.779738 W
Miscellaneous system power = 10 W  # Processor uncore power, disk, I/O, cooling, etc.
Processor core power = 5.000000 W  # Assuming that each core consumes 5 W
Total system power = 24.779739 W # Sum of the previous three lines
Energy Delay product (EDP) = 5.303134918 J.s




............... ORAM Stats ...............

Execution Time     6780.968750 s
Trace Size         1000002
Invoke Mem #       316696
ORAM Access #      735450
Rho Access #       0
ORAM Dummy #       9464
Rho  Dummy #       0
Prefetch #         0
Pos1 #             0
Pos2 #             0
Pos1 Hit           0.000000%
Pos2 Hit           0.000000%
Pos1 hit #         0
Pos2 hit #         0
Pos1 acc #         245564
Pos2 acc #         173536
Pos1 conf #        0
Pos2 conf #        0
Case1 #            0
Case2 #            0
Case3 #            0
PLB pos1 #         0
Stash pos1 #       0
Buffer pos1 #      0
PLB pos1 hit #     70794
PLB pos2 hit #     72028
PLB pos0 hit       0.104204%
PLB pos1 hit       22.377812%
PLB pos2 hit       29.331661%
Mem Cycles #       745250
oramQ Size         335
Bk Evict           0.000000%
Cache Hit          82.760034%
Cache Evict        83.698956%
Rho Hit            0.000000%
Rho Bk Evict       -nan%

Match hit          17.111058%
Match hit #        30303
Hist access #      177096
