--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.68d
--  \   \         Application: netgen
--  /   /         Filename: SDRAM_IDE_timesim.vhd
-- /___/   /\     Timestamp: Sat Jan 28 22:45:44 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -rpw 100 -ar Structure -tm SDRAM_IDE -w -dir netgen/fit -ofmt vhdl -sim SDRAM_IDE.nga SDRAM_IDE_timesim.vhd 
-- Device	: XC95288XL-10-TQ144 (Speed File: Version 3.0)
-- Input file	: SDRAM_IDE.nga
-- Output file	: C:\Users\Matze\Amiga\Hardwarehacks\68030-RAM-IDE\Logic\SDRAM-IDE-68030\netgen\fit\SDRAM_IDE_timesim.vhd
-- # of Entities	: 1
-- Design Name	: SDRAM_IDE.nga
-- Xilinx	: C:\Xilinx\14.6\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity SDRAM_IDE is
  port (
    CLK : in STD_LOGIC := 'X'; 
    RESET : in STD_LOGIC := 'X'; 
    RW : in STD_LOGIC := 'X'; 
    nAS : in STD_LOGIC := 'X'; 
    nDS : in STD_LOGIC := 'X'; 
    PLL_C : in STD_LOGIC := 'X'; 
    CBREQ : in STD_LOGIC := 'X'; 
    IDE_WAIT : in STD_LOGIC := 'X'; 
    CIIN : out STD_LOGIC; 
    STERM : out STD_LOGIC; 
    ROM_EN : out STD_LOGIC; 
    CBACK : out STD_LOGIC; 
    LDQ0 : out STD_LOGIC; 
    LDQ1 : out STD_LOGIC; 
    UDQ0 : out STD_LOGIC; 
    UDQ1 : out STD_LOGIC; 
    CAS : out STD_LOGIC; 
    MEM_WE : out STD_LOGIC; 
    RAS : out STD_LOGIC; 
    CLK_EN : out STD_LOGIC; 
    IDE_BUFFER_DIR : out STD_LOGIC; 
    IDE_R : out STD_LOGIC; 
    IDE_W : out STD_LOGIC; 
    OE_30_RAM : out STD_LOGIC; 
    OE_RAM_30 : out STD_LOGIC; 
    ROM_OE : out STD_LOGIC; 
    CLK_RAM : out STD_LOGIC; 
    IDE_RESET : out STD_LOGIC; 
    nRAM_SEL : out STD_LOGIC; 
    LE_RAM_30 : out STD_LOGIC; 
    LE_30_RAM : out STD_LOGIC; 
    ROM_WE : out STD_LOGIC; 
    A : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    SIZ : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    D : inout STD_LOGIC_VECTOR ( 3 downto 0 ); 
    nDSACK : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ARAM : out STD_LOGIC_VECTOR ( 12 downto 0 ); 
    BA : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    IDE_A : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    IDE_CS : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    S : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ROM_B : out STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end SDRAM_IDE;

architecture Structure of SDRAM_IDE is
  signal A_30_IBUF_1 : STD_LOGIC; 
  signal A_29_IBUF_3 : STD_LOGIC; 
  signal A_28_IBUF_5 : STD_LOGIC; 
  signal A_27_IBUF_7 : STD_LOGIC; 
  signal A_26_IBUF_9 : STD_LOGIC; 
  signal A_25_IBUF_11 : STD_LOGIC; 
  signal A_24_IBUF_13 : STD_LOGIC; 
  signal A_20_IBUF_15 : STD_LOGIC; 
  signal A_31_IBUF_17 : STD_LOGIC; 
  signal A_23_IBUF_19 : STD_LOGIC; 
  signal A_22_IBUF_21 : STD_LOGIC; 
  signal A_21_IBUF_23 : STD_LOGIC; 
  signal CLK_IBUF_25 : STD_LOGIC; 
  signal CLK_IBUF_FCLK_26 : STD_LOGIC; 
  signal IDE_RESET_OBUF_28 : STD_LOGIC; 
  signal FSR_IO_0_29 : STD_LOGIC; 
  signal A_2_IBUF_31 : STD_LOGIC; 
  signal RW_IBUF_33 : STD_LOGIC; 
  signal nAS_IBUF_35 : STD_LOGIC; 
  signal A_4_IBUF_37 : STD_LOGIC; 
  signal A_3_IBUF_39 : STD_LOGIC; 
  signal A_5_IBUF_41 : STD_LOGIC; 
  signal A_6_IBUF_43 : STD_LOGIC; 
  signal A_1_IBUF_45 : STD_LOGIC; 
  signal nDS_IBUF_47 : STD_LOGIC; 
  signal PLL_C_IBUF_49 : STD_LOGIC; 
  signal N3_51 : STD_LOGIC; 
  signal N2_53 : STD_LOGIC; 
  signal N1_55 : STD_LOGIC; 
  signal N0_57 : STD_LOGIC; 
  signal A_19_IBUF_59 : STD_LOGIC; 
  signal A_18_IBUF_61 : STD_LOGIC; 
  signal A_17_IBUF_63 : STD_LOGIC; 
  signal A_16_IBUF_65 : STD_LOGIC; 
  signal CBREQ_IBUF_67 : STD_LOGIC; 
  signal IDE_WAIT_IBUF_69 : STD_LOGIC; 
  signal SIZ_0_IBUF_71 : STD_LOGIC; 
  signal SIZ_1_IBUF_73 : STD_LOGIC; 
  signal A_0_IBUF_75 : STD_LOGIC; 
  signal A_15_IBUF_77 : STD_LOGIC; 
  signal A_7_IBUF_79 : STD_LOGIC; 
  signal A_8_IBUF_81 : STD_LOGIC; 
  signal IDE_A_0_OBUF_83 : STD_LOGIC; 
  signal IDE_A_1_OBUF_85 : STD_LOGIC; 
  signal IDE_A_2_OBUF_87 : STD_LOGIC; 
  signal A_12_IBUF_89 : STD_LOGIC; 
  signal A_13_IBUF_91 : STD_LOGIC; 
  signal A_14_IBUF_93 : STD_LOGIC; 
  signal Dout2_0_OE_95 : STD_LOGIC; 
  signal Dout2_2_OE_97 : STD_LOGIC; 
  signal Dout2_1_OE_99 : STD_LOGIC; 
  signal Dout2_3_OE_101 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_Q_103 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_OE_104 : STD_LOGIC; 
  signal STERM_S_106 : STD_LOGIC; 
  signal STERM_S_OE_107 : STD_LOGIC; 
  signal IDE_ENABLE_Q_109 : STD_LOGIC; 
  signal CBACK_S_Q_111 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_113 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_OE_114 : STD_LOGIC; 
  signal LDQ0_OBUF_116 : STD_LOGIC; 
  signal LDQ1_OBUF_118 : STD_LOGIC; 
  signal UDQ0_OBUF_120 : STD_LOGIC; 
  signal UDQ1_OBUF_122 : STD_LOGIC; 
  signal ARAM_10_Q_124 : STD_LOGIC; 
  signal ARAM_0_Q_126 : STD_LOGIC; 
  signal ARAM_1_Q_128 : STD_LOGIC; 
  signal ARAM_11_Q_130 : STD_LOGIC; 
  signal ARAM_12_Q_132 : STD_LOGIC; 
  signal ARAM_2_Q_134 : STD_LOGIC; 
  signal ARAM_3_Q_136 : STD_LOGIC; 
  signal ARAM_4_Q_138 : STD_LOGIC; 
  signal ARAM_5_Q_140 : STD_LOGIC; 
  signal ARAM_6_Q_142 : STD_LOGIC; 
  signal ARAM_7_Q_144 : STD_LOGIC; 
  signal ARAM_8_Q_146 : STD_LOGIC; 
  signal ARAM_9_Q_148 : STD_LOGIC; 
  signal BA_0_150 : STD_LOGIC; 
  signal BA_1_152 : STD_LOGIC; 
  signal CAS_OBUF_154 : STD_LOGIC; 
  signal MEM_WE_OBUF_156 : STD_LOGIC; 
  signal RAS_OBUF_158 : STD_LOGIC; 
  signal CLK_EN_OBUF_160 : STD_LOGIC; 
  signal IDE_BUF_S_162 : STD_LOGIC; 
  signal IDE_R_S_164 : STD_LOGIC; 
  signal IDE_W_S_166 : STD_LOGIC; 
  signal OE_30_RAM_OBUF_168 : STD_LOGIC; 
  signal OE_RAM_30_OBUF_170 : STD_LOGIC; 
  signal ROM_OE_S_172 : STD_LOGIC; 
  signal S_0_OBUF_Q_174 : STD_LOGIC; 
  signal S_0_OBUF_OE_175 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_Q_177 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_179 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_181 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_183 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_185 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_187 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_189 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_191 : STD_LOGIC; 
  signal ROM_B_0_OBUF_Q_193 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_195 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_197 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_199 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF3_201 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_203 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_205 : STD_LOGIC; 
  signal Dout2_0_Q_206 : STD_LOGIC; 
  signal Dout2_0_BUFOE_OUT_207 : STD_LOGIC; 
  signal Dout2_0_TRST_208 : STD_LOGIC; 
  signal Dout2_0_D_209 : STD_LOGIC; 
  signal Gnd_210 : STD_LOGIC; 
  signal Dout2_0_CE_211 : STD_LOGIC; 
  signal Dout2_0_D1_212 : STD_LOGIC; 
  signal Dout2_0_D2_213 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_214 : STD_LOGIC; 
  signal Dout2_0_D2_PT_0_215 : STD_LOGIC; 
  signal Dout2_0_D2_PT_1_216 : STD_LOGIC; 
  signal Dout2_0_D2_PT_2_217 : STD_LOGIC; 
  signal Dout2_0_D2_PT_3_218 : STD_LOGIC; 
  signal ADR_AC_HIT_219 : STD_LOGIC; 
  signal Dout2_2_Q_220 : STD_LOGIC; 
  signal Dout2_2_BUFOE_OUT_221 : STD_LOGIC; 
  signal Dout2_2_TRST_222 : STD_LOGIC; 
  signal Dout2_2_D_223 : STD_LOGIC; 
  signal Dout2_2_CE_224 : STD_LOGIC; 
  signal Dout2_2_D1_225 : STD_LOGIC; 
  signal Dout2_2_D2_226 : STD_LOGIC; 
  signal EXP44_EXP_227 : STD_LOGIC; 
  signal Dout2_2_D2_PT_0_228 : STD_LOGIC; 
  signal Dout2_2_D2_PT_1_229 : STD_LOGIC; 
  signal Dout2_2_D2_PT_2_230 : STD_LOGIC; 
  signal Dout2_2_D2_PT_3_231 : STD_LOGIC; 
  signal Dout2_1_Q_232 : STD_LOGIC; 
  signal Dout2_1_BUFOE_OUT_233 : STD_LOGIC; 
  signal Dout2_1_TRST_234 : STD_LOGIC; 
  signal Dout2_1_D_235 : STD_LOGIC; 
  signal Dout2_1_CE_236 : STD_LOGIC; 
  signal Dout2_1_D1_237 : STD_LOGIC; 
  signal Dout2_1_D2_238 : STD_LOGIC; 
  signal SHUT_UP_EXP_239 : STD_LOGIC; 
  signal Dout2_1_D2_PT_0_240 : STD_LOGIC; 
  signal Dout2_1_D2_PT_1_241 : STD_LOGIC; 
  signal Dout2_1_D2_PT_2_242 : STD_LOGIC; 
  signal Dout2_1_D2_PT_3_243 : STD_LOGIC; 
  signal Dout2_3_Q_244 : STD_LOGIC; 
  signal Dout2_3_EXP_tsimrenamed_net_Q_245 : STD_LOGIC; 
  signal Dout2_3_EXP_246 : STD_LOGIC; 
  signal Dout2_3_BUFOE_OUT_247 : STD_LOGIC; 
  signal Dout2_3_TRST_248 : STD_LOGIC; 
  signal Dout2_3_D_249 : STD_LOGIC; 
  signal Dout2_3_CE_250 : STD_LOGIC; 
  signal Dout2_3_D1_251 : STD_LOGIC; 
  signal Dout2_3_D2_252 : STD_LOGIC; 
  signal EXP43_EXP_253 : STD_LOGIC; 
  signal Dout2_3_D2_PT_0_254 : STD_LOGIC; 
  signal Dout2_3_D2_PT_1_255 : STD_LOGIC; 
  signal Dout2_3_D2_PT_2_256 : STD_LOGIC; 
  signal CQ_FSM_FFd13_257 : STD_LOGIC; 
  signal CQ_FSM_FFd15_258 : STD_LOGIC; 
  signal CQ_FSM_FFd8_259 : STD_LOGIC; 
  signal CQ_FSM_FFd12_260 : STD_LOGIC; 
  signal CQ_FSM_FFd19_261 : STD_LOGIC; 
  signal CQ_FSM_FFd4_262 : STD_LOGIC; 
  signal CQ_FSM_FFd17_263 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_Q_264 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_265 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_BUFOE_OUT_266 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_TRST_267 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D_268 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_CLKF_269 : STD_LOGIC; 
  signal Vcc_270 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D1_271 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D2_272 : STD_LOGIC; 
  signal TRANSFER_273 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D2_PT_0_274 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D2_PT_1_275 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_276 : STD_LOGIC; 
  signal IDE_CYCLE_277 : STD_LOGIC; 
  signal STERM_S_Q : STD_LOGIC; 
  signal STERM_S_UIM_279 : STD_LOGIC; 
  signal STERM_S_BUFOE_OUT_280 : STD_LOGIC; 
  signal STERM_S_TRST_281 : STD_LOGIC; 
  signal STERM_S_D_282 : STD_LOGIC; 
  signal STERM_S_CLKF_283 : STD_LOGIC; 
  signal STERM_S_D1_284 : STD_LOGIC; 
  signal STERM_S_D2_285 : STD_LOGIC; 
  signal CQ_FSM_FFd6_286 : STD_LOGIC; 
  signal STERM_S_D2_PT_0_287 : STD_LOGIC; 
  signal STERM_S_D2_PT_1_288 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_Q : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_290 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_tsimcreated_prld_Q_291 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_D_292 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CE_293 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_D1_294 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_D2_295 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_296 : STD_LOGIC; 
  signal nAS_D0_297 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_Q : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_D_299 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q_300 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q_301 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_CE_302 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_D1_303 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_D2_304 : STD_LOGIC; 
  signal IDE_BASEADR_0_Q_305 : STD_LOGIC; 
  signal IDE_BASEADR_0_D_307 : STD_LOGIC; 
  signal IDE_BASEADR_0_CE_308 : STD_LOGIC; 
  signal IDE_BASEADR_0_D1_309 : STD_LOGIC; 
  signal IDE_BASEADR_0_D2_310 : STD_LOGIC; 
  signal IDE_BASEADR_1_Q_311 : STD_LOGIC; 
  signal IDE_BASEADR_1_D_313 : STD_LOGIC; 
  signal IDE_BASEADR_1_CE_314 : STD_LOGIC; 
  signal IDE_BASEADR_1_D1_315 : STD_LOGIC; 
  signal IDE_BASEADR_1_D2_316 : STD_LOGIC; 
  signal IDE_BASEADR_2_Q_317 : STD_LOGIC; 
  signal IDE_BASEADR_2_D_319 : STD_LOGIC; 
  signal IDE_BASEADR_2_CE_320 : STD_LOGIC; 
  signal IDE_BASEADR_2_D1_321 : STD_LOGIC; 
  signal IDE_BASEADR_2_D2_322 : STD_LOGIC; 
  signal IDE_BASEADR_3_Q_323 : STD_LOGIC; 
  signal IDE_BASEADR_3_D_325 : STD_LOGIC; 
  signal IDE_BASEADR_3_CE_326 : STD_LOGIC; 
  signal IDE_BASEADR_3_D1_327 : STD_LOGIC; 
  signal IDE_BASEADR_3_D2_328 : STD_LOGIC; 
  signal IDE_BASEADR_4_Q_329 : STD_LOGIC; 
  signal IDE_BASEADR_4_D_331 : STD_LOGIC; 
  signal IDE_BASEADR_4_CE_332 : STD_LOGIC; 
  signal IDE_BASEADR_4_D1_333 : STD_LOGIC; 
  signal IDE_BASEADR_4_D2_334 : STD_LOGIC; 
  signal IDE_BASEADR_5_Q_335 : STD_LOGIC; 
  signal IDE_BASEADR_5_D_337 : STD_LOGIC; 
  signal IDE_BASEADR_5_CE_338 : STD_LOGIC; 
  signal IDE_BASEADR_5_D1_339 : STD_LOGIC; 
  signal IDE_BASEADR_5_D2_340 : STD_LOGIC; 
  signal IDE_BASEADR_6_Q_341 : STD_LOGIC; 
  signal IDE_BASEADR_6_D_343 : STD_LOGIC; 
  signal IDE_BASEADR_6_CE_344 : STD_LOGIC; 
  signal IDE_BASEADR_6_D1_345 : STD_LOGIC; 
  signal IDE_BASEADR_6_D2_346 : STD_LOGIC; 
  signal IDE_BASEADR_7_Q_347 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_tsimrenamed_net_Q_349 : STD_LOGIC; 
  signal IDE_BASEADR_7_D_350 : STD_LOGIC; 
  signal IDE_BASEADR_7_CE_351 : STD_LOGIC; 
  signal IDE_BASEADR_7_D1_352 : STD_LOGIC; 
  signal IDE_BASEADR_7_D2_353 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_PT_0_354 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_PT_1_355 : STD_LOGIC; 
  signal IDE_ENABLE_Q_356 : STD_LOGIC; 
  signal IDE_ENABLE_357 : STD_LOGIC; 
  signal IDE_ENABLE_tsimcreated_prld_Q_358 : STD_LOGIC; 
  signal IDE_ENABLE_D_359 : STD_LOGIC; 
  signal IDE_ENABLE_CE_360 : STD_LOGIC; 
  signal IDE_ENABLE_D1_361 : STD_LOGIC; 
  signal IDE_ENABLE_D2_362 : STD_LOGIC; 
  signal ADR_IDE_HIT_363 : STD_LOGIC; 
  signal CBACK_S_Q_364 : STD_LOGIC; 
  signal CBACK_S_365 : STD_LOGIC; 
  signal CBACK_S_D_366 : STD_LOGIC; 
  signal CBACK_S_CLKF_367 : STD_LOGIC; 
  signal CBACK_S_D1_368 : STD_LOGIC; 
  signal CBACK_S_D2_369 : STD_LOGIC; 
  signal CQ_FSM_FFd9_EXP_370 : STD_LOGIC; 
  signal CBACK_S_D2_PT_0_371 : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_372 : STD_LOGIC; 
  signal CBACK_S_D2_PT_1_373 : STD_LOGIC; 
  signal CBACK_S_D2_PT_2_374 : STD_LOGIC; 
  signal CBACK_S_D2_PT_3_375 : STD_LOGIC; 
  signal CBACK_S_D2_PT_4_376 : STD_LOGIC; 
  signal RAM_ACCESS_377 : STD_LOGIC; 
  signal CBACK_S_D2_PT_5_378 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_Q_379 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q_380 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_EXP_381 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_BUFOE_OUT_382 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_TRST_383 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_D_384 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_D1_385 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_D2_386 : STD_LOGIC; 
  signal DSACK_16BIT_387 : STD_LOGIC; 
  signal RAM_ACCESS_Q : STD_LOGIC; 
  signal RAM_ACCESS_D_394 : STD_LOGIC; 
  signal RAM_ACCESS_CLKF_395 : STD_LOGIC; 
  signal RAM_ACCESS_D1_396 : STD_LOGIC; 
  signal RAM_ACCESS_D2_397 : STD_LOGIC; 
  signal EXP28_EXP_398 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_0_399 : STD_LOGIC; 
  signal S_0_OBUF_EXP_400 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_1_401 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_2_402 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_3_403 : STD_LOGIC; 
  signal nAS_PLL_C_N_404 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_4_405 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_5_406 : STD_LOGIC; 
  signal NQ_0_Q_407 : STD_LOGIC; 
  signal NQ_0_D_409 : STD_LOGIC; 
  signal NQ_0_CLKF_410 : STD_LOGIC; 
  signal NQ_0_D1_411 : STD_LOGIC; 
  signal NQ_0_D2_412 : STD_LOGIC; 
  signal NQ_0_D2_PT_0_414 : STD_LOGIC; 
  signal NQ_0_D2_PT_1_416 : STD_LOGIC; 
  signal NQ_0_D2_PT_2_418 : STD_LOGIC; 
  signal CQ_FSM_FFd10_419 : STD_LOGIC; 
  signal CQ_FSM_FFd14_420 : STD_LOGIC; 
  signal CQ_FSM_FFd16_421 : STD_LOGIC; 
  signal CQ_FSM_FFd18_422 : STD_LOGIC; 
  signal NQ_0_D2_PT_3_423 : STD_LOGIC; 
  signal RQ_0_Q_424 : STD_LOGIC; 
  signal RQ_0_D_425 : STD_LOGIC; 
  signal RQ_0_CLKF_426 : STD_LOGIC; 
  signal RQ_0_D1_427 : STD_LOGIC; 
  signal RQ_0_D2_428 : STD_LOGIC; 
  signal RQ_0_D2_PT_0_429 : STD_LOGIC; 
  signal RQ_0_D2_PT_1_430 : STD_LOGIC; 
  signal RQ_0_D2_PT_2_435 : STD_LOGIC; 
  signal NQ_1_Q_436 : STD_LOGIC; 
  signal NQ_1_D_437 : STD_LOGIC; 
  signal NQ_1_CLKF_438 : STD_LOGIC; 
  signal NQ_1_D1_439 : STD_LOGIC; 
  signal NQ_1_D2_440 : STD_LOGIC; 
  signal NQ_1_D2_PT_0_441 : STD_LOGIC; 
  signal NQ_1_D2_PT_1_442 : STD_LOGIC; 
  signal NQ_1_D2_PT_2_443 : STD_LOGIC; 
  signal NQ_1_D2_PT_3_444 : STD_LOGIC; 
  signal NQ_2_Q_445 : STD_LOGIC; 
  signal NQ_2_D_446 : STD_LOGIC; 
  signal NQ_2_CLKF_447 : STD_LOGIC; 
  signal NQ_2_D1_448 : STD_LOGIC; 
  signal NQ_2_D2_449 : STD_LOGIC; 
  signal NQ_2_D2_PT_0_450 : STD_LOGIC; 
  signal NQ_2_D2_PT_1_451 : STD_LOGIC; 
  signal NQ_2_D2_PT_2_452 : STD_LOGIC; 
  signal NQ_2_D2_PT_3_453 : STD_LOGIC; 
  signal RQ_1_Q_454 : STD_LOGIC; 
  signal RQ_1_D_455 : STD_LOGIC; 
  signal RQ_1_CLKF_456 : STD_LOGIC; 
  signal RQ_1_D1_457 : STD_LOGIC; 
  signal RQ_1_D2_458 : STD_LOGIC; 
  signal RQ_1_D2_PT_0_459 : STD_LOGIC; 
  signal RQ_1_D2_PT_1_460 : STD_LOGIC; 
  signal RQ_1_D2_PT_2_461 : STD_LOGIC; 
  signal RQ_1_D2_PT_3_462 : STD_LOGIC; 
  signal RQ_3_Q_463 : STD_LOGIC; 
  signal RQ_3_EXP_tsimrenamed_net_Q_464 : STD_LOGIC; 
  signal RQ_3_EXP_465 : STD_LOGIC; 
  signal RQ_3_D_466 : STD_LOGIC; 
  signal RQ_3_CLKF_467 : STD_LOGIC; 
  signal RQ_3_D1_468 : STD_LOGIC; 
  signal RQ_3_D2_469 : STD_LOGIC; 
  signal EXP27_EXP_470 : STD_LOGIC; 
  signal RQ_3_EXP_PT_0_471 : STD_LOGIC; 
  signal RQ_3_EXP_PT_1_472 : STD_LOGIC; 
  signal RQ_3_EXP_PT_2_473 : STD_LOGIC; 
  signal RQ_3_EXP_PT_3_474 : STD_LOGIC; 
  signal NQ_3_Q_475 : STD_LOGIC; 
  signal NQ_3_D_476 : STD_LOGIC; 
  signal NQ_3_CLKF_477 : STD_LOGIC; 
  signal NQ_3_D1_478 : STD_LOGIC; 
  signal NQ_3_D2_479 : STD_LOGIC; 
  signal NQ_3_D2_PT_0_480 : STD_LOGIC; 
  signal NQ_3_D2_PT_1_481 : STD_LOGIC; 
  signal NQ_3_D2_PT_2_482 : STD_LOGIC; 
  signal NQ_3_D2_PT_3_483 : STD_LOGIC; 
  signal RQ_2_Q_484 : STD_LOGIC; 
  signal RQ_2_EXP_tsimrenamed_net_Q_485 : STD_LOGIC; 
  signal RQ_2_EXP_486 : STD_LOGIC; 
  signal RQ_2_D_487 : STD_LOGIC; 
  signal RQ_2_CLKF_488 : STD_LOGIC; 
  signal RQ_2_D1_489 : STD_LOGIC; 
  signal RQ_2_D2_490 : STD_LOGIC; 
  signal RQ_4_EXP_491 : STD_LOGIC; 
  signal RQ_2_D2_PT_0_492 : STD_LOGIC; 
  signal RQ_2_D2_PT_1_493 : STD_LOGIC; 
  signal RQ_2_D2_PT_2_494 : STD_LOGIC; 
  signal RQ_2_D2_PT_3_495 : STD_LOGIC; 
  signal RQ_4_Q_496 : STD_LOGIC; 
  signal RQ_4_EXP_tsimrenamed_net_Q_497 : STD_LOGIC; 
  signal RQ_4_D_498 : STD_LOGIC; 
  signal RQ_4_tsimcreated_xor_Q_499 : STD_LOGIC; 
  signal RQ_4_CLKF_500 : STD_LOGIC; 
  signal RQ_4_D1_501 : STD_LOGIC; 
  signal RQ_4_D2_502 : STD_LOGIC; 
  signal RQ_4_D2_PT_0_503 : STD_LOGIC; 
  signal RQ_4_D2_PT_1_504 : STD_LOGIC; 
  signal RQ_4_D2_PT_2_505 : STD_LOGIC; 
  signal RQ_4_EXP_PT_0_506 : STD_LOGIC; 
  signal RQ_4_EXP_PT_1_507 : STD_LOGIC; 
  signal RQ_5_Q_508 : STD_LOGIC; 
  signal RQ_5_D_509 : STD_LOGIC; 
  signal RQ_5_tsimcreated_xor_Q_510 : STD_LOGIC; 
  signal RQ_5_CLKF_511 : STD_LOGIC; 
  signal RQ_5_D1_512 : STD_LOGIC; 
  signal RQ_5_D2_513 : STD_LOGIC; 
  signal RQ_5_D2_PT_0_514 : STD_LOGIC; 
  signal RQ_5_D2_PT_1_515 : STD_LOGIC; 
  signal RQ_5_D2_PT_2_516 : STD_LOGIC; 
  signal RQ_5_D2_PT_3_517 : STD_LOGIC; 
  signal RQ_5_D2_PT_4_518 : STD_LOGIC; 
  signal RQ_6_Q_519 : STD_LOGIC; 
  signal RQ_6_D_520 : STD_LOGIC; 
  signal RQ_6_tsimcreated_xor_Q_521 : STD_LOGIC; 
  signal RQ_6_CLKF_522 : STD_LOGIC; 
  signal RQ_6_D1_523 : STD_LOGIC; 
  signal RQ_6_D2_524 : STD_LOGIC; 
  signal RQ_6_D2_PT_0_525 : STD_LOGIC; 
  signal RQ_6_D2_PT_1_526 : STD_LOGIC; 
  signal RQ_6_D2_PT_2_527 : STD_LOGIC; 
  signal RQ_6_D2_PT_3_528 : STD_LOGIC; 
  signal burst_counter_0_Q_529 : STD_LOGIC; 
  signal burst_counter_0_D_531 : STD_LOGIC; 
  signal burst_counter_0_tsimcreated_xor_Q_532 : STD_LOGIC; 
  signal burst_counter_0_CLKF_533 : STD_LOGIC; 
  signal burst_counter_0_D1_534 : STD_LOGIC; 
  signal burst_counter_0_D2_535 : STD_LOGIC; 
  signal nAS_D0_EXP_536 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_0_537 : STD_LOGIC; 
  signal LDQ0_OBUF_EXP_538 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_1_539 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_2_540 : STD_LOGIC; 
  signal CQ_FSM_FFd5_541 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_3_542 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_4_543 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_5_544 : STD_LOGIC; 
  signal REFRESH_Q : STD_LOGIC; 
  signal REFRESH_546 : STD_LOGIC; 
  signal REFRESH_D_547 : STD_LOGIC; 
  signal REFRESH_CLKF_548 : STD_LOGIC; 
  signal REFRESH_D1_549 : STD_LOGIC; 
  signal REFRESH_D2_550 : STD_LOGIC; 
  signal REFRESH_D2_PT_0_551 : STD_LOGIC; 
  signal REFRESH_D2_PT_1_552 : STD_LOGIC; 
  signal RQ_7_Q_553 : STD_LOGIC; 
  signal RQ_7_D_554 : STD_LOGIC; 
  signal RQ_7_CLKF_555 : STD_LOGIC; 
  signal RQ_7_D1_556 : STD_LOGIC; 
  signal RQ_7_D2_557 : STD_LOGIC; 
  signal RQ_7_D2_PT_0_558 : STD_LOGIC; 
  signal RQ_7_D2_PT_1_559 : STD_LOGIC; 
  signal burst_counter_1_Q_560 : STD_LOGIC; 
  signal burst_counter_1_EXP_tsimrenamed_net_Q_562 : STD_LOGIC; 
  signal burst_counter_1_EXP_563 : STD_LOGIC; 
  signal burst_counter_1_D_564 : STD_LOGIC; 
  signal burst_counter_1_tsimcreated_xor_Q_565 : STD_LOGIC; 
  signal burst_counter_1_CLKF_566 : STD_LOGIC; 
  signal burst_counter_1_D1_567 : STD_LOGIC; 
  signal burst_counter_1_D2_568 : STD_LOGIC; 
  signal EXP31_EXP_569 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_0_570 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_1_571 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_2_572 : STD_LOGIC; 
  signal burst_counter_1_EXP_PT_0_573 : STD_LOGIC; 
  signal burst_counter_1_EXP_PT_1_574 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_Q : STD_LOGIC; 
  signal AUTO_CONFIG_D0_tsimcreated_prld_Q_576 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_D_577 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_D1_578 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_D2_579 : STD_LOGIC; 
  signal RANGER_ACCESS_Q : STD_LOGIC; 
  signal RANGER_ACCESS_581 : STD_LOGIC; 
  signal RANGER_ACCESS_D_582 : STD_LOGIC; 
  signal RANGER_ACCESS_CLKF_583 : STD_LOGIC; 
  signal RANGER_ACCESS_D1_584 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_585 : STD_LOGIC; 
  signal EXP29_EXP_586 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_0_587 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_1_588 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_2_589 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_3_590 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_4_591 : STD_LOGIC; 
  signal SHUT_UP_Q : STD_LOGIC; 
  signal SHUT_UP_593 : STD_LOGIC; 
  signal SHUT_UP_EXP_tsimrenamed_net_Q_594 : STD_LOGIC; 
  signal SHUT_UP_D_595 : STD_LOGIC; 
  signal SHUT_UP_CE_596 : STD_LOGIC; 
  signal SHUT_UP_D1_597 : STD_LOGIC; 
  signal SHUT_UP_D2_598 : STD_LOGIC; 
  signal SHUT_UP_EXP_PT_0_599 : STD_LOGIC; 
  signal SHUT_UP_EXP_PT_1_600 : STD_LOGIC; 
  signal SHUT_UP_EXP_PT_2_601 : STD_LOGIC; 
  signal DSACK_16BIT_Q : STD_LOGIC; 
  signal DSACK_16BIT_D_603 : STD_LOGIC; 
  signal DSACK_16BIT_D1_604 : STD_LOGIC; 
  signal DSACK_16BIT_D2_605 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_0_607 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_1_608 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_2_609 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_3_610 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_4_612 : STD_LOGIC; 
  signal nAS_D0_Q : STD_LOGIC; 
  signal nAS_D0_EXP_tsimrenamed_net_Q_614 : STD_LOGIC; 
  signal nAS_D0_D_615 : STD_LOGIC; 
  signal nAS_D0_CE_616 : STD_LOGIC; 
  signal nAS_D0_D1_617 : STD_LOGIC; 
  signal nAS_D0_D2_618 : STD_LOGIC; 
  signal nAS_D0_EXP_PT_0_619 : STD_LOGIC; 
  signal nAS_D0_EXP_PT_1_620 : STD_LOGIC; 
  signal nAS_D0_EXP_PT_2_621 : STD_LOGIC; 
  signal LDQ0_OBUF_Q : STD_LOGIC; 
  signal LDQ0_OBUF_EXP_tsimrenamed_net_Q_623 : STD_LOGIC; 
  signal LDQ0_OBUF_D_624 : STD_LOGIC; 
  signal LDQ0_OBUF_CLKF_625 : STD_LOGIC; 
  signal LDQ0_OBUF_CE_626 : STD_LOGIC; 
  signal LDQ0_OBUF_D1_627 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_628 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_0_629 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_1_630 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_2_631 : STD_LOGIC; 
  signal LDQ1_OBUF_Q : STD_LOGIC; 
  signal LDQ1_OBUF_EXP_tsimrenamed_net_Q_633 : STD_LOGIC; 
  signal LDQ1_OBUF_EXP_634 : STD_LOGIC; 
  signal LDQ1_OBUF_D_635 : STD_LOGIC; 
  signal LDQ1_OBUF_CLKF_636 : STD_LOGIC; 
  signal LDQ1_OBUF_CE_637 : STD_LOGIC; 
  signal LDQ1_OBUF_D1_638 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_639 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_PT_0_640 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_PT_1_641 : STD_LOGIC; 
  signal UDQ0_OBUF_Q : STD_LOGIC; 
  signal UDQ0_OBUF_D_643 : STD_LOGIC; 
  signal UDQ0_OBUF_CLKF_644 : STD_LOGIC; 
  signal UDQ0_OBUF_CE_645 : STD_LOGIC; 
  signal UDQ0_OBUF_D1_646 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_647 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_0_648 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_1_649 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_2_650 : STD_LOGIC; 
  signal UDQ1_OBUF_Q : STD_LOGIC; 
  signal UDQ1_OBUF_D_652 : STD_LOGIC; 
  signal UDQ1_OBUF_CLKF_653 : STD_LOGIC; 
  signal UDQ1_OBUF_CE_654 : STD_LOGIC; 
  signal UDQ1_OBUF_D1_655 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_656 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_PT_0_657 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_PT_1_658 : STD_LOGIC; 
  signal ARAM_10_Q_659 : STD_LOGIC; 
  signal ARAM_10_660 : STD_LOGIC; 
  signal ARAM_10_D_661 : STD_LOGIC; 
  signal ARAM_10_CLKF_662 : STD_LOGIC; 
  signal ARAM_10_D1_663 : STD_LOGIC; 
  signal ARAM_10_D2_664 : STD_LOGIC; 
  signal EXP36_EXP_665 : STD_LOGIC; 
  signal ARAM_10_D2_PT_0_666 : STD_LOGIC; 
  signal ARAM_10_D2_PT_1_667 : STD_LOGIC; 
  signal ARAM_10_D2_PT_2_668 : STD_LOGIC; 
  signal ARAM_10_D2_PT_3_669 : STD_LOGIC; 
  signal ARAM_10_D2_PT_4_670 : STD_LOGIC; 
  signal ARAM_0_Q_671 : STD_LOGIC; 
  signal ARAM_0_672 : STD_LOGIC; 
  signal ARAM_0_D_673 : STD_LOGIC; 
  signal ARAM_0_CLKF_674 : STD_LOGIC; 
  signal ARAM_0_D1_675 : STD_LOGIC; 
  signal ARAM_0_D2_676 : STD_LOGIC; 
  signal EXP38_EXP_677 : STD_LOGIC; 
  signal ARAM_0_D2_PT_0_678 : STD_LOGIC; 
  signal ARAM_0_D2_PT_1_679 : STD_LOGIC; 
  signal ARAM_0_D2_PT_2_680 : STD_LOGIC; 
  signal ARAM_0_D2_PT_3_681 : STD_LOGIC; 
  signal ARAM_0_D2_PT_4_683 : STD_LOGIC; 
  signal ARAM_1_Q_684 : STD_LOGIC; 
  signal ARAM_1_685 : STD_LOGIC; 
  signal ARAM_1_D_686 : STD_LOGIC; 
  signal ARAM_1_CLKF_687 : STD_LOGIC; 
  signal ARAM_1_D1_688 : STD_LOGIC; 
  signal ARAM_1_D2_689 : STD_LOGIC; 
  signal EXP40_EXP_690 : STD_LOGIC; 
  signal ARAM_1_D2_PT_0_691 : STD_LOGIC; 
  signal ARAM_1_D2_PT_1_692 : STD_LOGIC; 
  signal ARAM_1_D2_PT_2_693 : STD_LOGIC; 
  signal ARAM_1_D2_PT_3_694 : STD_LOGIC; 
  signal ARAM_1_D2_PT_4_695 : STD_LOGIC; 
  signal ARAM_11_Q_696 : STD_LOGIC; 
  signal ARAM_11_697 : STD_LOGIC; 
  signal ARAM_11_D_698 : STD_LOGIC; 
  signal ARAM_11_CLKF_699 : STD_LOGIC; 
  signal ARAM_11_D1_700 : STD_LOGIC; 
  signal ARAM_11_D2_701 : STD_LOGIC; 
  signal ARAM_11_D2_PT_0_702 : STD_LOGIC; 
  signal ARAM_11_D2_PT_1_703 : STD_LOGIC; 
  signal ARAM_11_D2_PT_2_704 : STD_LOGIC; 
  signal ARAM_11_D2_PT_3_705 : STD_LOGIC; 
  signal ARAM_12_Q_706 : STD_LOGIC; 
  signal ARAM_12_707 : STD_LOGIC; 
  signal ARAM_12_D_708 : STD_LOGIC; 
  signal ARAM_12_CLKF_709 : STD_LOGIC; 
  signal ARAM_12_D1_710 : STD_LOGIC; 
  signal ARAM_12_D2_711 : STD_LOGIC; 
  signal ARAM_12_D2_PT_0_712 : STD_LOGIC; 
  signal ARAM_12_D2_PT_1_713 : STD_LOGIC; 
  signal ARAM_12_D2_PT_2_714 : STD_LOGIC; 
  signal ARAM_12_D2_PT_3_715 : STD_LOGIC; 
  signal ARAM_2_Q_716 : STD_LOGIC; 
  signal ARAM_2_717 : STD_LOGIC; 
  signal ARAM_2_D_718 : STD_LOGIC; 
  signal ARAM_2_CLKF_719 : STD_LOGIC; 
  signal ARAM_2_D1_720 : STD_LOGIC; 
  signal ARAM_2_D2_721 : STD_LOGIC; 
  signal ARAM_5_EXP_722 : STD_LOGIC; 
  signal ARAM_2_D2_PT_0_723 : STD_LOGIC; 
  signal ARAM_2_D2_PT_1_724 : STD_LOGIC; 
  signal ARAM_2_D2_PT_2_725 : STD_LOGIC; 
  signal ARAM_2_D2_PT_3_726 : STD_LOGIC; 
  signal ARAM_2_D2_PT_4_728 : STD_LOGIC; 
  signal ARAM_3_Q_729 : STD_LOGIC; 
  signal ARAM_3_730 : STD_LOGIC; 
  signal ARAM_3_D_731 : STD_LOGIC; 
  signal ARAM_3_CLKF_732 : STD_LOGIC; 
  signal ARAM_3_D1_733 : STD_LOGIC; 
  signal ARAM_3_D2_734 : STD_LOGIC; 
  signal ARAM_3_D2_PT_0_735 : STD_LOGIC; 
  signal ARAM_3_D2_PT_1_736 : STD_LOGIC; 
  signal ARAM_3_D2_PT_2_737 : STD_LOGIC; 
  signal ARAM_3_D2_PT_3_738 : STD_LOGIC; 
  signal ARAM_3_D2_PT_4_740 : STD_LOGIC; 
  signal ARAM_4_Q_741 : STD_LOGIC; 
  signal ARAM_4_742 : STD_LOGIC; 
  signal ARAM_4_D_743 : STD_LOGIC; 
  signal ARAM_4_CLKF_744 : STD_LOGIC; 
  signal ARAM_4_D1_745 : STD_LOGIC; 
  signal ARAM_4_D2_746 : STD_LOGIC; 
  signal EXP42_EXP_747 : STD_LOGIC; 
  signal ARAM_4_D2_PT_0_748 : STD_LOGIC; 
  signal ARAM_4_D2_PT_1_749 : STD_LOGIC; 
  signal ARAM_4_D2_PT_2_750 : STD_LOGIC; 
  signal ARAM_4_D2_PT_3_751 : STD_LOGIC; 
  signal ARAM_4_D2_PT_4_752 : STD_LOGIC; 
  signal ARAM_5_Q_753 : STD_LOGIC; 
  signal ARAM_5_754 : STD_LOGIC; 
  signal ARAM_5_EXP_tsimrenamed_net_Q_755 : STD_LOGIC; 
  signal ARAM_5_D_756 : STD_LOGIC; 
  signal ARAM_5_CLKF_757 : STD_LOGIC; 
  signal ARAM_5_D1_758 : STD_LOGIC; 
  signal ARAM_5_D2_759 : STD_LOGIC; 
  signal EXP41_EXP_760 : STD_LOGIC; 
  signal ARAM_5_D2_PT_0_761 : STD_LOGIC; 
  signal ARAM_5_D2_PT_1_762 : STD_LOGIC; 
  signal ARAM_5_D2_PT_2_763 : STD_LOGIC; 
  signal ARAM_5_D2_PT_3_764 : STD_LOGIC; 
  signal ARAM_6_Q_765 : STD_LOGIC; 
  signal ARAM_6_766 : STD_LOGIC; 
  signal ARAM_6_D_767 : STD_LOGIC; 
  signal ARAM_6_CLKF_768 : STD_LOGIC; 
  signal ARAM_6_D1_769 : STD_LOGIC; 
  signal ARAM_6_D2_770 : STD_LOGIC; 
  signal EXP39_EXP_771 : STD_LOGIC; 
  signal ARAM_6_D2_PT_0_772 : STD_LOGIC; 
  signal ARAM_6_D2_PT_1_773 : STD_LOGIC; 
  signal ARAM_6_D2_PT_2_774 : STD_LOGIC; 
  signal ARAM_6_D2_PT_3_775 : STD_LOGIC; 
  signal ARAM_6_D2_PT_4_777 : STD_LOGIC; 
  signal ARAM_7_Q_778 : STD_LOGIC; 
  signal ARAM_7_779 : STD_LOGIC; 
  signal ARAM_7_D_780 : STD_LOGIC; 
  signal ARAM_7_CLKF_781 : STD_LOGIC; 
  signal ARAM_7_D1_782 : STD_LOGIC; 
  signal ARAM_7_D2_783 : STD_LOGIC; 
  signal EXP37_EXP_784 : STD_LOGIC; 
  signal ARAM_7_D2_PT_0_785 : STD_LOGIC; 
  signal ARAM_7_D2_PT_1_786 : STD_LOGIC; 
  signal ARAM_7_D2_PT_2_787 : STD_LOGIC; 
  signal ARAM_7_D2_PT_3_788 : STD_LOGIC; 
  signal ARAM_7_D2_PT_4_790 : STD_LOGIC; 
  signal ARAM_8_Q_791 : STD_LOGIC; 
  signal ARAM_8_792 : STD_LOGIC; 
  signal ARAM_8_D_793 : STD_LOGIC; 
  signal ARAM_8_CLKF_794 : STD_LOGIC; 
  signal ARAM_8_D1_795 : STD_LOGIC; 
  signal ARAM_8_D2_796 : STD_LOGIC; 
  signal EXP35_EXP_797 : STD_LOGIC; 
  signal ARAM_8_D2_PT_0_798 : STD_LOGIC; 
  signal ARAM_8_D2_PT_1_799 : STD_LOGIC; 
  signal ARAM_8_D2_PT_2_800 : STD_LOGIC; 
  signal ARAM_8_D2_PT_3_801 : STD_LOGIC; 
  signal ARAM_8_D2_PT_4_803 : STD_LOGIC; 
  signal ARAM_9_Q_804 : STD_LOGIC; 
  signal ARAM_9_805 : STD_LOGIC; 
  signal ARAM_9_D_806 : STD_LOGIC; 
  signal ARAM_9_CLKF_807 : STD_LOGIC; 
  signal ARAM_9_D1_808 : STD_LOGIC; 
  signal ARAM_9_D2_809 : STD_LOGIC; 
  signal ARAM_9_D2_PT_0_810 : STD_LOGIC; 
  signal ARAM_9_D2_PT_1_811 : STD_LOGIC; 
  signal EXP33_EXP_812 : STD_LOGIC; 
  signal ARAM_9_D2_PT_2_813 : STD_LOGIC; 
  signal EXP34_EXP_814 : STD_LOGIC; 
  signal ARAM_9_D2_PT_3_815 : STD_LOGIC; 
  signal ARAM_9_D2_PT_4_816 : STD_LOGIC; 
  signal ARAM_9_D2_PT_5_817 : STD_LOGIC; 
  signal CQ_FSM_FFd13_Q : STD_LOGIC; 
  signal CQ_FSM_FFd13_D_819 : STD_LOGIC; 
  signal CQ_FSM_FFd13_CLKF_820 : STD_LOGIC; 
  signal CQ_FSM_FFd13_D1_821 : STD_LOGIC; 
  signal CQ_FSM_FFd13_D2_822 : STD_LOGIC; 
  signal CQ_FSM_FFd11_823 : STD_LOGIC; 
  signal CQ_FSM_FFd13_D2_PT_0_824 : STD_LOGIC; 
  signal CQ_FSM_FFd13_D2_PT_1_825 : STD_LOGIC; 
  signal CQ_FSM_FFd13_D2_PT_2_826 : STD_LOGIC; 
  signal CQ_FSM_FFd13_D2_PT_3_827 : STD_LOGIC; 
  signal CQ_FSM_FFd15_Q : STD_LOGIC; 
  signal CQ_FSM_FFd15_D_829 : STD_LOGIC; 
  signal CQ_FSM_FFd15_CLKF_830 : STD_LOGIC; 
  signal CQ_FSM_FFd15_D1_831 : STD_LOGIC; 
  signal CQ_FSM_FFd15_D2_832 : STD_LOGIC; 
  signal CQ_FSM_FFd15_D2_PT_0_833 : STD_LOGIC; 
  signal CQ_FSM_FFd15_D2_PT_1_834 : STD_LOGIC; 
  signal CQ_FSM_FFd15_D2_PT_2_835 : STD_LOGIC; 
  signal CQ_FSM_FFd8_Q : STD_LOGIC; 
  signal CQ_FSM_FFd8_EXP_tsimrenamed_net_Q_837 : STD_LOGIC; 
  signal CQ_FSM_FFd8_EXP_838 : STD_LOGIC; 
  signal CQ_FSM_FFd8_D_839 : STD_LOGIC; 
  signal CQ_FSM_FFd8_CLKF_840 : STD_LOGIC; 
  signal CQ_FSM_FFd8_D1_841 : STD_LOGIC; 
  signal CQ_FSM_FFd8_D2_842 : STD_LOGIC; 
  signal CQ_FSM_FFd9_843 : STD_LOGIC; 
  signal CQ_FSM_FFd12_Q : STD_LOGIC; 
  signal CQ_FSM_FFd12_D_845 : STD_LOGIC; 
  signal CQ_FSM_FFd12_CLKF_846 : STD_LOGIC; 
  signal CQ_FSM_FFd12_D1_847 : STD_LOGIC; 
  signal CQ_FSM_FFd12_D2_848 : STD_LOGIC; 
  signal CQ_FSM_FFd12_D2_PT_0_849 : STD_LOGIC; 
  signal CQ_FSM_FFd12_D2_PT_1_850 : STD_LOGIC; 
  signal CQ_FSM_FFd12_D2_PT_2_851 : STD_LOGIC; 
  signal CQ_FSM_FFd12_D2_PT_3_852 : STD_LOGIC; 
  signal CQ_FSM_FFd19_Q : STD_LOGIC; 
  signal CQ_FSM_FFd19_D_854 : STD_LOGIC; 
  signal CQ_FSM_FFd19_CLKF_855 : STD_LOGIC; 
  signal CQ_FSM_FFd19_D1_856 : STD_LOGIC; 
  signal CQ_FSM_FFd19_D2_857 : STD_LOGIC; 
  signal CQ_FSM_FFd20_858 : STD_LOGIC; 
  signal CQ_FSM_FFd4_Q : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_tsimrenamed_net_Q_860 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D_861 : STD_LOGIC; 
  signal CQ_FSM_FFd4_CLKF_862 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D1_863 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D2_864 : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_PT_0_865 : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_PT_1_866 : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_PT_2_867 : STD_LOGIC; 
  signal CQ_FSM_FFd17_Q : STD_LOGIC; 
  signal CQ_FSM_FFd17_D_869 : STD_LOGIC; 
  signal CQ_FSM_FFd17_CLKF_870 : STD_LOGIC; 
  signal CQ_FSM_FFd17_D1_871 : STD_LOGIC; 
  signal CQ_FSM_FFd17_D2_872 : STD_LOGIC; 
  signal CQ_FSM_FFd17_D2_PT_0_873 : STD_LOGIC; 
  signal CQ_FSM_FFd17_D2_PT_1_874 : STD_LOGIC; 
  signal CQ_FSM_FFd17_D2_PT_2_875 : STD_LOGIC; 
  signal CQ_FSM_FFd5_Q : STD_LOGIC; 
  signal CQ_FSM_FFd5_D_877 : STD_LOGIC; 
  signal CQ_FSM_FFd5_CLKF_878 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D1_879 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_880 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_0_881 : STD_LOGIC; 
  signal CQ_FSM_FFd2_882 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_1_883 : STD_LOGIC; 
  signal ADR_AC_HIT_Q : STD_LOGIC; 
  signal ADR_AC_HIT_D_885 : STD_LOGIC; 
  signal ADR_AC_HIT_CLKF_886 : STD_LOGIC; 
  signal ADR_AC_HIT_D1_887 : STD_LOGIC; 
  signal ADR_AC_HIT_D2_888 : STD_LOGIC; 
  signal CQ_FSM_FFd10_Q : STD_LOGIC; 
  signal CQ_FSM_FFd10_D_890 : STD_LOGIC; 
  signal CQ_FSM_FFd10_CLKF_891 : STD_LOGIC; 
  signal CQ_FSM_FFd10_D1_892 : STD_LOGIC; 
  signal CQ_FSM_FFd10_D2_893 : STD_LOGIC; 
  signal CQ_FSM_FFd10_D2_PT_0_894 : STD_LOGIC; 
  signal CQ_FSM_FFd10_D2_PT_1_895 : STD_LOGIC; 
  signal CQ_FSM_FFd10_D2_PT_2_896 : STD_LOGIC; 
  signal TRANSFER_Q : STD_LOGIC; 
  signal TRANSFER_D_898 : STD_LOGIC; 
  signal TRANSFER_CLKF_899 : STD_LOGIC; 
  signal TRANSFER_RSTF_900 : STD_LOGIC; 
  signal TRANSFER_D1_901 : STD_LOGIC; 
  signal TRANSFER_D2_902 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_UIM_903 : STD_LOGIC; 
  signal ADR_IDE_HIT_Q : STD_LOGIC; 
  signal ADR_IDE_HIT_D_905 : STD_LOGIC; 
  signal ADR_IDE_HIT_CLKF_906 : STD_LOGIC; 
  signal ADR_IDE_HIT_D1_907 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_908 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_0_909 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_1_910 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_2_911 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_3_912 : STD_LOGIC; 
  signal EXP24_EXP_913 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_4_914 : STD_LOGIC; 
  signal EXP25_EXP_915 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_5_916 : STD_LOGIC; 
  signal CQ_FSM_FFd11_Q : STD_LOGIC; 
  signal CQ_FSM_FFd11_D_918 : STD_LOGIC; 
  signal CQ_FSM_FFd11_CLKF_919 : STD_LOGIC; 
  signal CQ_FSM_FFd11_D1_920 : STD_LOGIC; 
  signal CQ_FSM_FFd11_D2_921 : STD_LOGIC; 
  signal CQ_FSM_FFd11_D2_PT_0_922 : STD_LOGIC; 
  signal CQ_FSM_FFd1_923 : STD_LOGIC; 
  signal CQ_FSM_FFd11_D2_PT_1_924 : STD_LOGIC; 
  signal CQ_FSM_FFd11_D2_PT_2_925 : STD_LOGIC; 
  signal CQ_FSM_FFd11_D2_PT_3_926 : STD_LOGIC; 
  signal CQ_FSM_FFd11_D2_PT_4_927 : STD_LOGIC; 
  signal CQ_FSM_FFd14_Q : STD_LOGIC; 
  signal CQ_FSM_FFd14_D_929 : STD_LOGIC; 
  signal CQ_FSM_FFd14_CLKF_930 : STD_LOGIC; 
  signal CQ_FSM_FFd14_D1_931 : STD_LOGIC; 
  signal CQ_FSM_FFd14_D2_932 : STD_LOGIC; 
  signal CQ_FSM_FFd14_D2_PT_0_933 : STD_LOGIC; 
  signal CQ_FSM_FFd14_D2_PT_1_934 : STD_LOGIC; 
  signal CQ_FSM_FFd14_D2_PT_2_935 : STD_LOGIC; 
  signal CQ_FSM_FFd16_Q : STD_LOGIC; 
  signal CQ_FSM_FFd16_D_937 : STD_LOGIC; 
  signal CQ_FSM_FFd16_CLKF_938 : STD_LOGIC; 
  signal CQ_FSM_FFd16_D1_939 : STD_LOGIC; 
  signal CQ_FSM_FFd16_D2_940 : STD_LOGIC; 
  signal CQ_FSM_FFd16_D2_PT_0_941 : STD_LOGIC; 
  signal CQ_FSM_FFd16_D2_PT_1_942 : STD_LOGIC; 
  signal CQ_FSM_FFd18_Q : STD_LOGIC; 
  signal CQ_FSM_FFd18_D_944 : STD_LOGIC; 
  signal CQ_FSM_FFd18_CLKF_945 : STD_LOGIC; 
  signal CQ_FSM_FFd18_D1_946 : STD_LOGIC; 
  signal CQ_FSM_FFd18_D2_947 : STD_LOGIC; 
  signal CQ_FSM_FFd18_D2_PT_0_948 : STD_LOGIC; 
  signal CQ_FSM_FFd18_D2_PT_1_949 : STD_LOGIC; 
  signal CQ_FSM_FFd18_D2_PT_2_950 : STD_LOGIC; 
  signal CQ_FSM_FFd6_Q : STD_LOGIC; 
  signal CQ_FSM_FFd6_D_952 : STD_LOGIC; 
  signal CQ_FSM_FFd6_CLKF_953 : STD_LOGIC; 
  signal CQ_FSM_FFd6_D1_954 : STD_LOGIC; 
  signal CQ_FSM_FFd6_D2_955 : STD_LOGIC; 
  signal CQ_FSM_FFd7_956 : STD_LOGIC; 
  signal IDE_CYCLE_Q : STD_LOGIC; 
  signal IDE_CYCLE_D_958 : STD_LOGIC; 
  signal IDE_CYCLE_D1_959 : STD_LOGIC; 
  signal IDE_CYCLE_D2_960 : STD_LOGIC; 
  signal CQ_FSM_FFd9_Q : STD_LOGIC; 
  signal CQ_FSM_FFd9_EXP_tsimrenamed_net_Q_962 : STD_LOGIC; 
  signal CQ_FSM_FFd9_D_963 : STD_LOGIC; 
  signal CQ_FSM_FFd9_CLKF_964 : STD_LOGIC; 
  signal CQ_FSM_FFd9_D1_965 : STD_LOGIC; 
  signal CQ_FSM_FFd9_D2_966 : STD_LOGIC; 
  signal CQ_FSM_FFd9_EXP_PT_0_967 : STD_LOGIC; 
  signal CQ_FSM_FFd9_EXP_PT_1_968 : STD_LOGIC; 
  signal CQ_FSM_FFd9_EXP_PT_2_969 : STD_LOGIC; 
  signal CQ_FSM_FFd1_Q : STD_LOGIC; 
  signal CQ_FSM_FFd1_D_971 : STD_LOGIC; 
  signal CQ_FSM_FFd1_CLKF_972 : STD_LOGIC; 
  signal CQ_FSM_FFd1_D1_973 : STD_LOGIC; 
  signal CQ_FSM_FFd1_D2_974 : STD_LOGIC; 
  signal CQ_FSM_FFd20_Q : STD_LOGIC; 
  signal CQ_FSM_FFd20_D_976 : STD_LOGIC; 
  signal CQ_FSM_FFd20_CLKF_977 : STD_LOGIC; 
  signal CQ_FSM_FFd20_D1_978 : STD_LOGIC; 
  signal CQ_FSM_FFd20_D2_979 : STD_LOGIC; 
  signal CQ_FSM_FFd3_Q : STD_LOGIC; 
  signal CQ_FSM_FFd3_981 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D_982 : STD_LOGIC; 
  signal CQ_FSM_FFd3_CLKF_983 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D1_984 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D2_985 : STD_LOGIC; 
  signal CQ_FSM_FFd7_Q : STD_LOGIC; 
  signal CQ_FSM_FFd7_D_987 : STD_LOGIC; 
  signal CQ_FSM_FFd7_CLKF_988 : STD_LOGIC; 
  signal CQ_FSM_FFd7_D1_989 : STD_LOGIC; 
  signal CQ_FSM_FFd7_D2_990 : STD_LOGIC; 
  signal nAS_PLL_C_N_Q : STD_LOGIC; 
  signal nAS_PLL_C_N_D_992 : STD_LOGIC; 
  signal nAS_PLL_C_N_CLKF_993 : STD_LOGIC; 
  signal nAS_PLL_C_N_D1_994 : STD_LOGIC; 
  signal nAS_PLL_C_N_D2_995 : STD_LOGIC; 
  signal IDE_DSACK_D_2_Q_996 : STD_LOGIC; 
  signal IDE_DSACK_D_2_D_997 : STD_LOGIC; 
  signal IDE_DSACK_D_2_D1_998 : STD_LOGIC; 
  signal IDE_DSACK_D_2_D2_999 : STD_LOGIC; 
  signal ARAM_LOW_0_Q_1001 : STD_LOGIC; 
  signal ARAM_LOW_0_D_1002 : STD_LOGIC; 
  signal ARAM_LOW_0_CLKF_1003 : STD_LOGIC; 
  signal ARAM_LOW_0_D1_1004 : STD_LOGIC; 
  signal ARAM_LOW_0_D2_1005 : STD_LOGIC; 
  signal ARAM_LOW_1_Q_1006 : STD_LOGIC; 
  signal ARAM_LOW_1_D_1008 : STD_LOGIC; 
  signal ARAM_LOW_1_CLKF_1009 : STD_LOGIC; 
  signal ARAM_LOW_1_D1_1010 : STD_LOGIC; 
  signal ARAM_LOW_1_D2_1011 : STD_LOGIC; 
  signal ARAM_LOW_2_Q_1012 : STD_LOGIC; 
  signal ARAM_LOW_2_D_1013 : STD_LOGIC; 
  signal ARAM_LOW_2_CLKF_1014 : STD_LOGIC; 
  signal ARAM_LOW_2_D1_1015 : STD_LOGIC; 
  signal ARAM_LOW_2_D2_1016 : STD_LOGIC; 
  signal ARAM_LOW_3_Q_1017 : STD_LOGIC; 
  signal ARAM_LOW_3_D_1018 : STD_LOGIC; 
  signal ARAM_LOW_3_CLKF_1019 : STD_LOGIC; 
  signal ARAM_LOW_3_D1_1020 : STD_LOGIC; 
  signal ARAM_LOW_3_D2_1021 : STD_LOGIC; 
  signal ARAM_LOW_4_Q_1022 : STD_LOGIC; 
  signal ARAM_LOW_4_D_1024 : STD_LOGIC; 
  signal ARAM_LOW_4_CLKF_1025 : STD_LOGIC; 
  signal ARAM_LOW_4_D1_1026 : STD_LOGIC; 
  signal ARAM_LOW_4_D2_1027 : STD_LOGIC; 
  signal ARAM_LOW_5_Q_1028 : STD_LOGIC; 
  signal ARAM_LOW_5_D_1030 : STD_LOGIC; 
  signal ARAM_LOW_5_CLKF_1031 : STD_LOGIC; 
  signal ARAM_LOW_5_D1_1032 : STD_LOGIC; 
  signal ARAM_LOW_5_D2_1033 : STD_LOGIC; 
  signal ARAM_LOW_6_Q_1034 : STD_LOGIC; 
  signal ARAM_LOW_6_D_1035 : STD_LOGIC; 
  signal ARAM_LOW_6_CLKF_1036 : STD_LOGIC; 
  signal ARAM_LOW_6_D1_1037 : STD_LOGIC; 
  signal ARAM_LOW_6_D2_1038 : STD_LOGIC; 
  signal ARAM_LOW_7_Q_1039 : STD_LOGIC; 
  signal ARAM_LOW_7_D_1040 : STD_LOGIC; 
  signal ARAM_LOW_7_CLKF_1041 : STD_LOGIC; 
  signal ARAM_LOW_7_D1_1042 : STD_LOGIC; 
  signal ARAM_LOW_7_D2_1043 : STD_LOGIC; 
  signal ARAM_LOW_8_Q_1044 : STD_LOGIC; 
  signal ARAM_LOW_8_D_1045 : STD_LOGIC; 
  signal ARAM_LOW_8_CLKF_1046 : STD_LOGIC; 
  signal ARAM_LOW_8_D1_1047 : STD_LOGIC; 
  signal ARAM_LOW_8_D2_1048 : STD_LOGIC; 
  signal CLK_D_Q : STD_LOGIC; 
  signal CLK_D_1050 : STD_LOGIC; 
  signal CLK_D_D_1051 : STD_LOGIC; 
  signal CLK_D_CLKF_1052 : STD_LOGIC; 
  signal CLK_D_D1_1053 : STD_LOGIC; 
  signal CLK_D_D2_1054 : STD_LOGIC; 
  signal CLK_PE_0_Q_1055 : STD_LOGIC; 
  signal CLK_PE_0_D_1057 : STD_LOGIC; 
  signal CLK_PE_0_CLKF_1058 : STD_LOGIC; 
  signal CLK_PE_0_D1_1059 : STD_LOGIC; 
  signal CLK_PE_0_D2_1060 : STD_LOGIC; 
  signal CLK_PE_1_Q_1061 : STD_LOGIC; 
  signal CLK_PE_1_D_1063 : STD_LOGIC; 
  signal CLK_PE_1_CLKF_1064 : STD_LOGIC; 
  signal CLK_PE_1_D1_1065 : STD_LOGIC; 
  signal CLK_PE_1_D2_1066 : STD_LOGIC; 
  signal CLK_PE_2_Q_1067 : STD_LOGIC; 
  signal CLK_PE_2_D_1069 : STD_LOGIC; 
  signal CLK_PE_2_CLKF_1070 : STD_LOGIC; 
  signal CLK_PE_2_D1_1071 : STD_LOGIC; 
  signal CLK_PE_2_D2_1072 : STD_LOGIC; 
  signal CLK_PE_3_Q_1073 : STD_LOGIC; 
  signal CLK_PE_3_D_1074 : STD_LOGIC; 
  signal CLK_PE_3_CLKF_1075 : STD_LOGIC; 
  signal CLK_PE_3_D1_1076 : STD_LOGIC; 
  signal CLK_PE_3_D2_1077 : STD_LOGIC; 
  signal CQ_FSM_FFd2_Q : STD_LOGIC; 
  signal CQ_FSM_FFd2_D_1079 : STD_LOGIC; 
  signal CQ_FSM_FFd2_CLKF_1080 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D1_1081 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D2_1082 : STD_LOGIC; 
  signal IDE_DSACK_D_1_Q_1083 : STD_LOGIC; 
  signal IDE_DSACK_D_1_D_1084 : STD_LOGIC; 
  signal IDE_DSACK_D_1_D1_1085 : STD_LOGIC; 
  signal IDE_DSACK_D_1_D2_1086 : STD_LOGIC; 
  signal IDE_DSACK_D_3_Q_1087 : STD_LOGIC; 
  signal IDE_DSACK_D_3_D_1089 : STD_LOGIC; 
  signal IDE_DSACK_D_3_D1_1090 : STD_LOGIC; 
  signal IDE_DSACK_D_3_D2_1091 : STD_LOGIC; 
  signal IDE_DSACK_D_4_Q_1092 : STD_LOGIC; 
  signal IDE_DSACK_D_4_D_1093 : STD_LOGIC; 
  signal IDE_DSACK_D_4_D1_1094 : STD_LOGIC; 
  signal IDE_DSACK_D_4_D2_1095 : STD_LOGIC; 
  signal BA_0_Q_1096 : STD_LOGIC; 
  signal BA_0_D_1097 : STD_LOGIC; 
  signal BA_0_CLKF_1098 : STD_LOGIC; 
  signal BA_0_D1_1099 : STD_LOGIC; 
  signal BA_0_D2_1100 : STD_LOGIC; 
  signal BA_0_D2_PT_0_1101 : STD_LOGIC; 
  signal BA_0_D2_PT_1_1102 : STD_LOGIC; 
  signal BA_0_D2_PT_2_1103 : STD_LOGIC; 
  signal BA_0_D2_PT_3_1104 : STD_LOGIC; 
  signal BA_1_Q_1105 : STD_LOGIC; 
  signal BA_1_D_1106 : STD_LOGIC; 
  signal BA_1_CLKF_1107 : STD_LOGIC; 
  signal BA_1_D1_1108 : STD_LOGIC; 
  signal BA_1_D2_1109 : STD_LOGIC; 
  signal BA_1_D2_PT_0_1110 : STD_LOGIC; 
  signal BA_1_D2_PT_1_1111 : STD_LOGIC; 
  signal BA_1_D2_PT_2_1112 : STD_LOGIC; 
  signal BA_1_D2_PT_3_1113 : STD_LOGIC; 
  signal CAS_OBUF_Q : STD_LOGIC; 
  signal CAS_OBUF_D_1115 : STD_LOGIC; 
  signal CAS_OBUF_CLKF_1116 : STD_LOGIC; 
  signal CAS_OBUF_D1_1117 : STD_LOGIC; 
  signal CAS_OBUF_D2_1118 : STD_LOGIC; 
  signal EXP32_EXP_1119 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_0_1120 : STD_LOGIC; 
  signal CLK_EN_OBUF_EXP_1121 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_1_1122 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_2_1123 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_3_1124 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_4_1125 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_5_1126 : STD_LOGIC; 
  signal MEM_WE_OBUF_Q : STD_LOGIC; 
  signal MEM_WE_OBUF_D_1128 : STD_LOGIC; 
  signal MEM_WE_OBUF_CLKF_1129 : STD_LOGIC; 
  signal MEM_WE_OBUF_D1_1130 : STD_LOGIC; 
  signal MEM_WE_OBUF_D2_1131 : STD_LOGIC; 
  signal MEM_WE_OBUF_D2_PT_0_1132 : STD_LOGIC; 
  signal MEM_WE_OBUF_D2_PT_1_1133 : STD_LOGIC; 
  signal MEM_WE_OBUF_D2_PT_2_1134 : STD_LOGIC; 
  signal RAS_OBUF_Q : STD_LOGIC; 
  signal RAS_OBUF_D_1136 : STD_LOGIC; 
  signal RAS_OBUF_CLKF_1137 : STD_LOGIC; 
  signal RAS_OBUF_D1_1138 : STD_LOGIC; 
  signal RAS_OBUF_D2_1139 : STD_LOGIC; 
  signal RAS_OBUF_D2_PT_0_1140 : STD_LOGIC; 
  signal RAS_OBUF_D2_PT_1_1141 : STD_LOGIC; 
  signal CLK_EN_OBUF_Q_1142 : STD_LOGIC; 
  signal CLK_EN_OBUF_EXP_tsimrenamed_net_Q_1143 : STD_LOGIC; 
  signal CLK_EN_OBUF_D_1144 : STD_LOGIC; 
  signal CLK_EN_OBUF_D1_1145 : STD_LOGIC; 
  signal CLK_EN_OBUF_D2_1146 : STD_LOGIC; 
  signal CLK_EN_OBUF_D2_PT_0_1147 : STD_LOGIC; 
  signal CLK_EN_OBUF_D2_PT_1_1148 : STD_LOGIC; 
  signal IDE_BUF_S_Q : STD_LOGIC; 
  signal IDE_BUF_S_D_1150 : STD_LOGIC; 
  signal IDE_BUF_S_D1_1151 : STD_LOGIC; 
  signal IDE_BUF_S_D2_1152 : STD_LOGIC; 
  signal IDE_R_S_Q : STD_LOGIC; 
  signal IDE_R_S_D_1154 : STD_LOGIC; 
  signal IDE_R_S_D1_1155 : STD_LOGIC; 
  signal IDE_R_S_D2_1156 : STD_LOGIC; 
  signal IDE_W_S_Q : STD_LOGIC; 
  signal IDE_W_S_D_1158 : STD_LOGIC; 
  signal IDE_W_S_D1_1159 : STD_LOGIC; 
  signal IDE_W_S_D2_1160 : STD_LOGIC; 
  signal OE_30_RAM_OBUF_Q : STD_LOGIC; 
  signal OE_30_RAM_OBUF_D_1162 : STD_LOGIC; 
  signal OE_30_RAM_OBUF_D1_1163 : STD_LOGIC; 
  signal OE_30_RAM_OBUF_D2_1164 : STD_LOGIC; 
  signal OE_30_RAM_OBUF_D2_PT_0_1165 : STD_LOGIC; 
  signal OE_30_RAM_OBUF_D2_PT_1_1166 : STD_LOGIC; 
  signal OE_RAM_30_OBUF_Q : STD_LOGIC; 
  signal OE_RAM_30_OBUF_D_1168 : STD_LOGIC; 
  signal OE_RAM_30_OBUF_D1_1169 : STD_LOGIC; 
  signal OE_RAM_30_OBUF_D2_1170 : STD_LOGIC; 
  signal OE_RAM_30_OBUF_D2_PT_0_1171 : STD_LOGIC; 
  signal OE_RAM_30_OBUF_D2_PT_1_1172 : STD_LOGIC; 
  signal ROM_OE_S_Q : STD_LOGIC; 
  signal ROM_OE_S_D_1174 : STD_LOGIC; 
  signal ROM_OE_S_D1_1175 : STD_LOGIC; 
  signal ROM_OE_S_D2_1176 : STD_LOGIC; 
  signal S_0_OBUF_Q_1177 : STD_LOGIC; 
  signal S_0_OBUF_EXP_tsimrenamed_net_Q_1178 : STD_LOGIC; 
  signal S_0_OBUF_BUFOE_OUT_1179 : STD_LOGIC; 
  signal S_0_OBUF_TRST_1180 : STD_LOGIC; 
  signal S_0_OBUF_D_1181 : STD_LOGIC; 
  signal S_0_OBUF_D1_1182 : STD_LOGIC; 
  signal S_0_OBUF_D2_1183 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_Q_1184 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_D_1185 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_D1_1186 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_D2_1187 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_Q_1188 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_D_1189 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_D1_1190 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_D2_1191 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_Q_1192 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_D_1193 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_D1_1194 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_D2_1195 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_Q_1196 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_D_1197 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_D1_1198 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_D2_1199 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_Q_1200 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_D_1201 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_D1_1202 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_D2_1203 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_Q_1204 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_D_1205 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_D1_1206 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_D2_1207 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_Q_1208 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_D_1209 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_D1_1210 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_D2_1211 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_Q_1212 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_D_1213 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_D1_1214 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_D2_1215 : STD_LOGIC; 
  signal ROM_B_0_OBUF_Q_1216 : STD_LOGIC; 
  signal ROM_B_0_OBUF_D_1217 : STD_LOGIC; 
  signal ROM_B_0_OBUF_D1_1218 : STD_LOGIC; 
  signal ROM_B_0_OBUF_D2_1219 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_Q_1220 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_D_1221 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_D1_1222 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_D2_1223 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_Q_1224 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_D_1225 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_D1_1226 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_D2_1227 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_Q_1228 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_D_1229 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_D1_1230 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_D2_1231 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF3_Q_1232 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF3_D_1233 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF3_D1_1234 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF3_D2_1235 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_Q_1236 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_D_1237 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_D1_1238 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_D2_1239 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_Q_1240 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_D_1241 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_D1_1242 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_D2_1243 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_Q_1244 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D_1245 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D1_1246 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D2_1247 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D2_PT_0_1248 : STD_LOGIC; 
  signal EXP30_EXP_1249 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D2_PT_1_1250 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D2_PT_2_1251 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D2_PT_3_1252 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D2_PT_4_1253 : STD_LOGIC; 
  signal Q_OpTx_INV_99_INT_D2_PT_5_1254 : STD_LOGIC; 
  signal EXP22_EXP_tsimrenamed_net_Q_1255 : STD_LOGIC; 
  signal EXP22_EXP_1256 : STD_LOGIC; 
  signal EXP23_EXP_tsimrenamed_net_Q_1257 : STD_LOGIC; 
  signal EXP23_EXP_1258 : STD_LOGIC; 
  signal EXP23_EXP_PT_0_1259 : STD_LOGIC; 
  signal EXP23_EXP_PT_1_1260 : STD_LOGIC; 
  signal EXP23_EXP_PT_2_1261 : STD_LOGIC; 
  signal EXP23_EXP_PT_3_1262 : STD_LOGIC; 
  signal EXP23_EXP_PT_4_1263 : STD_LOGIC; 
  signal EXP23_EXP_PT_5_1264 : STD_LOGIC; 
  signal EXP24_EXP_tsimrenamed_net_Q_1265 : STD_LOGIC; 
  signal EXP24_EXP_PT_0_1266 : STD_LOGIC; 
  signal EXP24_EXP_PT_1_1267 : STD_LOGIC; 
  signal EXP24_EXP_PT_2_1268 : STD_LOGIC; 
  signal EXP24_EXP_PT_3_1269 : STD_LOGIC; 
  signal EXP24_EXP_PT_4_1270 : STD_LOGIC; 
  signal EXP24_EXP_PT_5_1271 : STD_LOGIC; 
  signal EXP25_EXP_tsimrenamed_net_Q_1272 : STD_LOGIC; 
  signal EXP26_EXP_1273 : STD_LOGIC; 
  signal EXP25_EXP_PT_0_1274 : STD_LOGIC; 
  signal EXP25_EXP_PT_1_1275 : STD_LOGIC; 
  signal EXP25_EXP_PT_2_1276 : STD_LOGIC; 
  signal EXP25_EXP_PT_3_1277 : STD_LOGIC; 
  signal EXP25_EXP_PT_4_1278 : STD_LOGIC; 
  signal EXP25_EXP_PT_5_1279 : STD_LOGIC; 
  signal EXP26_EXP_tsimrenamed_net_Q_1280 : STD_LOGIC; 
  signal EXP26_EXP_PT_0_1281 : STD_LOGIC; 
  signal EXP26_EXP_PT_1_1282 : STD_LOGIC; 
  signal EXP26_EXP_PT_2_1283 : STD_LOGIC; 
  signal EXP26_EXP_PT_3_1284 : STD_LOGIC; 
  signal EXP26_EXP_PT_4_1285 : STD_LOGIC; 
  signal EXP27_EXP_tsimrenamed_net_Q_1286 : STD_LOGIC; 
  signal EXP27_EXP_PT_0_1287 : STD_LOGIC; 
  signal EXP27_EXP_PT_1_1288 : STD_LOGIC; 
  signal EXP27_EXP_PT_2_1289 : STD_LOGIC; 
  signal EXP27_EXP_PT_3_1290 : STD_LOGIC; 
  signal EXP27_EXP_PT_4_1291 : STD_LOGIC; 
  signal EXP27_EXP_PT_5_1292 : STD_LOGIC; 
  signal EXP28_EXP_tsimrenamed_net_Q_1293 : STD_LOGIC; 
  signal EXP28_EXP_PT_0_1294 : STD_LOGIC; 
  signal EXP28_EXP_PT_1_1295 : STD_LOGIC; 
  signal EXP29_EXP_tsimrenamed_net_Q_1296 : STD_LOGIC; 
  signal EXP30_EXP_tsimrenamed_net_Q_1297 : STD_LOGIC; 
  signal EXP31_EXP_tsimrenamed_net_Q_1298 : STD_LOGIC; 
  signal EXP31_EXP_PT_0_1299 : STD_LOGIC; 
  signal EXP31_EXP_PT_1_1300 : STD_LOGIC; 
  signal EXP31_EXP_PT_2_1301 : STD_LOGIC; 
  signal EXP31_EXP_PT_3_1302 : STD_LOGIC; 
  signal EXP31_EXP_PT_4_1303 : STD_LOGIC; 
  signal EXP31_EXP_PT_5_1304 : STD_LOGIC; 
  signal EXP32_EXP_tsimrenamed_net_Q_1305 : STD_LOGIC; 
  signal EXP33_EXP_tsimrenamed_net_Q_1306 : STD_LOGIC; 
  signal EXP33_EXP_PT_0_1307 : STD_LOGIC; 
  signal EXP33_EXP_PT_1_1308 : STD_LOGIC; 
  signal EXP34_EXP_tsimrenamed_net_Q_1309 : STD_LOGIC; 
  signal EXP35_EXP_tsimrenamed_net_Q_1310 : STD_LOGIC; 
  signal EXP36_EXP_tsimrenamed_net_Q_1311 : STD_LOGIC; 
  signal EXP36_EXP_PT_0_1312 : STD_LOGIC; 
  signal EXP36_EXP_PT_1_1313 : STD_LOGIC; 
  signal EXP36_EXP_PT_2_1314 : STD_LOGIC; 
  signal EXP37_EXP_tsimrenamed_net_Q_1315 : STD_LOGIC; 
  signal EXP38_EXP_tsimrenamed_net_Q_1316 : STD_LOGIC; 
  signal EXP39_EXP_tsimrenamed_net_Q_1317 : STD_LOGIC; 
  signal EXP40_EXP_tsimrenamed_net_Q_1318 : STD_LOGIC; 
  signal EXP40_EXP_PT_0_1319 : STD_LOGIC; 
  signal EXP40_EXP_PT_1_1320 : STD_LOGIC; 
  signal EXP40_EXP_PT_2_1321 : STD_LOGIC; 
  signal EXP40_EXP_PT_3_1322 : STD_LOGIC; 
  signal EXP41_EXP_tsimrenamed_net_Q_1323 : STD_LOGIC; 
  signal EXP41_EXP_PT_0_1324 : STD_LOGIC; 
  signal EXP41_EXP_PT_1_1325 : STD_LOGIC; 
  signal EXP41_EXP_PT_2_1326 : STD_LOGIC; 
  signal EXP41_EXP_PT_3_1327 : STD_LOGIC; 
  signal EXP41_EXP_PT_4_1328 : STD_LOGIC; 
  signal EXP42_EXP_tsimrenamed_net_Q_1329 : STD_LOGIC; 
  signal EXP42_EXP_PT_0_1330 : STD_LOGIC; 
  signal EXP42_EXP_PT_1_1331 : STD_LOGIC; 
  signal EXP42_EXP_PT_2_1332 : STD_LOGIC; 
  signal EXP42_EXP_PT_3_1333 : STD_LOGIC; 
  signal EXP43_EXP_tsimrenamed_net_Q_1334 : STD_LOGIC; 
  signal EXP43_EXP_PT_0_1335 : STD_LOGIC; 
  signal EXP43_EXP_PT_1_1336 : STD_LOGIC; 
  signal EXP43_EXP_PT_2_1337 : STD_LOGIC; 
  signal EXP44_EXP_tsimrenamed_net_Q_1338 : STD_LOGIC; 
  signal EXP44_EXP_PT_0_1339 : STD_LOGIC; 
  signal EXP44_EXP_PT_1_1340 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_3_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd13_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd15_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd12_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd19_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd17_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN16 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN17 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN18 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN19 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN20 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN21 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN22 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN23 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN24 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN25 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN26 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN27 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN28 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN29 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN30 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN31 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd10_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_RSTF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_RSTF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd11_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd14_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd16_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd18_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd6_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd20_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd7_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN16 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN17 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN18 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN19 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN20 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN21 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN22 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN23 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN24 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN25 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN26 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN27 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN28 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN29 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN30 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN31 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN16 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN17 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN18 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN19 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN20 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN21 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN22 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN23 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN24 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN25 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN26 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN27 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN28 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN29 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN30 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN31 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_99_INT_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_5_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_IN_PROGRES_TRST_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_IN_PROGRES_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_ENABLE_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_ENABLE_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_5_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_2_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_D0_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nAS_D0_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd12_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN12 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN14 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN15 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN16 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd10_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd11_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd11_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd11_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd11_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd14_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CYCLE_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd9_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd20_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd20_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd3_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_2_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_2_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_2_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_3_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_4_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_4_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_5_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_5_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_6_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_6_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_7_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_7_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_8_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_8_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_PE_0_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_1_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_1_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_3_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_3_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_4_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_4_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_4_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN11 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN12 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN13 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN14 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN15 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN16 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN17 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN11 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN12 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN13 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN14 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN15 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN16 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN17 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN18 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_R_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_R_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_OE_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_OE_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_OE_S_D2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_TRST_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_TRST_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nRAM_SEL_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nRAM_SEL_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nRAM_SEL_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_99_INT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_99_INT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_99_INT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_99_INT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_99_INT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_99_INT_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP22_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_1_IN5 : STD_LOGIC; 
  signal Dout2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal IDE_BASEADR : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RQ : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal CLK_PE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal NQ : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal burst_counter : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal IDE_DSACK_D : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal ARAM_LOW : STD_LOGIC_VECTOR ( 8 downto 0 ); 
begin
  A_30_IBUF : X_BUF
    port map (
      I => A(30),
      O => A_30_IBUF_1
    );
  A_29_IBUF : X_BUF
    port map (
      I => A(29),
      O => A_29_IBUF_3
    );
  A_28_IBUF : X_BUF
    port map (
      I => A(28),
      O => A_28_IBUF_5
    );
  A_27_IBUF : X_BUF
    port map (
      I => A(27),
      O => A_27_IBUF_7
    );
  A_26_IBUF : X_BUF
    port map (
      I => A(26),
      O => A_26_IBUF_9
    );
  A_25_IBUF : X_BUF
    port map (
      I => A(25),
      O => A_25_IBUF_11
    );
  A_24_IBUF : X_BUF
    port map (
      I => A(24),
      O => A_24_IBUF_13
    );
  A_20_IBUF : X_BUF
    port map (
      I => A(20),
      O => A_20_IBUF_15
    );
  A_31_IBUF : X_BUF
    port map (
      I => A(31),
      O => A_31_IBUF_17
    );
  A_23_IBUF : X_BUF
    port map (
      I => A(23),
      O => A_23_IBUF_19
    );
  A_22_IBUF : X_BUF
    port map (
      I => A(22),
      O => A_22_IBUF_21
    );
  A_21_IBUF : X_BUF
    port map (
      I => A(21),
      O => A_21_IBUF_23
    );
  CLK_IBUF : X_BUF
    port map (
      I => CLK,
      O => CLK_IBUF_25
    );
  CLK_IBUF_FCLK : X_BUF
    port map (
      I => CLK,
      O => CLK_IBUF_FCLK_26
    );
  IDE_RESET_OBUF : X_BUF
    port map (
      I => RESET,
      O => IDE_RESET_OBUF_28
    );
  FSR_IO_0 : X_INV
    port map (
      I => RESET,
      O => FSR_IO_0_29
    );
  A_2_IBUF : X_BUF
    port map (
      I => A(2),
      O => A_2_IBUF_31
    );
  RW_IBUF : X_BUF
    port map (
      I => RW,
      O => RW_IBUF_33
    );
  nAS_IBUF : X_BUF
    port map (
      I => nAS,
      O => nAS_IBUF_35
    );
  A_4_IBUF : X_BUF
    port map (
      I => A(4),
      O => A_4_IBUF_37
    );
  A_3_IBUF : X_BUF
    port map (
      I => A(3),
      O => A_3_IBUF_39
    );
  A_5_IBUF : X_BUF
    port map (
      I => A(5),
      O => A_5_IBUF_41
    );
  A_6_IBUF : X_BUF
    port map (
      I => A(6),
      O => A_6_IBUF_43
    );
  A_1_IBUF : X_BUF
    port map (
      I => A(1),
      O => A_1_IBUF_45
    );
  nDS_IBUF : X_BUF
    port map (
      I => nDS,
      O => nDS_IBUF_47
    );
  PLL_C_IBUF : X_BUF
    port map (
      I => PLL_C,
      O => PLL_C_IBUF_49
    );
  N3 : X_BUF
    port map (
      I => D(0),
      O => N3_51
    );
  N2 : X_BUF
    port map (
      I => D(1),
      O => N2_53
    );
  N1 : X_BUF
    port map (
      I => D(2),
      O => N1_55
    );
  N0 : X_BUF
    port map (
      I => D(3),
      O => N0_57
    );
  A_19_IBUF : X_BUF
    port map (
      I => A(19),
      O => A_19_IBUF_59
    );
  A_18_IBUF : X_BUF
    port map (
      I => A(18),
      O => A_18_IBUF_61
    );
  A_17_IBUF : X_BUF
    port map (
      I => A(17),
      O => A_17_IBUF_63
    );
  A_16_IBUF : X_BUF
    port map (
      I => A(16),
      O => A_16_IBUF_65
    );
  CBREQ_IBUF : X_BUF
    port map (
      I => CBREQ,
      O => CBREQ_IBUF_67
    );
  IDE_WAIT_IBUF : X_BUF
    port map (
      I => IDE_WAIT,
      O => IDE_WAIT_IBUF_69
    );
  SIZ_0_IBUF : X_BUF
    port map (
      I => SIZ(0),
      O => SIZ_0_IBUF_71
    );
  SIZ_1_IBUF : X_BUF
    port map (
      I => SIZ(1),
      O => SIZ_1_IBUF_73
    );
  A_0_IBUF : X_BUF
    port map (
      I => A(0),
      O => A_0_IBUF_75
    );
  A_15_IBUF : X_BUF
    port map (
      I => A(15),
      O => A_15_IBUF_77
    );
  A_7_IBUF : X_BUF
    port map (
      I => A(7),
      O => A_7_IBUF_79
    );
  A_8_IBUF : X_BUF
    port map (
      I => A(8),
      O => A_8_IBUF_81
    );
  IDE_A_0_OBUF : X_BUF
    port map (
      I => A(9),
      O => IDE_A_0_OBUF_83
    );
  IDE_A_1_OBUF : X_BUF
    port map (
      I => A(10),
      O => IDE_A_1_OBUF_85
    );
  IDE_A_2_OBUF : X_BUF
    port map (
      I => A(11),
      O => IDE_A_2_OBUF_87
    );
  A_12_IBUF : X_BUF
    port map (
      I => A(12),
      O => A_12_IBUF_89
    );
  A_13_IBUF : X_BUF
    port map (
      I => A(13),
      O => A_13_IBUF_91
    );
  A_14_IBUF : X_BUF
    port map (
      I => A(14),
      O => A_14_IBUF_93
    );
  D_0_Q : X_TRI
    port map (
      I => Dout2(0),
      CTL => Dout2_0_OE_95,
      O => D(0)
    );
  D_2_Q : X_TRI
    port map (
      I => Dout2(2),
      CTL => Dout2_2_OE_97,
      O => D(2)
    );
  D_1_Q : X_TRI
    port map (
      I => Dout2(1),
      CTL => Dout2_1_OE_99,
      O => D(1)
    );
  D_3_Q : X_TRI
    port map (
      I => Dout2(3),
      CTL => Dout2_3_OE_101,
      O => D(3)
    );
  CIIN_100 : X_TRI
    port map (
      I => TRANSFER_IN_PROGRES_Q_103,
      CTL => TRANSFER_IN_PROGRES_OE_104,
      O => CIIN
    );
  STERM_102 : X_TRI
    port map (
      I => STERM_S_106,
      CTL => STERM_S_OE_107,
      O => STERM
    );
  ROM_EN_104 : X_BUF
    port map (
      I => IDE_ENABLE_Q_109,
      O => ROM_EN
    );
  CBACK_106 : X_BUF
    port map (
      I => CBACK_S_Q_111,
      O => CBACK
    );
  nDSACK_1_Q : X_TRI
    port map (
      I => nDSACK_1_OBUFE_113,
      CTL => nDSACK_1_OBUFE_OE_114,
      O => nDSACK(1)
    );
  LDQ0_110 : X_BUF
    port map (
      I => LDQ0_OBUF_116,
      O => LDQ0
    );
  LDQ1_112 : X_BUF
    port map (
      I => LDQ1_OBUF_118,
      O => LDQ1
    );
  UDQ0_114 : X_BUF
    port map (
      I => UDQ0_OBUF_120,
      O => UDQ0
    );
  UDQ1_116 : X_BUF
    port map (
      I => UDQ1_OBUF_122,
      O => UDQ1
    );
  ARAM_10_Q : X_BUF
    port map (
      I => ARAM_10_Q_124,
      O => ARAM(10)
    );
  ARAM_0_Q : X_BUF
    port map (
      I => ARAM_0_Q_126,
      O => ARAM(0)
    );
  ARAM_1_Q : X_BUF
    port map (
      I => ARAM_1_Q_128,
      O => ARAM(1)
    );
  ARAM_11_Q : X_BUF
    port map (
      I => ARAM_11_Q_130,
      O => ARAM(11)
    );
  ARAM_12_Q : X_BUF
    port map (
      I => ARAM_12_Q_132,
      O => ARAM(12)
    );
  ARAM_2_Q : X_BUF
    port map (
      I => ARAM_2_Q_134,
      O => ARAM(2)
    );
  ARAM_3_Q : X_BUF
    port map (
      I => ARAM_3_Q_136,
      O => ARAM(3)
    );
  ARAM_4_Q : X_BUF
    port map (
      I => ARAM_4_Q_138,
      O => ARAM(4)
    );
  ARAM_5_Q : X_BUF
    port map (
      I => ARAM_5_Q_140,
      O => ARAM(5)
    );
  ARAM_6_Q : X_BUF
    port map (
      I => ARAM_6_Q_142,
      O => ARAM(6)
    );
  ARAM_7_Q : X_BUF
    port map (
      I => ARAM_7_Q_144,
      O => ARAM(7)
    );
  ARAM_8_Q : X_BUF
    port map (
      I => ARAM_8_Q_146,
      O => ARAM(8)
    );
  ARAM_9_Q : X_BUF
    port map (
      I => ARAM_9_Q_148,
      O => ARAM(9)
    );
  BA_0_Q : X_BUF
    port map (
      I => BA_0_150,
      O => BA(0)
    );
  BA_1_Q : X_BUF
    port map (
      I => BA_1_152,
      O => BA(1)
    );
  CAS_148 : X_BUF
    port map (
      I => CAS_OBUF_154,
      O => CAS
    );
  MEM_WE_150 : X_BUF
    port map (
      I => MEM_WE_OBUF_156,
      O => MEM_WE
    );
  RAS_152 : X_BUF
    port map (
      I => RAS_OBUF_158,
      O => RAS
    );
  CLK_EN_154 : X_BUF
    port map (
      I => CLK_EN_OBUF_160,
      O => CLK_EN
    );
  IDE_BUFFER_DIR_156 : X_BUF
    port map (
      I => IDE_BUF_S_162,
      O => IDE_BUFFER_DIR
    );
  IDE_R_158 : X_BUF
    port map (
      I => IDE_R_S_164,
      O => IDE_R
    );
  IDE_W_160 : X_BUF
    port map (
      I => IDE_W_S_166,
      O => IDE_W
    );
  OE_30_RAM_162 : X_BUF
    port map (
      I => OE_30_RAM_OBUF_168,
      O => OE_30_RAM
    );
  OE_RAM_30_164 : X_BUF
    port map (
      I => OE_RAM_30_OBUF_170,
      O => OE_RAM_30
    );
  ROM_OE_166 : X_BUF
    port map (
      I => ROM_OE_S_172,
      O => ROM_OE
    );
  nDSACK_0_Q : X_TRI
    port map (
      I => S_0_OBUF_Q_174,
      CTL => S_0_OBUF_OE_175,
      O => nDSACK(0)
    );
  CLK_RAM_170 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_Q_177,
      O => CLK_RAM
    );
  IDE_A_0_Q : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_179,
      O => IDE_A(0)
    );
  IDE_A_1_Q : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_181,
      O => IDE_A(1)
    );
  IDE_A_2_Q : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_183,
      O => IDE_A(2)
    );
  IDE_CS_0_Q : X_BUF
    port map (
      I => IDE_CS_0_OBUF_185,
      O => IDE_CS(0)
    );
  IDE_CS_1_Q : X_BUF
    port map (
      I => IDE_CS_1_OBUF_187,
      O => IDE_CS(1)
    );
  IDE_RESET_182 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_189,
      O => IDE_RESET
    );
  nRAM_SEL_184 : X_BUF
    port map (
      I => nRAM_SEL_OBUF_191,
      O => nRAM_SEL
    );
  S_1_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_Q_193,
      O => S(1)
    );
  ROM_B_1_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_195,
      O => ROM_B(1)
    );
  ROM_B_0_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_197,
      O => ROM_B(0)
    );
  LE_RAM_30_192 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_199,
      O => LE_RAM_30
    );
  LE_30_RAM_194 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF3_201,
      O => LE_30_RAM
    );
  S_0_Q : X_BUF
    port map (
      I => S_0_OBUF_BUF0_203,
      O => S(0)
    );
  ROM_WE_198 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_205,
      O => ROM_WE
    );
  Dout2_0_Q : X_BUF
    port map (
      I => Dout2_0_Q_206,
      O => Dout2(0)
    );
  Dout2_0_OE : X_BUF
    port map (
      I => Dout2_0_BUFOE_OUT_207,
      O => Dout2_0_OE_95
    );
  Dout2_0_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_0_TRST_208,
      O => Dout2_0_BUFOE_OUT_207
    );
  Dout2_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_0_REG_IN,
      CE => Dout2_0_CE_211,
      CLK => NlwBufferSignal_Dout2_0_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => Dout2_0_Q_206
    );
  Gnd : X_ZERO
    port map (
      O => Gnd_210
    );
  Dout2_0_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_0_D_IN0,
      I1 => NlwBufferSignal_Dout2_0_D_IN1,
      O => Dout2_0_D_209
    );
  Dout2_0_D1 : X_ZERO
    port map (
      O => Dout2_0_D1_212
    );
  Dout2_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_0_D2_PT_0_IN1,
      O => Dout2_0_D2_PT_0_215
    );
  Dout2_0_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_Dout2_0_D2_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_0_D2_PT_1_IN2,
      I3 => NlwBufferSignal_Dout2_0_D2_PT_1_IN3,
      I4 => NlwInverterSignal_Dout2_0_D2_PT_1_IN4,
      O => Dout2_0_D2_PT_1_216
    );
  Dout2_0_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_Dout2_0_D2_PT_2_IN1,
      I2 => NlwBufferSignal_Dout2_0_D2_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_0_D2_PT_2_IN3,
      I4 => NlwBufferSignal_Dout2_0_D2_PT_2_IN4,
      O => Dout2_0_D2_PT_2_217
    );
  Dout2_0_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_Dout2_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_Dout2_0_D2_PT_3_IN1,
      I2 => NlwInverterSignal_Dout2_0_D2_PT_3_IN2,
      I3 => NlwInverterSignal_Dout2_0_D2_PT_3_IN3,
      I4 => NlwBufferSignal_Dout2_0_D2_PT_3_IN4,
      O => Dout2_0_D2_PT_3_218
    );
  Dout2_0_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_IN0,
      I1 => NlwBufferSignal_Dout2_0_D2_IN1,
      I2 => NlwBufferSignal_Dout2_0_D2_IN2,
      I3 => NlwBufferSignal_Dout2_0_D2_IN3,
      O => Dout2_0_D2_213
    );
  Dout2_0_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_0_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_0_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_0_TRST_IN2,
      O => Dout2_0_TRST_208
    );
  Dout2_0_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_0_CE_IN0,
      I1 => NlwInverterSignal_Dout2_0_CE_IN1,
      I2 => NlwBufferSignal_Dout2_0_CE_IN2,
      O => Dout2_0_CE_211
    );
  Dout2_2_Q : X_BUF
    port map (
      I => Dout2_2_Q_220,
      O => Dout2(2)
    );
  Dout2_2_OE : X_BUF
    port map (
      I => Dout2_2_BUFOE_OUT_221,
      O => Dout2_2_OE_97
    );
  Dout2_2_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_2_TRST_222,
      O => Dout2_2_BUFOE_OUT_221
    );
  Dout2_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_2_REG_IN,
      CE => Dout2_2_CE_224,
      CLK => NlwBufferSignal_Dout2_2_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => Dout2_2_Q_220
    );
  Dout2_2_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_2_D_IN0,
      I1 => NlwBufferSignal_Dout2_2_D_IN1,
      O => Dout2_2_D_223
    );
  Dout2_2_D1 : X_ZERO
    port map (
      O => Dout2_2_D1_225
    );
  Dout2_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_2_D2_PT_0_IN1,
      O => Dout2_2_D2_PT_0_228
    );
  Dout2_2_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_PT_1_IN0,
      I1 => NlwInverterSignal_Dout2_2_D2_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_2_D2_PT_1_IN2,
      I3 => NlwInverterSignal_Dout2_2_D2_PT_1_IN3,
      I4 => NlwBufferSignal_Dout2_2_D2_PT_1_IN4,
      O => Dout2_2_D2_PT_1_229
    );
  Dout2_2_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_Dout2_2_D2_PT_2_IN1,
      I2 => NlwInverterSignal_Dout2_2_D2_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_2_D2_PT_2_IN3,
      I4 => NlwBufferSignal_Dout2_2_D2_PT_2_IN4,
      O => Dout2_2_D2_PT_2_230
    );
  Dout2_2_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_Dout2_2_D2_PT_3_IN0,
      I1 => NlwInverterSignal_Dout2_2_D2_PT_3_IN1,
      I2 => NlwInverterSignal_Dout2_2_D2_PT_3_IN2,
      I3 => NlwInverterSignal_Dout2_2_D2_PT_3_IN3,
      I4 => NlwBufferSignal_Dout2_2_D2_PT_3_IN4,
      O => Dout2_2_D2_PT_3_231
    );
  Dout2_2_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_IN0,
      I1 => NlwBufferSignal_Dout2_2_D2_IN1,
      I2 => NlwBufferSignal_Dout2_2_D2_IN2,
      I3 => NlwBufferSignal_Dout2_2_D2_IN3,
      O => Dout2_2_D2_226
    );
  Dout2_2_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_2_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_2_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_2_TRST_IN2,
      O => Dout2_2_TRST_222
    );
  Dout2_2_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_2_CE_IN0,
      I1 => NlwInverterSignal_Dout2_2_CE_IN1,
      I2 => NlwBufferSignal_Dout2_2_CE_IN2,
      O => Dout2_2_CE_224
    );
  Dout2_1_Q : X_BUF
    port map (
      I => Dout2_1_Q_232,
      O => Dout2(1)
    );
  Dout2_1_OE : X_BUF
    port map (
      I => Dout2_1_BUFOE_OUT_233,
      O => Dout2_1_OE_99
    );
  Dout2_1_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_1_TRST_234,
      O => Dout2_1_BUFOE_OUT_233
    );
  Dout2_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_1_REG_IN,
      CE => Dout2_1_CE_236,
      CLK => NlwBufferSignal_Dout2_1_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => Dout2_1_Q_232
    );
  Dout2_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_1_D_IN0,
      I1 => NlwBufferSignal_Dout2_1_D_IN1,
      O => Dout2_1_D_235
    );
  Dout2_1_D1 : X_ZERO
    port map (
      O => Dout2_1_D1_237
    );
  Dout2_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_PT_0_IN1,
      O => Dout2_1_D2_PT_0_240
    );
  Dout2_1_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_Dout2_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_Dout2_1_D2_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_1_D2_PT_1_IN2,
      I3 => NlwInverterSignal_Dout2_1_D2_PT_1_IN3,
      O => Dout2_1_D2_PT_1_241
    );
  Dout2_1_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_PT_2_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_PT_2_IN1,
      I2 => NlwBufferSignal_Dout2_1_D2_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_1_D2_PT_2_IN3,
      I4 => NlwInverterSignal_Dout2_1_D2_PT_2_IN4,
      O => Dout2_1_D2_PT_2_242
    );
  Dout2_1_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_PT_3_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_PT_3_IN1,
      I2 => NlwInverterSignal_Dout2_1_D2_PT_3_IN2,
      I3 => NlwInverterSignal_Dout2_1_D2_PT_3_IN3,
      I4 => NlwInverterSignal_Dout2_1_D2_PT_3_IN4,
      O => Dout2_1_D2_PT_3_243
    );
  Dout2_1_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_IN1,
      I2 => NlwBufferSignal_Dout2_1_D2_IN2,
      I3 => NlwBufferSignal_Dout2_1_D2_IN3,
      O => Dout2_1_D2_238
    );
  Dout2_1_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_1_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_1_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_1_TRST_IN2,
      O => Dout2_1_TRST_234
    );
  Dout2_1_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_1_CE_IN0,
      I1 => NlwInverterSignal_Dout2_1_CE_IN1,
      I2 => NlwBufferSignal_Dout2_1_CE_IN2,
      O => Dout2_1_CE_236
    );
  Dout2_3_Q : X_BUF
    port map (
      I => Dout2_3_Q_244,
      O => Dout2(3)
    );
  Dout2_3_EXP : X_BUF
    port map (
      I => Dout2_3_EXP_tsimrenamed_net_Q_245,
      O => Dout2_3_EXP_246
    );
  Dout2_3_OE : X_BUF
    port map (
      I => Dout2_3_BUFOE_OUT_247,
      O => Dout2_3_OE_101
    );
  Dout2_3_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_3_TRST_248,
      O => Dout2_3_BUFOE_OUT_247
    );
  Dout2_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_3_REG_IN,
      CE => Dout2_3_CE_250,
      CLK => NlwBufferSignal_Dout2_3_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => Dout2_3_Q_244
    );
  Dout2_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_3_D_IN0,
      I1 => NlwBufferSignal_Dout2_3_D_IN1,
      O => Dout2_3_D_249
    );
  Dout2_3_D1 : X_ZERO
    port map (
      O => Dout2_3_D1_251
    );
  Dout2_3_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_3_D2_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_3_D2_PT_0_IN1,
      O => Dout2_3_D2_PT_0_254
    );
  Dout2_3_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_3_D2_PT_1_IN0,
      I1 => NlwBufferSignal_Dout2_3_D2_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_3_D2_PT_1_IN2,
      I3 => NlwInverterSignal_Dout2_3_D2_PT_1_IN3,
      I4 => NlwBufferSignal_Dout2_3_D2_PT_1_IN4,
      O => Dout2_3_D2_PT_1_255
    );
  Dout2_3_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_Dout2_3_D2_PT_2_IN0,
      I1 => NlwInverterSignal_Dout2_3_D2_PT_2_IN1,
      I2 => NlwInverterSignal_Dout2_3_D2_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_3_D2_PT_2_IN3,
      I4 => NlwBufferSignal_Dout2_3_D2_PT_2_IN4,
      O => Dout2_3_D2_PT_2_256
    );
  Dout2_3_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_Dout2_3_D2_IN0,
      I1 => NlwBufferSignal_Dout2_3_D2_IN1,
      I2 => NlwBufferSignal_Dout2_3_D2_IN2,
      O => Dout2_3_D2_252
    );
  Dout2_3_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_3_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_3_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_3_TRST_IN2,
      O => Dout2_3_TRST_248
    );
  Dout2_3_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN7,
      O => Dout2_3_EXP_tsimrenamed_net_Q_245
    );
  Dout2_3_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_3_CE_IN0,
      I1 => NlwInverterSignal_Dout2_3_CE_IN1,
      I2 => NlwBufferSignal_Dout2_3_CE_IN2,
      O => Dout2_3_CE_250
    );
  TRANSFER_IN_PROGRES_Q : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_Q_264,
      O => TRANSFER_IN_PROGRES_Q_103
    );
  TRANSFER_IN_PROGRES : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_Q_264,
      O => TRANSFER_IN_PROGRES_265
    );
  TRANSFER_IN_PROGRES_OE : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_BUFOE_OUT_266,
      O => TRANSFER_IN_PROGRES_OE_104
    );
  TRANSFER_IN_PROGRES_BUFOE_OUT : X_INV
    port map (
      I => TRANSFER_IN_PROGRES_TRST_267,
      O => TRANSFER_IN_PROGRES_BUFOE_OUT_266
    );
  TRANSFER_IN_PROGRES_REG : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => TRANSFER_IN_PROGRES_Q_264
    );
  Vcc : X_ONE
    port map (
      O => Vcc_270
    );
  TRANSFER_IN_PROGRES_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN1,
      O => TRANSFER_IN_PROGRES_D_268
    );
  TRANSFER_IN_PROGRES_D1 : X_ZERO
    port map (
      O => TRANSFER_IN_PROGRES_D1_271
    );
  TRANSFER_IN_PROGRES_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN1,
      O => TRANSFER_IN_PROGRES_D2_PT_0_274
    );
  TRANSFER_IN_PROGRES_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN1,
      O => TRANSFER_IN_PROGRES_D2_PT_1_275
    );
  TRANSFER_IN_PROGRES_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN1,
      O => TRANSFER_IN_PROGRES_D2_272
    );
  TRANSFER_IN_PROGRES_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN1,
      O => TRANSFER_IN_PROGRES_CLKF_269
    );
  TRANSFER_IN_PROGRES_TRST : X_AND3
    port map (
      I0 => NlwInverterSignal_TRANSFER_IN_PROGRES_TRST_IN0,
      I1 => NlwInverterSignal_TRANSFER_IN_PROGRES_TRST_IN1,
      I2 => NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN2,
      O => TRANSFER_IN_PROGRES_TRST_267
    );
  STERM_S : X_BUF
    port map (
      I => STERM_S_Q,
      O => STERM_S_106
    );
  STERM_S_UIM : X_BUF
    port map (
      I => STERM_S_Q,
      O => STERM_S_UIM_279
    );
  STERM_S_OE : X_BUF
    port map (
      I => STERM_S_BUFOE_OUT_280,
      O => STERM_S_OE_107
    );
  STERM_S_BUFOE_OUT : X_BUF
    port map (
      I => STERM_S_TRST_281,
      O => STERM_S_BUFOE_OUT_280
    );
  STERM_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_STERM_S_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_STERM_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => STERM_S_Q
    );
  STERM_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_STERM_S_D_IN0,
      I1 => NlwBufferSignal_STERM_S_D_IN1,
      O => STERM_S_D_282
    );
  STERM_S_D1 : X_ZERO
    port map (
      O => STERM_S_D1_284
    );
  STERM_S_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_STERM_S_D2_PT_0_IN0,
      I1 => NlwBufferSignal_STERM_S_D2_PT_0_IN1,
      O => STERM_S_D2_PT_0_287
    );
  STERM_S_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_STERM_S_D2_PT_1_IN0,
      I1 => NlwInverterSignal_STERM_S_D2_PT_1_IN1,
      I2 => NlwInverterSignal_STERM_S_D2_PT_1_IN2,
      O => STERM_S_D2_PT_1_288
    );
  STERM_S_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_STERM_S_D2_IN0,
      I1 => NlwBufferSignal_STERM_S_D2_IN1,
      O => STERM_S_D2_285
    );
  STERM_S_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_STERM_S_CLKF_IN0,
      I1 => NlwInverterSignal_STERM_S_CLKF_IN1,
      O => STERM_S_CLKF_283
    );
  STERM_S_TRST : X_AND2
    port map (
      I0 => NlwBufferSignal_STERM_S_TRST_IN0,
      I1 => NlwBufferSignal_STERM_S_TRST_IN1,
      O => STERM_S_TRST_281
    );
  AUTO_CONFIG_DONE : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_Q,
      O => AUTO_CONFIG_DONE_290
    );
  AUTO_CONFIG_DONE_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN1,
      O => AUTO_CONFIG_DONE_tsimcreated_prld_Q_291
    );
  AUTO_CONFIG_DONE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_REG_IN,
      CE => AUTO_CONFIG_DONE_CE_293,
      CLK => NlwBufferSignal_AUTO_CONFIG_DONE_REG_CLK,
      SET => Gnd_210,
      RST => AUTO_CONFIG_DONE_tsimcreated_prld_Q_291,
      O => AUTO_CONFIG_DONE_Q
    );
  AUTO_CONFIG_DONE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN1,
      O => AUTO_CONFIG_DONE_D_292
    );
  AUTO_CONFIG_DONE_D1 : X_ZERO
    port map (
      O => AUTO_CONFIG_DONE_D1_294
    );
  AUTO_CONFIG_DONE_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN1,
      O => AUTO_CONFIG_DONE_D2_295
    );
  AUTO_CONFIG_DONE_CE : X_AND2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN0,
      I1 => NlwInverterSignal_AUTO_CONFIG_DONE_CE_IN1,
      O => AUTO_CONFIG_DONE_CE_293
    );
  AUTO_CONFIG_DONE_CYCLE : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_Q,
      O => AUTO_CONFIG_DONE_CYCLE_296
    );
  AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1,
      O => AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q_300
    );
  AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1,
      O => AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q_301
    );
  AUTO_CONFIG_DONE_CYCLE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_IN,
      CE => AUTO_CONFIG_DONE_CYCLE_CE_302,
      CLK => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_CLK,
      SET => Gnd_210,
      RST => AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q_301,
      O => AUTO_CONFIG_DONE_CYCLE_Q
    );
  AUTO_CONFIG_DONE_CYCLE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN1,
      O => AUTO_CONFIG_DONE_CYCLE_D_299
    );
  AUTO_CONFIG_DONE_CYCLE_D1 : X_ZERO
    port map (
      O => AUTO_CONFIG_DONE_CYCLE_D1_303
    );
  AUTO_CONFIG_DONE_CYCLE_D2 : X_AND6
    port map (
      I0 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN1,
      I2 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2,
      I3 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN3,
      I4 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4,
      I5 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5,
      O => AUTO_CONFIG_DONE_CYCLE_D2_304
    );
  AUTO_CONFIG_DONE_CYCLE_CE : X_AND5
    port map (
      I0 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0,
      I1 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1,
      I2 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN2,
      I3 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3,
      I4 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4,
      O => AUTO_CONFIG_DONE_CYCLE_CE_302
    );
  IDE_BASEADR_0_Q : X_BUF
    port map (
      I => IDE_BASEADR_0_Q_305,
      O => IDE_BASEADR(0)
    );
  IDE_BASEADR_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_REG_IN,
      CE => IDE_BASEADR_0_CE_308,
      CLK => NlwBufferSignal_IDE_BASEADR_0_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_0_Q_305
    );
  IDE_BASEADR_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_0_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_0_D_IN1,
      O => IDE_BASEADR_0_D_307
    );
  IDE_BASEADR_0_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_0_D1_309
    );
  IDE_BASEADR_0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_0_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_0_D2_IN1,
      O => IDE_BASEADR_0_D2_310
    );
  IDE_BASEADR_0_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_0_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_0_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_0_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_0_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_0_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_0_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_0_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_0_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_0_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_0_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_0_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_0_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_0_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_0_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_0_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_0_CE_IN15,
      O => IDE_BASEADR_0_CE_308
    );
  IDE_BASEADR_1_Q : X_BUF
    port map (
      I => IDE_BASEADR_1_Q_311,
      O => IDE_BASEADR(1)
    );
  IDE_BASEADR_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_REG_IN,
      CE => IDE_BASEADR_1_CE_314,
      CLK => NlwBufferSignal_IDE_BASEADR_1_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_1_Q_311
    );
  IDE_BASEADR_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_1_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_1_D_IN1,
      O => IDE_BASEADR_1_D_313
    );
  IDE_BASEADR_1_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_1_D1_315
    );
  IDE_BASEADR_1_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_1_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_1_D2_IN1,
      O => IDE_BASEADR_1_D2_316
    );
  IDE_BASEADR_1_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_1_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_1_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_1_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_1_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_1_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_1_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_1_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_1_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_1_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_1_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_1_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_1_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_1_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_1_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_1_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_1_CE_IN15,
      O => IDE_BASEADR_1_CE_314
    );
  IDE_BASEADR_2_Q : X_BUF
    port map (
      I => IDE_BASEADR_2_Q_317,
      O => IDE_BASEADR(2)
    );
  IDE_BASEADR_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_REG_IN,
      CE => IDE_BASEADR_2_CE_320,
      CLK => NlwBufferSignal_IDE_BASEADR_2_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_2_Q_317
    );
  IDE_BASEADR_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_2_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_2_D_IN1,
      O => IDE_BASEADR_2_D_319
    );
  IDE_BASEADR_2_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_2_D1_321
    );
  IDE_BASEADR_2_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_2_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_2_D2_IN1,
      O => IDE_BASEADR_2_D2_322
    );
  IDE_BASEADR_2_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_2_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_2_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_2_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_2_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_2_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_2_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_2_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_2_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_2_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_2_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_2_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_2_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_2_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_2_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_2_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_2_CE_IN15,
      O => IDE_BASEADR_2_CE_320
    );
  IDE_BASEADR_3_Q : X_BUF
    port map (
      I => IDE_BASEADR_3_Q_323,
      O => IDE_BASEADR(3)
    );
  IDE_BASEADR_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_REG_IN,
      CE => IDE_BASEADR_3_CE_326,
      CLK => NlwBufferSignal_IDE_BASEADR_3_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_3_Q_323
    );
  IDE_BASEADR_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_3_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_3_D_IN1,
      O => IDE_BASEADR_3_D_325
    );
  IDE_BASEADR_3_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_3_D1_327
    );
  IDE_BASEADR_3_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_3_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_3_D2_IN1,
      O => IDE_BASEADR_3_D2_328
    );
  IDE_BASEADR_3_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_3_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_3_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_3_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_3_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_3_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_3_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_3_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_3_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_3_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_3_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_3_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_3_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_3_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_3_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_3_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_3_CE_IN15,
      O => IDE_BASEADR_3_CE_326
    );
  IDE_BASEADR_4_Q : X_BUF
    port map (
      I => IDE_BASEADR_4_Q_329,
      O => IDE_BASEADR(4)
    );
  IDE_BASEADR_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_REG_IN,
      CE => IDE_BASEADR_4_CE_332,
      CLK => NlwBufferSignal_IDE_BASEADR_4_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_4_Q_329
    );
  IDE_BASEADR_4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_4_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_4_D_IN1,
      O => IDE_BASEADR_4_D_331
    );
  IDE_BASEADR_4_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_4_D1_333
    );
  IDE_BASEADR_4_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_4_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_4_D2_IN1,
      O => IDE_BASEADR_4_D2_334
    );
  IDE_BASEADR_4_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_4_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_4_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_4_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_4_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_4_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_4_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_4_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_4_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_4_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_4_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_4_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_4_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_4_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_4_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_4_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_4_CE_IN15,
      O => IDE_BASEADR_4_CE_332
    );
  IDE_BASEADR_5_Q : X_BUF
    port map (
      I => IDE_BASEADR_5_Q_335,
      O => IDE_BASEADR(5)
    );
  IDE_BASEADR_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_REG_IN,
      CE => IDE_BASEADR_5_CE_338,
      CLK => NlwBufferSignal_IDE_BASEADR_5_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_5_Q_335
    );
  IDE_BASEADR_5_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_5_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_5_D_IN1,
      O => IDE_BASEADR_5_D_337
    );
  IDE_BASEADR_5_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_5_D1_339
    );
  IDE_BASEADR_5_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_5_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_5_D2_IN1,
      O => IDE_BASEADR_5_D2_340
    );
  IDE_BASEADR_5_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_5_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_5_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_5_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_5_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_5_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_5_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_5_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_5_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_5_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_5_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_5_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_5_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_5_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_5_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_5_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_5_CE_IN15,
      O => IDE_BASEADR_5_CE_338
    );
  IDE_BASEADR_6_Q : X_BUF
    port map (
      I => IDE_BASEADR_6_Q_341,
      O => IDE_BASEADR(6)
    );
  IDE_BASEADR_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_REG_IN,
      CE => IDE_BASEADR_6_CE_344,
      CLK => NlwBufferSignal_IDE_BASEADR_6_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_6_Q_341
    );
  IDE_BASEADR_6_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_6_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_6_D_IN1,
      O => IDE_BASEADR_6_D_343
    );
  IDE_BASEADR_6_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_6_D1_345
    );
  IDE_BASEADR_6_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_6_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_6_D2_IN1,
      O => IDE_BASEADR_6_D2_346
    );
  IDE_BASEADR_6_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_6_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_6_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_6_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_6_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_6_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_6_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_6_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_6_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_6_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_6_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_6_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_6_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_6_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_6_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_6_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_6_CE_IN15,
      O => IDE_BASEADR_6_CE_344
    );
  IDE_BASEADR_7_Q : X_BUF
    port map (
      I => IDE_BASEADR_7_Q_347,
      O => IDE_BASEADR(7)
    );
  IDE_BASEADR_7_EXP : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_tsimrenamed_net_Q_349,
      O => IDE_BASEADR_7_EXP_214
    );
  IDE_BASEADR_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_REG_IN,
      CE => IDE_BASEADR_7_CE_351,
      CLK => NlwBufferSignal_IDE_BASEADR_7_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => IDE_BASEADR_7_Q_347
    );
  IDE_BASEADR_7_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_D_IN1,
      O => IDE_BASEADR_7_D_350
    );
  IDE_BASEADR_7_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_7_D1_352
    );
  IDE_BASEADR_7_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_D2_IN1,
      O => IDE_BASEADR_7_D2_353
    );
  IDE_BASEADR_7_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN4,
      O => IDE_BASEADR_7_EXP_PT_0_354
    );
  IDE_BASEADR_7_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN4,
      O => IDE_BASEADR_7_EXP_PT_1_355
    );
  IDE_BASEADR_7_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1,
      O => IDE_BASEADR_7_EXP_tsimrenamed_net_Q_349
    );
  IDE_BASEADR_7_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_7_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_7_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_7_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_7_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_7_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_7_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_7_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_7_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_7_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_7_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_7_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_7_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_7_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_7_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_7_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_7_CE_IN15,
      O => IDE_BASEADR_7_CE_351
    );
  IDE_ENABLE_Q : X_BUF
    port map (
      I => IDE_ENABLE_Q_356,
      O => IDE_ENABLE_Q_109
    );
  IDE_ENABLE : X_BUF
    port map (
      I => IDE_ENABLE_Q_356,
      O => IDE_ENABLE_357
    );
  IDE_ENABLE_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN1,
      O => IDE_ENABLE_tsimcreated_prld_Q_358
    );
  IDE_ENABLE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_ENABLE_REG_IN,
      CE => IDE_ENABLE_CE_360,
      CLK => NlwBufferSignal_IDE_ENABLE_REG_CLK,
      SET => Gnd_210,
      RST => IDE_ENABLE_tsimcreated_prld_Q_358,
      O => IDE_ENABLE_Q_356
    );
  IDE_ENABLE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_ENABLE_D_IN0,
      I1 => NlwBufferSignal_IDE_ENABLE_D_IN1,
      O => IDE_ENABLE_D_359
    );
  IDE_ENABLE_D1 : X_ZERO
    port map (
      O => IDE_ENABLE_D1_361
    );
  IDE_ENABLE_D2 : X_ONE
    port map (
      O => IDE_ENABLE_D2_362
    );
  IDE_ENABLE_CE : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_ENABLE_CE_IN0,
      I1 => NlwInverterSignal_IDE_ENABLE_CE_IN1,
      I2 => NlwBufferSignal_IDE_ENABLE_CE_IN2,
      O => IDE_ENABLE_CE_360
    );
  CBACK_S_Q : X_BUF
    port map (
      I => CBACK_S_Q_364,
      O => CBACK_S_Q_111
    );
  CBACK_S : X_BUF
    port map (
      I => CBACK_S_Q_364,
      O => CBACK_S_365
    );
  CBACK_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CBACK_S_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CBACK_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CBACK_S_Q_364
    );
  CBACK_S_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D_IN0,
      I1 => NlwBufferSignal_CBACK_S_D_IN1,
      O => CBACK_S_D_366
    );
  CBACK_S_D1 : X_ZERO
    port map (
      O => CBACK_S_D1_368
    );
  CBACK_S_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_PT_0_IN1,
      O => CBACK_S_D2_PT_0_371
    );
  CBACK_S_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_PT_1_IN1,
      O => CBACK_S_D2_PT_1_373
    );
  CBACK_S_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_CBACK_S_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_PT_2_IN1,
      O => CBACK_S_D2_PT_2_374
    );
  CBACK_S_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_CBACK_S_D2_PT_3_IN0,
      I1 => NlwInverterSignal_CBACK_S_D2_PT_3_IN1,
      O => CBACK_S_D2_PT_3_375
    );
  CBACK_S_D2_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_PT_4_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_PT_4_IN1,
      O => CBACK_S_D2_PT_4_376
    );
  CBACK_S_D2_PT_5 : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_PT_5_IN0,
      I1 => NlwInverterSignal_CBACK_S_D2_PT_5_IN1,
      O => CBACK_S_D2_PT_5_378
    );
  CBACK_S_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_IN1,
      I2 => NlwBufferSignal_CBACK_S_D2_IN2,
      I3 => NlwBufferSignal_CBACK_S_D2_IN3,
      I4 => NlwBufferSignal_CBACK_S_D2_IN4,
      I5 => NlwBufferSignal_CBACK_S_D2_IN5,
      O => CBACK_S_D2_369
    );
  CBACK_S_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_CLKF_IN0,
      I1 => NlwBufferSignal_CBACK_S_CLKF_IN1,
      O => CBACK_S_CLKF_367
    );
  nDSACK_1_OBUFE : X_BUF
    port map (
      I => nDSACK_1_OBUFE_Q_379,
      O => nDSACK_1_OBUFE_113
    );
  nDSACK_1_OBUFE_EXP : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q_380,
      O => nDSACK_1_OBUFE_EXP_381
    );
  nDSACK_1_OBUFE_OE : X_BUF
    port map (
      I => nDSACK_1_OBUFE_BUFOE_OUT_382,
      O => nDSACK_1_OBUFE_OE_114
    );
  nDSACK_1_OBUFE_BUFOE_OUT : X_INV
    port map (
      I => nDSACK_1_OBUFE_TRST_383,
      O => nDSACK_1_OBUFE_BUFOE_OUT_382
    );
  nDSACK_1_OBUFE_Q : X_BUF
    port map (
      I => nDSACK_1_OBUFE_D_384,
      O => nDSACK_1_OBUFE_Q_379
    );
  nDSACK_1_OBUFE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nDSACK_1_OBUFE_D_IN0,
      I1 => NlwBufferSignal_nDSACK_1_OBUFE_D_IN1,
      O => nDSACK_1_OBUFE_D_384
    );
  nDSACK_1_OBUFE_D1 : X_ZERO
    port map (
      O => nDSACK_1_OBUFE_D1_385
    );
  nDSACK_1_OBUFE_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_nDSACK_1_OBUFE_D2_IN0,
      I1 => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN1,
      O => nDSACK_1_OBUFE_D2_386
    );
  nDSACK_1_OBUFE_TRST : X_AND4
    port map (
      I0 => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN0,
      I1 => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN1,
      I2 => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN2,
      I3 => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN3,
      O => nDSACK_1_OBUFE_TRST_383
    );
  nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q : X_AND7
    port map (
      I0 => NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN5,
      I6 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN6,
      O => nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q_380
    );
  RAM_ACCESS : X_BUF
    port map (
      I => RAM_ACCESS_Q,
      O => RAM_ACCESS_377
    );
  RAM_ACCESS_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RAM_ACCESS_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RAM_ACCESS_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RAM_ACCESS_Q
    );
  RAM_ACCESS_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_RAM_ACCESS_D_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D_IN1,
      O => RAM_ACCESS_D_394
    );
  RAM_ACCESS_D1 : X_ZERO
    port map (
      O => RAM_ACCESS_D1_396
    );
  RAM_ACCESS_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN1,
      O => RAM_ACCESS_D2_PT_0_399
    );
  RAM_ACCESS_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN1,
      O => RAM_ACCESS_D2_PT_1_401
    );
  RAM_ACCESS_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN1,
      O => RAM_ACCESS_D2_PT_2_402
    );
  RAM_ACCESS_D2_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RAM_ACCESS_D2_PT_3_IN1,
      O => RAM_ACCESS_D2_PT_3_403
    );
  RAM_ACCESS_D2_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_RAM_ACCESS_D2_PT_4_IN0,
      I1 => NlwInverterSignal_RAM_ACCESS_D2_PT_4_IN1,
      O => RAM_ACCESS_D2_PT_4_405
    );
  RAM_ACCESS_D2_PT_5 : X_AND7
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN1,
      I2 => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN2,
      I3 => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN3,
      I4 => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN4,
      I5 => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN5,
      I6 => NlwInverterSignal_RAM_ACCESS_D2_PT_5_IN6,
      O => RAM_ACCESS_D2_PT_5_406
    );
  RAM_ACCESS_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D2_IN1,
      I2 => NlwBufferSignal_RAM_ACCESS_D2_IN2,
      I3 => NlwBufferSignal_RAM_ACCESS_D2_IN3,
      I4 => NlwBufferSignal_RAM_ACCESS_D2_IN4,
      I5 => NlwBufferSignal_RAM_ACCESS_D2_IN5,
      O => RAM_ACCESS_D2_397
    );
  RAM_ACCESS_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_CLKF_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_CLKF_IN1,
      O => RAM_ACCESS_CLKF_395
    );
  NQ_0_Q : X_BUF
    port map (
      I => NQ_0_Q_407,
      O => NQ(0)
    );
  NQ_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_NQ_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_0_Q_407
    );
  NQ_0_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_NQ_0_D_IN0,
      I1 => NlwBufferSignal_NQ_0_D_IN1,
      O => NQ_0_D_409
    );
  NQ_0_D1 : X_ZERO
    port map (
      O => NQ_0_D1_411
    );
  NQ_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_0_D2_PT_0_IN0,
      I1 => NlwInverterSignal_NQ_0_D2_PT_0_IN1,
      O => NQ_0_D2_PT_0_414
    );
  NQ_0_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_NQ_0_D2_PT_1_IN1,
      O => NQ_0_D2_PT_1_416
    );
  NQ_0_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_NQ_0_D2_PT_2_IN1,
      O => NQ_0_D2_PT_2_418
    );
  NQ_0_D2_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_NQ_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_NQ_0_D2_PT_3_IN1,
      I2 => NlwInverterSignal_NQ_0_D2_PT_3_IN2,
      I3 => NlwInverterSignal_NQ_0_D2_PT_3_IN3,
      O => NQ_0_D2_PT_3_423
    );
  NQ_0_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_NQ_0_D2_IN0,
      I1 => NlwBufferSignal_NQ_0_D2_IN1,
      I2 => NlwBufferSignal_NQ_0_D2_IN2,
      I3 => NlwBufferSignal_NQ_0_D2_IN3,
      O => NQ_0_D2_412
    );
  NQ_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_0_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_0_CLKF_IN1,
      O => NQ_0_CLKF_410
    );
  RQ_0_Q : X_BUF
    port map (
      I => RQ_0_Q_424,
      O => RQ(0)
    );
  RQ_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_0_Q_424
    );
  RQ_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_0_D_IN0,
      I1 => NlwBufferSignal_RQ_0_D_IN1,
      O => RQ_0_D_425
    );
  RQ_0_D1 : X_ZERO
    port map (
      O => RQ_0_D1_427
    );
  RQ_0_D2_PT_0 : X_AND4
    port map (
      I0 => NlwInverterSignal_RQ_0_D2_PT_0_IN0,
      I1 => NlwInverterSignal_RQ_0_D2_PT_0_IN1,
      I2 => NlwBufferSignal_RQ_0_D2_PT_0_IN2,
      I3 => NlwInverterSignal_RQ_0_D2_PT_0_IN3,
      O => RQ_0_D2_PT_0_429
    );
  RQ_0_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_RQ_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_RQ_0_D2_PT_1_IN1,
      I2 => NlwInverterSignal_RQ_0_D2_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_0_D2_PT_1_IN3,
      O => RQ_0_D2_PT_1_430
    );
  RQ_0_D2_PT_2 : X_AND16
    port map (
      I0 => NlwInverterSignal_RQ_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RQ_0_D2_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_0_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RQ_0_D2_PT_2_IN3,
      I4 => NlwBufferSignal_RQ_0_D2_PT_2_IN4,
      I5 => NlwBufferSignal_RQ_0_D2_PT_2_IN5,
      I6 => NlwBufferSignal_RQ_0_D2_PT_2_IN6,
      I7 => NlwBufferSignal_RQ_0_D2_PT_2_IN7,
      I8 => NlwBufferSignal_RQ_0_D2_PT_2_IN8,
      I9 => NlwBufferSignal_RQ_0_D2_PT_2_IN9,
      I10 => NlwBufferSignal_RQ_0_D2_PT_2_IN10,
      I11 => NlwBufferSignal_RQ_0_D2_PT_2_IN11,
      I12 => NlwBufferSignal_RQ_0_D2_PT_2_IN12,
      I13 => NlwBufferSignal_RQ_0_D2_PT_2_IN13,
      I14 => NlwBufferSignal_RQ_0_D2_PT_2_IN14,
      I15 => NlwBufferSignal_RQ_0_D2_PT_2_IN15,
      O => RQ_0_D2_PT_2_435
    );
  RQ_0_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_RQ_0_D2_IN0,
      I1 => NlwBufferSignal_RQ_0_D2_IN1,
      I2 => NlwBufferSignal_RQ_0_D2_IN2,
      O => RQ_0_D2_428
    );
  RQ_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_0_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_0_CLKF_IN1,
      O => RQ_0_CLKF_426
    );
  NQ_1_Q : X_BUF
    port map (
      I => NQ_1_Q_436,
      O => NQ(1)
    );
  NQ_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_NQ_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_1_Q_436
    );
  NQ_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_NQ_1_D_IN0,
      I1 => NlwBufferSignal_NQ_1_D_IN1,
      O => NQ_1_D_437
    );
  NQ_1_D1 : X_ZERO
    port map (
      O => NQ_1_D1_439
    );
  NQ_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_1_D2_PT_0_IN0,
      I1 => NlwInverterSignal_NQ_1_D2_PT_0_IN1,
      O => NQ_1_D2_PT_0_441
    );
  NQ_1_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_NQ_1_D2_PT_1_IN0,
      I1 => NlwBufferSignal_NQ_1_D2_PT_1_IN1,
      I2 => NlwInverterSignal_NQ_1_D2_PT_1_IN2,
      O => NQ_1_D2_PT_1_442
    );
  NQ_1_D2_PT_2 : X_AND3
    port map (
      I0 => NlwBufferSignal_NQ_1_D2_PT_2_IN0,
      I1 => NlwBufferSignal_NQ_1_D2_PT_2_IN1,
      I2 => NlwInverterSignal_NQ_1_D2_PT_2_IN2,
      O => NQ_1_D2_PT_2_443
    );
  NQ_1_D2_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_NQ_1_D2_PT_3_IN0,
      I1 => NlwInverterSignal_NQ_1_D2_PT_3_IN1,
      I2 => NlwInverterSignal_NQ_1_D2_PT_3_IN2,
      I3 => NlwInverterSignal_NQ_1_D2_PT_3_IN3,
      O => NQ_1_D2_PT_3_444
    );
  NQ_1_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_NQ_1_D2_IN0,
      I1 => NlwBufferSignal_NQ_1_D2_IN1,
      I2 => NlwBufferSignal_NQ_1_D2_IN2,
      I3 => NlwBufferSignal_NQ_1_D2_IN3,
      O => NQ_1_D2_440
    );
  NQ_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_1_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_1_CLKF_IN1,
      O => NQ_1_CLKF_438
    );
  NQ_2_Q : X_BUF
    port map (
      I => NQ_2_Q_445,
      O => NQ(2)
    );
  NQ_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_2_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_NQ_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_2_Q_445
    );
  NQ_2_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_NQ_2_D_IN0,
      I1 => NlwBufferSignal_NQ_2_D_IN1,
      O => NQ_2_D_446
    );
  NQ_2_D1 : X_ZERO
    port map (
      O => NQ_2_D1_448
    );
  NQ_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_2_D2_PT_0_IN0,
      I1 => NlwInverterSignal_NQ_2_D2_PT_0_IN1,
      O => NQ_2_D2_PT_0_450
    );
  NQ_2_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_2_D2_PT_1_IN0,
      I1 => NlwInverterSignal_NQ_2_D2_PT_1_IN1,
      O => NQ_2_D2_PT_1_451
    );
  NQ_2_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_NQ_2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_NQ_2_D2_PT_2_IN1,
      I2 => NlwInverterSignal_NQ_2_D2_PT_2_IN2,
      I3 => NlwInverterSignal_NQ_2_D2_PT_2_IN3,
      O => NQ_2_D2_PT_2_452
    );
  NQ_2_D2_PT_3 : X_AND4
    port map (
      I0 => NlwBufferSignal_NQ_2_D2_PT_3_IN0,
      I1 => NlwBufferSignal_NQ_2_D2_PT_3_IN1,
      I2 => NlwBufferSignal_NQ_2_D2_PT_3_IN2,
      I3 => NlwInverterSignal_NQ_2_D2_PT_3_IN3,
      O => NQ_2_D2_PT_3_453
    );
  NQ_2_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_NQ_2_D2_IN0,
      I1 => NlwBufferSignal_NQ_2_D2_IN1,
      I2 => NlwBufferSignal_NQ_2_D2_IN2,
      I3 => NlwBufferSignal_NQ_2_D2_IN3,
      O => NQ_2_D2_449
    );
  NQ_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_2_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_2_CLKF_IN1,
      O => NQ_2_CLKF_447
    );
  RQ_1_Q : X_BUF
    port map (
      I => RQ_1_Q_454,
      O => RQ(1)
    );
  RQ_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_1_Q_454
    );
  RQ_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_1_D_IN0,
      I1 => NlwBufferSignal_RQ_1_D_IN1,
      O => RQ_1_D_455
    );
  RQ_1_D1 : X_ZERO
    port map (
      O => RQ_1_D1_457
    );
  RQ_1_D2_PT_0 : X_AND4
    port map (
      I0 => NlwInverterSignal_RQ_1_D2_PT_0_IN0,
      I1 => NlwInverterSignal_RQ_1_D2_PT_0_IN1,
      I2 => NlwInverterSignal_RQ_1_D2_PT_0_IN2,
      I3 => NlwBufferSignal_RQ_1_D2_PT_0_IN3,
      O => RQ_1_D2_PT_0_459
    );
  RQ_1_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_RQ_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_RQ_1_D2_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_1_D2_PT_1_IN2,
      I3 => NlwInverterSignal_RQ_1_D2_PT_1_IN3,
      O => RQ_1_D2_PT_1_460
    );
  RQ_1_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_RQ_1_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RQ_1_D2_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_1_D2_PT_2_IN2,
      I3 => NlwInverterSignal_RQ_1_D2_PT_2_IN3,
      I4 => NlwBufferSignal_RQ_1_D2_PT_2_IN4,
      O => RQ_1_D2_PT_2_461
    );
  RQ_1_D2_PT_3 : X_AND16
    port map (
      I0 => NlwInverterSignal_RQ_1_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RQ_1_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_1_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_1_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_1_D2_PT_3_IN4,
      I5 => NlwBufferSignal_RQ_1_D2_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_1_D2_PT_3_IN6,
      I7 => NlwBufferSignal_RQ_1_D2_PT_3_IN7,
      I8 => NlwBufferSignal_RQ_1_D2_PT_3_IN8,
      I9 => NlwBufferSignal_RQ_1_D2_PT_3_IN9,
      I10 => NlwBufferSignal_RQ_1_D2_PT_3_IN10,
      I11 => NlwBufferSignal_RQ_1_D2_PT_3_IN11,
      I12 => NlwBufferSignal_RQ_1_D2_PT_3_IN12,
      I13 => NlwBufferSignal_RQ_1_D2_PT_3_IN13,
      I14 => NlwBufferSignal_RQ_1_D2_PT_3_IN14,
      I15 => NlwBufferSignal_RQ_1_D2_PT_3_IN15,
      O => RQ_1_D2_PT_3_462
    );
  RQ_1_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_RQ_1_D2_IN0,
      I1 => NlwBufferSignal_RQ_1_D2_IN1,
      I2 => NlwBufferSignal_RQ_1_D2_IN2,
      I3 => NlwBufferSignal_RQ_1_D2_IN3,
      O => RQ_1_D2_458
    );
  RQ_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_1_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_1_CLKF_IN1,
      O => RQ_1_CLKF_456
    );
  RQ_3_Q : X_BUF
    port map (
      I => RQ_3_Q_463,
      O => RQ(3)
    );
  RQ_3_EXP : X_BUF
    port map (
      I => RQ_3_EXP_tsimrenamed_net_Q_464,
      O => RQ_3_EXP_465
    );
  RQ_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_3_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_3_Q_463
    );
  RQ_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_3_D_IN0,
      I1 => NlwBufferSignal_RQ_3_D_IN1,
      O => RQ_3_D_466
    );
  RQ_3_D1 : X_ZERO
    port map (
      O => RQ_3_D1_468
    );
  RQ_3_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_3_D2_IN0,
      I1 => NlwBufferSignal_RQ_3_D2_IN1,
      O => RQ_3_D2_469
    );
  RQ_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_3_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_3_CLKF_IN1,
      O => RQ_3_CLKF_467
    );
  RQ_3_EXP_PT_0 : X_AND7
    port map (
      I0 => NlwBufferSignal_RQ_3_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_3_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_RQ_3_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_RQ_3_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_RQ_3_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_RQ_3_EXP_PT_0_IN5,
      I6 => NlwInverterSignal_RQ_3_EXP_PT_0_IN6,
      O => RQ_3_EXP_PT_0_471
    );
  RQ_3_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwBufferSignal_RQ_3_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_3_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_3_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_3_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_RQ_3_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_RQ_3_EXP_PT_1_IN5,
      I6 => NlwInverterSignal_RQ_3_EXP_PT_1_IN6,
      O => RQ_3_EXP_PT_1_472
    );
  RQ_3_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwBufferSignal_RQ_3_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_3_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_3_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_RQ_3_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_RQ_3_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_RQ_3_EXP_PT_2_IN5,
      I6 => NlwInverterSignal_RQ_3_EXP_PT_2_IN6,
      O => RQ_3_EXP_PT_2_473
    );
  RQ_3_EXP_PT_3 : X_AND8
    port map (
      I0 => NlwInverterSignal_RQ_3_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_RQ_3_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_3_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_3_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_3_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_RQ_3_EXP_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_3_EXP_PT_3_IN6,
      I7 => NlwInverterSignal_RQ_3_EXP_PT_3_IN7,
      O => RQ_3_EXP_PT_3_474
    );
  RQ_3_EXP_tsimrenamed_net_Q : X_OR4
    port map (
      I0 => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN3,
      O => RQ_3_EXP_tsimrenamed_net_Q_464
    );
  NQ_3_Q : X_BUF
    port map (
      I => NQ_3_Q_475,
      O => NQ(3)
    );
  NQ_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_3_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_NQ_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_3_Q_475
    );
  NQ_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_NQ_3_D_IN0,
      I1 => NlwBufferSignal_NQ_3_D_IN1,
      O => NQ_3_D_476
    );
  NQ_3_D1 : X_ZERO
    port map (
      O => NQ_3_D1_478
    );
  NQ_3_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_3_D2_PT_0_IN0,
      I1 => NlwInverterSignal_NQ_3_D2_PT_0_IN1,
      O => NQ_3_D2_PT_0_480
    );
  NQ_3_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_3_D2_PT_1_IN0,
      I1 => NlwInverterSignal_NQ_3_D2_PT_1_IN1,
      O => NQ_3_D2_PT_1_481
    );
  NQ_3_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_3_D2_PT_2_IN0,
      I1 => NlwInverterSignal_NQ_3_D2_PT_2_IN1,
      O => NQ_3_D2_PT_2_482
    );
  NQ_3_D2_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_NQ_3_D2_PT_3_IN0,
      I1 => NlwInverterSignal_NQ_3_D2_PT_3_IN1,
      I2 => NlwInverterSignal_NQ_3_D2_PT_3_IN2,
      I3 => NlwInverterSignal_NQ_3_D2_PT_3_IN3,
      O => NQ_3_D2_PT_3_483
    );
  NQ_3_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_NQ_3_D2_IN0,
      I1 => NlwBufferSignal_NQ_3_D2_IN1,
      I2 => NlwBufferSignal_NQ_3_D2_IN2,
      I3 => NlwBufferSignal_NQ_3_D2_IN3,
      O => NQ_3_D2_479
    );
  NQ_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_3_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_3_CLKF_IN1,
      O => NQ_3_CLKF_477
    );
  RQ_2_Q : X_BUF
    port map (
      I => RQ_2_Q_484,
      O => RQ(2)
    );
  RQ_2_EXP : X_BUF
    port map (
      I => RQ_2_EXP_tsimrenamed_net_Q_485,
      O => RQ_2_EXP_486
    );
  RQ_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_2_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_2_Q_484
    );
  RQ_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_2_D_IN0,
      I1 => NlwBufferSignal_RQ_2_D_IN1,
      O => RQ_2_D_487
    );
  RQ_2_D1 : X_ZERO
    port map (
      O => RQ_2_D1_489
    );
  RQ_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_2_D2_PT_0_IN1,
      O => RQ_2_D2_PT_0_492
    );
  RQ_2_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_RQ_2_D2_PT_1_IN0,
      I1 => NlwInverterSignal_RQ_2_D2_PT_1_IN1,
      I2 => NlwInverterSignal_RQ_2_D2_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_2_D2_PT_1_IN3,
      O => RQ_2_D2_PT_1_493
    );
  RQ_2_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_RQ_2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RQ_2_D2_PT_2_IN1,
      I2 => NlwInverterSignal_RQ_2_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RQ_2_D2_PT_2_IN3,
      O => RQ_2_D2_PT_2_494
    );
  RQ_2_D2_PT_3 : X_AND8
    port map (
      I0 => NlwInverterSignal_RQ_2_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RQ_2_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_2_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_2_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_2_D2_PT_3_IN4,
      I5 => NlwBufferSignal_RQ_2_D2_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_2_D2_PT_3_IN6,
      I7 => NlwBufferSignal_RQ_2_D2_PT_3_IN7,
      O => RQ_2_D2_PT_3_495
    );
  RQ_2_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_RQ_2_D2_IN0,
      I1 => NlwBufferSignal_RQ_2_D2_IN1,
      I2 => NlwBufferSignal_RQ_2_D2_IN2,
      I3 => NlwBufferSignal_RQ_2_D2_IN3,
      O => RQ_2_D2_490
    );
  RQ_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_2_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_2_CLKF_IN1,
      O => RQ_2_CLKF_488
    );
  RQ_2_EXP_tsimrenamed_net_Q : X_AND16
    port map (
      I0 => NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN5,
      I6 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN7,
      I8 => NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN8,
      I9 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN9,
      I10 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN10,
      I11 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN11,
      I12 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN12,
      I13 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN13,
      I14 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN14,
      I15 => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN15,
      O => RQ_2_EXP_tsimrenamed_net_Q_485
    );
  RQ_4_Q : X_BUF
    port map (
      I => RQ_4_Q_496,
      O => RQ(4)
    );
  RQ_4_EXP : X_BUF
    port map (
      I => RQ_4_EXP_tsimrenamed_net_Q_497,
      O => RQ_4_EXP_491
    );
  RQ_4_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_4_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_RQ_4_tsimcreated_xor_IN1,
      O => RQ_4_tsimcreated_xor_Q_499
    );
  RQ_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_4_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_4_Q_496
    );
  RQ_4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_4_D_IN0,
      I1 => NlwBufferSignal_RQ_4_D_IN1,
      O => RQ_4_D_498
    );
  RQ_4_D1 : X_ZERO
    port map (
      O => RQ_4_D1_501
    );
  RQ_4_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_PT_0_IN1,
      O => RQ_4_D2_PT_0_503
    );
  RQ_4_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_PT_1_IN1,
      O => RQ_4_D2_PT_1_504
    );
  RQ_4_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_PT_2_IN1,
      O => RQ_4_D2_PT_2_505
    );
  RQ_4_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_IN1,
      I2 => NlwBufferSignal_RQ_4_D2_IN2,
      O => RQ_4_D2_502
    );
  RQ_4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_4_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_4_CLKF_IN1,
      O => RQ_4_CLKF_500
    );
  RQ_4_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwInverterSignal_RQ_4_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_RQ_4_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_RQ_4_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_RQ_4_EXP_PT_0_IN3,
      O => RQ_4_EXP_PT_0_506
    );
  RQ_4_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwInverterSignal_RQ_4_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_RQ_4_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_4_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_4_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_RQ_4_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_RQ_4_EXP_PT_1_IN5,
      O => RQ_4_EXP_PT_1_507
    );
  RQ_4_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN1,
      O => RQ_4_EXP_tsimrenamed_net_Q_497
    );
  RQ_5_Q : X_BUF
    port map (
      I => RQ_5_Q_508,
      O => RQ(5)
    );
  RQ_5_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_5_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_RQ_5_tsimcreated_xor_IN1,
      O => RQ_5_tsimcreated_xor_Q_510
    );
  RQ_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_5_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_5_Q_508
    );
  RQ_5_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_5_D_IN0,
      I1 => NlwBufferSignal_RQ_5_D_IN1,
      O => RQ_5_D_509
    );
  RQ_5_D1 : X_ZERO
    port map (
      O => RQ_5_D1_512
    );
  RQ_5_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_0_IN1,
      O => RQ_5_D2_PT_0_514
    );
  RQ_5_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_1_IN1,
      O => RQ_5_D2_PT_1_515
    );
  RQ_5_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_2_IN1,
      O => RQ_5_D2_PT_2_516
    );
  RQ_5_D2_PT_3 : X_AND8
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_3_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_5_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_5_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_5_D2_PT_3_IN4,
      I5 => NlwBufferSignal_RQ_5_D2_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_5_D2_PT_3_IN6,
      I7 => NlwInverterSignal_RQ_5_D2_PT_3_IN7,
      O => RQ_5_D2_PT_3_517
    );
  RQ_5_D2_PT_4 : X_AND8
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_4_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_4_IN1,
      I2 => NlwBufferSignal_RQ_5_D2_PT_4_IN2,
      I3 => NlwBufferSignal_RQ_5_D2_PT_4_IN3,
      I4 => NlwBufferSignal_RQ_5_D2_PT_4_IN4,
      I5 => NlwBufferSignal_RQ_5_D2_PT_4_IN5,
      I6 => NlwBufferSignal_RQ_5_D2_PT_4_IN6,
      I7 => NlwInverterSignal_RQ_5_D2_PT_4_IN7,
      O => RQ_5_D2_PT_4_518
    );
  RQ_5_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_IN1,
      I2 => NlwBufferSignal_RQ_5_D2_IN2,
      I3 => NlwBufferSignal_RQ_5_D2_IN3,
      I4 => NlwBufferSignal_RQ_5_D2_IN4,
      O => RQ_5_D2_513
    );
  RQ_5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_5_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_5_CLKF_IN1,
      O => RQ_5_CLKF_511
    );
  RQ_6_Q : X_BUF
    port map (
      I => RQ_6_Q_519,
      O => RQ(6)
    );
  RQ_6_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_6_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_RQ_6_tsimcreated_xor_IN1,
      O => RQ_6_tsimcreated_xor_Q_521
    );
  RQ_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_6_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_6_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_6_Q_519
    );
  RQ_6_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_6_D_IN0,
      I1 => NlwBufferSignal_RQ_6_D_IN1,
      O => RQ_6_D_520
    );
  RQ_6_D1 : X_ZERO
    port map (
      O => RQ_6_D1_523
    );
  RQ_6_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_0_IN1,
      O => RQ_6_D2_PT_0_525
    );
  RQ_6_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_1_IN1,
      O => RQ_6_D2_PT_1_526
    );
  RQ_6_D2_PT_2 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RQ_6_D2_PT_2_IN3,
      I4 => NlwBufferSignal_RQ_6_D2_PT_2_IN4,
      I5 => NlwBufferSignal_RQ_6_D2_PT_2_IN5,
      I6 => NlwBufferSignal_RQ_6_D2_PT_2_IN6,
      I7 => NlwBufferSignal_RQ_6_D2_PT_2_IN7,
      I8 => NlwInverterSignal_RQ_6_D2_PT_2_IN8,
      I9 => NlwBufferSignal_RQ_6_D2_PT_2_IN9,
      I10 => NlwBufferSignal_RQ_6_D2_PT_2_IN10,
      I11 => NlwBufferSignal_RQ_6_D2_PT_2_IN11,
      I12 => NlwBufferSignal_RQ_6_D2_PT_2_IN12,
      I13 => NlwBufferSignal_RQ_6_D2_PT_2_IN13,
      I14 => NlwBufferSignal_RQ_6_D2_PT_2_IN14,
      I15 => NlwBufferSignal_RQ_6_D2_PT_2_IN15,
      O => RQ_6_D2_PT_2_527
    );
  RQ_6_D2_PT_3 : X_AND16
    port map (
      I0 => NlwInverterSignal_RQ_6_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RQ_6_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_6_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_6_D2_PT_3_IN4,
      I5 => NlwBufferSignal_RQ_6_D2_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_6_D2_PT_3_IN6,
      I7 => NlwBufferSignal_RQ_6_D2_PT_3_IN7,
      I8 => NlwBufferSignal_RQ_6_D2_PT_3_IN8,
      I9 => NlwInverterSignal_RQ_6_D2_PT_3_IN9,
      I10 => NlwBufferSignal_RQ_6_D2_PT_3_IN10,
      I11 => NlwBufferSignal_RQ_6_D2_PT_3_IN11,
      I12 => NlwBufferSignal_RQ_6_D2_PT_3_IN12,
      I13 => NlwBufferSignal_RQ_6_D2_PT_3_IN13,
      I14 => NlwBufferSignal_RQ_6_D2_PT_3_IN14,
      I15 => NlwBufferSignal_RQ_6_D2_PT_3_IN15,
      O => RQ_6_D2_PT_3_528
    );
  RQ_6_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_IN2,
      I3 => NlwBufferSignal_RQ_6_D2_IN3,
      O => RQ_6_D2_524
    );
  RQ_6_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_6_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_6_CLKF_IN1,
      O => RQ_6_CLKF_522
    );
  burst_counter_0_Q : X_BUF
    port map (
      I => burst_counter_0_Q_529,
      O => burst_counter(0)
    );
  burst_counter_0_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN1,
      O => burst_counter_0_tsimcreated_xor_Q_532
    );
  burst_counter_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_burst_counter_0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_burst_counter_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => burst_counter_0_Q_529
    );
  burst_counter_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D_IN1,
      O => burst_counter_0_D_531
    );
  burst_counter_0_D1 : X_ZERO
    port map (
      O => burst_counter_0_D1_534
    );
  burst_counter_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D2_PT_0_IN1,
      O => burst_counter_0_D2_PT_0_537
    );
  burst_counter_0_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_PT_1_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D2_PT_1_IN1,
      O => burst_counter_0_D2_PT_1_539
    );
  burst_counter_0_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_burst_counter_0_D2_PT_2_IN1,
      O => burst_counter_0_D2_PT_2_540
    );
  burst_counter_0_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_burst_counter_0_D2_PT_3_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D2_PT_3_IN1,
      O => burst_counter_0_D2_PT_3_542
    );
  burst_counter_0_D2_PT_4 : X_AND3
    port map (
      I0 => NlwInverterSignal_burst_counter_0_D2_PT_4_IN0,
      I1 => NlwInverterSignal_burst_counter_0_D2_PT_4_IN1,
      I2 => NlwInverterSignal_burst_counter_0_D2_PT_4_IN2,
      O => burst_counter_0_D2_PT_4_543
    );
  burst_counter_0_D2_PT_5 : X_AND6
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_PT_5_IN0,
      I1 => NlwInverterSignal_burst_counter_0_D2_PT_5_IN1,
      I2 => NlwBufferSignal_burst_counter_0_D2_PT_5_IN2,
      I3 => NlwInverterSignal_burst_counter_0_D2_PT_5_IN3,
      I4 => NlwBufferSignal_burst_counter_0_D2_PT_5_IN4,
      I5 => NlwInverterSignal_burst_counter_0_D2_PT_5_IN5,
      O => burst_counter_0_D2_PT_5_544
    );
  burst_counter_0_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D2_IN1,
      I2 => NlwBufferSignal_burst_counter_0_D2_IN2,
      I3 => NlwBufferSignal_burst_counter_0_D2_IN3,
      I4 => NlwBufferSignal_burst_counter_0_D2_IN4,
      I5 => NlwBufferSignal_burst_counter_0_D2_IN5,
      O => burst_counter_0_D2_535
    );
  burst_counter_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_CLKF_IN0,
      I1 => NlwBufferSignal_burst_counter_0_CLKF_IN1,
      O => burst_counter_0_CLKF_533
    );
  REFRESH : X_BUF
    port map (
      I => REFRESH_Q,
      O => REFRESH_546
    );
  REFRESH_REG : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => NlwBufferSignal_REFRESH_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_REFRESH_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => REFRESH_Q
    );
  REFRESH_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_REFRESH_D_IN0,
      I1 => NlwBufferSignal_REFRESH_D_IN1,
      O => REFRESH_D_547
    );
  REFRESH_D1 : X_ZERO
    port map (
      O => REFRESH_D1_549
    );
  REFRESH_D2_PT_0 : X_AND3
    port map (
      I0 => NlwInverterSignal_REFRESH_D2_PT_0_IN0,
      I1 => NlwInverterSignal_REFRESH_D2_PT_0_IN1,
      I2 => NlwBufferSignal_REFRESH_D2_PT_0_IN2,
      O => REFRESH_D2_PT_0_551
    );
  REFRESH_D2_PT_1 : X_AND16
    port map (
      I0 => NlwInverterSignal_REFRESH_D2_PT_1_IN0,
      I1 => NlwInverterSignal_REFRESH_D2_PT_1_IN1,
      I2 => NlwBufferSignal_REFRESH_D2_PT_1_IN2,
      I3 => NlwBufferSignal_REFRESH_D2_PT_1_IN3,
      I4 => NlwBufferSignal_REFRESH_D2_PT_1_IN4,
      I5 => NlwBufferSignal_REFRESH_D2_PT_1_IN5,
      I6 => NlwBufferSignal_REFRESH_D2_PT_1_IN6,
      I7 => NlwBufferSignal_REFRESH_D2_PT_1_IN7,
      I8 => NlwBufferSignal_REFRESH_D2_PT_1_IN8,
      I9 => NlwBufferSignal_REFRESH_D2_PT_1_IN9,
      I10 => NlwBufferSignal_REFRESH_D2_PT_1_IN10,
      I11 => NlwBufferSignal_REFRESH_D2_PT_1_IN11,
      I12 => NlwBufferSignal_REFRESH_D2_PT_1_IN12,
      I13 => NlwBufferSignal_REFRESH_D2_PT_1_IN13,
      I14 => NlwBufferSignal_REFRESH_D2_PT_1_IN14,
      I15 => NlwBufferSignal_REFRESH_D2_PT_1_IN15,
      O => REFRESH_D2_PT_1_552
    );
  REFRESH_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_REFRESH_D2_IN0,
      I1 => NlwBufferSignal_REFRESH_D2_IN1,
      O => REFRESH_D2_550
    );
  REFRESH_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_REFRESH_CLKF_IN0,
      I1 => NlwBufferSignal_REFRESH_CLKF_IN1,
      O => REFRESH_CLKF_548
    );
  RQ_7_Q : X_BUF
    port map (
      I => RQ_7_Q_553,
      O => RQ(7)
    );
  RQ_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_7_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RQ_7_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_7_Q_553
    );
  RQ_7_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_7_D_IN0,
      I1 => NlwBufferSignal_RQ_7_D_IN1,
      O => RQ_7_D_554
    );
  RQ_7_D1 : X_ZERO
    port map (
      O => RQ_7_D1_556
    );
  RQ_7_D2_PT_0 : X_AND3
    port map (
      I0 => NlwInverterSignal_RQ_7_D2_PT_0_IN0,
      I1 => NlwInverterSignal_RQ_7_D2_PT_0_IN1,
      I2 => NlwBufferSignal_RQ_7_D2_PT_0_IN2,
      O => RQ_7_D2_PT_0_558
    );
  RQ_7_D2_PT_1 : X_AND16
    port map (
      I0 => NlwInverterSignal_RQ_7_D2_PT_1_IN0,
      I1 => NlwInverterSignal_RQ_7_D2_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_7_D2_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_7_D2_PT_1_IN3,
      I4 => NlwBufferSignal_RQ_7_D2_PT_1_IN4,
      I5 => NlwBufferSignal_RQ_7_D2_PT_1_IN5,
      I6 => NlwBufferSignal_RQ_7_D2_PT_1_IN6,
      I7 => NlwBufferSignal_RQ_7_D2_PT_1_IN7,
      I8 => NlwBufferSignal_RQ_7_D2_PT_1_IN8,
      I9 => NlwBufferSignal_RQ_7_D2_PT_1_IN9,
      I10 => NlwBufferSignal_RQ_7_D2_PT_1_IN10,
      I11 => NlwBufferSignal_RQ_7_D2_PT_1_IN11,
      I12 => NlwBufferSignal_RQ_7_D2_PT_1_IN12,
      I13 => NlwBufferSignal_RQ_7_D2_PT_1_IN13,
      I14 => NlwBufferSignal_RQ_7_D2_PT_1_IN14,
      I15 => NlwBufferSignal_RQ_7_D2_PT_1_IN15,
      O => RQ_7_D2_PT_1_559
    );
  RQ_7_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_RQ_7_D2_IN0,
      I1 => NlwBufferSignal_RQ_7_D2_IN1,
      O => RQ_7_D2_557
    );
  RQ_7_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_7_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_7_CLKF_IN1,
      O => RQ_7_CLKF_555
    );
  burst_counter_1_Q : X_BUF
    port map (
      I => burst_counter_1_Q_560,
      O => burst_counter(1)
    );
  burst_counter_1_EXP : X_BUF
    port map (
      I => burst_counter_1_EXP_tsimrenamed_net_Q_562,
      O => burst_counter_1_EXP_563
    );
  burst_counter_1_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN1,
      O => burst_counter_1_tsimcreated_xor_Q_565
    );
  burst_counter_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_burst_counter_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_burst_counter_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => burst_counter_1_Q_560
    );
  burst_counter_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D_IN1,
      O => burst_counter_1_D_564
    );
  burst_counter_1_D1 : X_ZERO
    port map (
      O => burst_counter_1_D1_567
    );
  burst_counter_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D2_PT_0_IN1,
      O => burst_counter_1_D2_PT_0_570
    );
  burst_counter_1_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_burst_counter_1_D2_PT_1_IN1,
      O => burst_counter_1_D2_PT_1_571
    );
  burst_counter_1_D2_PT_2 : X_AND3
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D2_PT_2_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D2_PT_2_IN1,
      I2 => NlwInverterSignal_burst_counter_1_D2_PT_2_IN2,
      O => burst_counter_1_D2_PT_2_572
    );
  burst_counter_1_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D2_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D2_IN1,
      I2 => NlwBufferSignal_burst_counter_1_D2_IN2,
      O => burst_counter_1_D2_568
    );
  burst_counter_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_CLKF_IN0,
      I1 => NlwBufferSignal_burst_counter_1_CLKF_IN1,
      O => burst_counter_1_CLKF_566
    );
  burst_counter_1_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwInverterSignal_burst_counter_1_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_burst_counter_1_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_burst_counter_1_EXP_PT_0_IN3,
      O => burst_counter_1_EXP_PT_0_573
    );
  burst_counter_1_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_burst_counter_1_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_burst_counter_1_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_burst_counter_1_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN3,
      O => burst_counter_1_EXP_PT_1_574
    );
  burst_counter_1_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_burst_counter_1_EXP_tsimrenamed_net_IN1,
      O => burst_counter_1_EXP_tsimrenamed_net_Q_562
    );
  AUTO_CONFIG_D0 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_Q,
      O => AUTO_CONFIG_D0_276
    );
  AUTO_CONFIG_D0_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN1,
      O => AUTO_CONFIG_D0_tsimcreated_prld_Q_576
    );
  AUTO_CONFIG_D0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_D0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_AUTO_CONFIG_D0_REG_CLK,
      SET => Gnd_210,
      RST => AUTO_CONFIG_D0_tsimcreated_prld_Q_576,
      O => AUTO_CONFIG_D0_Q
    );
  AUTO_CONFIG_D0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_D0_D_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_D0_D_IN1,
      O => AUTO_CONFIG_D0_D_577
    );
  AUTO_CONFIG_D0_D1 : X_ZERO
    port map (
      O => AUTO_CONFIG_D0_D1_578
    );
  AUTO_CONFIG_D0_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_AUTO_CONFIG_D0_D2_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN1,
      O => AUTO_CONFIG_D0_D2_579
    );
  RANGER_ACCESS : X_BUF
    port map (
      I => RANGER_ACCESS_Q,
      O => RANGER_ACCESS_581
    );
  RANGER_ACCESS_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RANGER_ACCESS_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RANGER_ACCESS_Q
    );
  RANGER_ACCESS_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D_IN1,
      O => RANGER_ACCESS_D_582
    );
  RANGER_ACCESS_D1 : X_ZERO
    port map (
      O => RANGER_ACCESS_D1_584
    );
  RANGER_ACCESS_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN1,
      O => RANGER_ACCESS_D2_PT_0_587
    );
  RANGER_ACCESS_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN1,
      I2 => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN3,
      O => RANGER_ACCESS_D2_PT_1_588
    );
  RANGER_ACCESS_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN1,
      I2 => NlwInverterSignal_RANGER_ACCESS_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN3,
      O => RANGER_ACCESS_D2_PT_2_589
    );
  RANGER_ACCESS_D2_PT_3 : X_AND4
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN1,
      I2 => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN3,
      O => RANGER_ACCESS_D2_PT_3_590
    );
  RANGER_ACCESS_D2_PT_4 : X_AND16
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN1,
      I2 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN3,
      I4 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN4,
      I5 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN5,
      I6 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN6,
      I7 => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN7,
      I8 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN8,
      I9 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN9,
      I10 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN10,
      I11 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN11,
      I12 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN12,
      I13 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN13,
      I14 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN14,
      I15 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN15,
      O => RANGER_ACCESS_D2_PT_4_591
    );
  RANGER_ACCESS_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_IN1,
      I2 => NlwBufferSignal_RANGER_ACCESS_D2_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_IN3,
      I4 => NlwBufferSignal_RANGER_ACCESS_D2_IN4,
      O => RANGER_ACCESS_D2_585
    );
  RANGER_ACCESS_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_CLKF_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_CLKF_IN1,
      O => RANGER_ACCESS_CLKF_583
    );
  SHUT_UP : X_BUF
    port map (
      I => SHUT_UP_Q,
      O => SHUT_UP_593
    );
  SHUT_UP_EXP : X_BUF
    port map (
      I => SHUT_UP_EXP_tsimrenamed_net_Q_594,
      O => SHUT_UP_EXP_239
    );
  SHUT_UP_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_SHUT_UP_REG_IN,
      CE => SHUT_UP_CE_596,
      CLK => NlwBufferSignal_SHUT_UP_REG_CLK,
      SET => FSR_IO_0_29,
      RST => Gnd_210,
      O => SHUT_UP_Q
    );
  SHUT_UP_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_SHUT_UP_D_IN0,
      I1 => NlwBufferSignal_SHUT_UP_D_IN1,
      O => SHUT_UP_D_595
    );
  SHUT_UP_D1 : X_ZERO
    port map (
      O => SHUT_UP_D1_597
    );
  SHUT_UP_D2 : X_ZERO
    port map (
      O => SHUT_UP_D2_598
    );
  SHUT_UP_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN4,
      O => SHUT_UP_EXP_PT_0_599
    );
  SHUT_UP_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN4,
      O => SHUT_UP_EXP_PT_1_600
    );
  SHUT_UP_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN5,
      O => SHUT_UP_EXP_PT_2_601
    );
  SHUT_UP_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN2,
      O => SHUT_UP_EXP_tsimrenamed_net_Q_594
    );
  SHUT_UP_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_SHUT_UP_CE_IN0,
      I1 => NlwInverterSignal_SHUT_UP_CE_IN1,
      I2 => NlwInverterSignal_SHUT_UP_CE_IN2,
      I3 => NlwInverterSignal_SHUT_UP_CE_IN3,
      I4 => NlwBufferSignal_SHUT_UP_CE_IN4,
      I5 => NlwInverterSignal_SHUT_UP_CE_IN5,
      I6 => NlwBufferSignal_SHUT_UP_CE_IN6,
      I7 => NlwInverterSignal_SHUT_UP_CE_IN7,
      I8 => NlwBufferSignal_SHUT_UP_CE_IN8,
      I9 => NlwInverterSignal_SHUT_UP_CE_IN9,
      I10 => NlwInverterSignal_SHUT_UP_CE_IN10,
      I11 => NlwBufferSignal_SHUT_UP_CE_IN11,
      I12 => NlwBufferSignal_SHUT_UP_CE_IN12,
      I13 => NlwBufferSignal_SHUT_UP_CE_IN13,
      I14 => NlwBufferSignal_SHUT_UP_CE_IN14,
      I15 => NlwBufferSignal_SHUT_UP_CE_IN15,
      O => SHUT_UP_CE_596
    );
  DSACK_16BIT : X_BUF
    port map (
      I => DSACK_16BIT_Q,
      O => DSACK_16BIT_387
    );
  DSACK_16BIT_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_DSACK_16BIT_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_DSACK_16BIT_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => DSACK_16BIT_Q
    );
  DSACK_16BIT_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D_IN0,
      I1 => NlwBufferSignal_DSACK_16BIT_D_IN1,
      O => DSACK_16BIT_D_603
    );
  DSACK_16BIT_D1 : X_ZERO
    port map (
      O => DSACK_16BIT_D1_604
    );
  DSACK_16BIT_D2_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN0,
      I1 => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN2,
      I3 => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN4,
      O => DSACK_16BIT_D2_PT_0_607
    );
  DSACK_16BIT_D2_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN0,
      I1 => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN1,
      I2 => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN2,
      I3 => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN3,
      I4 => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN4,
      O => DSACK_16BIT_D2_PT_1_608
    );
  DSACK_16BIT_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN0,
      I1 => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN2,
      I3 => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN4,
      O => DSACK_16BIT_D2_PT_2_609
    );
  DSACK_16BIT_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN0,
      I1 => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN2,
      I3 => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN4,
      O => DSACK_16BIT_D2_PT_3_610
    );
  DSACK_16BIT_D2_PT_4 : X_AND6
    port map (
      I0 => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN0,
      I1 => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN2,
      I3 => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN3,
      I4 => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN4,
      I5 => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN5,
      O => DSACK_16BIT_D2_PT_4_612
    );
  DSACK_16BIT_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_DSACK_16BIT_D2_IN0,
      I1 => NlwBufferSignal_DSACK_16BIT_D2_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_IN2,
      I3 => NlwBufferSignal_DSACK_16BIT_D2_IN3,
      I4 => NlwBufferSignal_DSACK_16BIT_D2_IN4,
      O => DSACK_16BIT_D2_605
    );
  nAS_D0 : X_BUF
    port map (
      I => nAS_D0_Q,
      O => nAS_D0_297
    );
  nAS_D0_EXP : X_BUF
    port map (
      I => nAS_D0_EXP_tsimrenamed_net_Q_614,
      O => nAS_D0_EXP_536
    );
  nAS_D0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_nAS_D0_REG_IN,
      CE => nAS_D0_CE_616,
      CLK => NlwBufferSignal_nAS_D0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => nAS_D0_Q
    );
  nAS_D0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nAS_D0_D_IN0,
      I1 => NlwBufferSignal_nAS_D0_D_IN1,
      O => nAS_D0_D_615
    );
  nAS_D0_D1 : X_ZERO
    port map (
      O => nAS_D0_D1_617
    );
  nAS_D0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_D0_D2_IN0,
      I1 => NlwBufferSignal_nAS_D0_D2_IN1,
      O => nAS_D0_D2_618
    );
  nAS_D0_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwInverterSignal_nAS_D0_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_nAS_D0_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_nAS_D0_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_nAS_D0_EXP_PT_0_IN3,
      O => nAS_D0_EXP_PT_0_619
    );
  nAS_D0_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_nAS_D0_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_nAS_D0_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_nAS_D0_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_nAS_D0_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_nAS_D0_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_nAS_D0_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_nAS_D0_EXP_PT_1_IN6,
      O => nAS_D0_EXP_PT_1_620
    );
  nAS_D0_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_nAS_D0_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_nAS_D0_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_nAS_D0_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_nAS_D0_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_nAS_D0_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_nAS_D0_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_nAS_D0_EXP_PT_2_IN6,
      O => nAS_D0_EXP_PT_2_621
    );
  nAS_D0_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN2,
      O => nAS_D0_EXP_tsimrenamed_net_Q_614
    );
  nAS_D0_CE : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_D0_CE_IN0,
      I1 => NlwBufferSignal_nAS_D0_CE_IN1,
      O => nAS_D0_CE_616
    );
  LDQ0_OBUF : X_BUF
    port map (
      I => LDQ0_OBUF_Q,
      O => LDQ0_OBUF_116
    );
  LDQ0_OBUF_EXP : X_BUF
    port map (
      I => LDQ0_OBUF_EXP_tsimrenamed_net_Q_623,
      O => LDQ0_OBUF_EXP_538
    );
  LDQ0_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_REG_IN,
      CE => LDQ0_OBUF_CE_626,
      CLK => NlwBufferSignal_LDQ0_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => LDQ0_OBUF_Q
    );
  LDQ0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D_IN1,
      O => LDQ0_OBUF_D_624
    );
  LDQ0_OBUF_D1 : X_ZERO
    port map (
      O => LDQ0_OBUF_D1_627
    );
  LDQ0_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN1,
      O => LDQ0_OBUF_D2_PT_0_629
    );
  LDQ0_OBUF_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN1,
      I2 => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN2,
      I3 => NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN3,
      O => LDQ0_OBUF_D2_PT_1_630
    );
  LDQ0_OBUF_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN2,
      I3 => NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN3,
      O => LDQ0_OBUF_D2_PT_2_631
    );
  LDQ0_OBUF_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D2_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_IN1,
      I2 => NlwBufferSignal_LDQ0_OBUF_D2_IN2,
      O => LDQ0_OBUF_D2_628
    );
  LDQ0_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_CLKF_IN1,
      O => LDQ0_OBUF_CLKF_625
    );
  LDQ0_OBUF_EXP_tsimrenamed_net_Q : X_AND4
    port map (
      I0 => NlwInverterSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN3,
      O => LDQ0_OBUF_EXP_tsimrenamed_net_Q_623
    );
  LDQ0_OBUF_CE : X_AND4
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_CE_IN0,
      I1 => NlwInverterSignal_LDQ0_OBUF_CE_IN1,
      I2 => NlwBufferSignal_LDQ0_OBUF_CE_IN2,
      I3 => NlwInverterSignal_LDQ0_OBUF_CE_IN3,
      O => LDQ0_OBUF_CE_626
    );
  LDQ1_OBUF : X_BUF
    port map (
      I => LDQ1_OBUF_Q,
      O => LDQ1_OBUF_118
    );
  LDQ1_OBUF_EXP : X_BUF
    port map (
      I => LDQ1_OBUF_EXP_tsimrenamed_net_Q_633,
      O => LDQ1_OBUF_EXP_634
    );
  LDQ1_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_REG_IN,
      CE => LDQ1_OBUF_CE_637,
      CLK => NlwBufferSignal_LDQ1_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => LDQ1_OBUF_Q
    );
  LDQ1_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_D_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D_IN1,
      O => LDQ1_OBUF_D_635
    );
  LDQ1_OBUF_D1 : X_ZERO
    port map (
      O => LDQ1_OBUF_D1_638
    );
  LDQ1_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_LDQ1_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN1,
      O => LDQ1_OBUF_D2_PT_0_640
    );
  LDQ1_OBUF_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN2,
      I3 => NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN3,
      O => LDQ1_OBUF_D2_PT_1_641
    );
  LDQ1_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_D2_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D2_IN1,
      O => LDQ1_OBUF_D2_639
    );
  LDQ1_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_CLKF_IN1,
      O => LDQ1_OBUF_CLKF_636
    );
  LDQ1_OBUF_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN7,
      O => LDQ1_OBUF_EXP_tsimrenamed_net_Q_633
    );
  LDQ1_OBUF_CE : X_AND4
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_CE_IN0,
      I1 => NlwInverterSignal_LDQ1_OBUF_CE_IN1,
      I2 => NlwBufferSignal_LDQ1_OBUF_CE_IN2,
      I3 => NlwInverterSignal_LDQ1_OBUF_CE_IN3,
      O => LDQ1_OBUF_CE_637
    );
  UDQ0_OBUF : X_BUF
    port map (
      I => UDQ0_OBUF_Q,
      O => UDQ0_OBUF_120
    );
  UDQ0_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_REG_IN,
      CE => UDQ0_OBUF_CE_645,
      CLK => NlwBufferSignal_UDQ0_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => UDQ0_OBUF_Q
    );
  UDQ0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_D_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D_IN1,
      O => UDQ0_OBUF_D_643
    );
  UDQ0_OBUF_D1 : X_ZERO
    port map (
      O => UDQ0_OBUF_D1_646
    );
  UDQ0_OBUF_D2_PT_0 : X_AND3
    port map (
      I0 => NlwInverterSignal_UDQ0_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN1,
      I2 => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN2,
      O => UDQ0_OBUF_D2_PT_0_648
    );
  UDQ0_OBUF_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN1,
      I2 => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN2,
      I3 => NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN3,
      O => UDQ0_OBUF_D2_PT_1_649
    );
  UDQ0_OBUF_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN0,
      I1 => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN2,
      I3 => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN3,
      I4 => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN4,
      O => UDQ0_OBUF_D2_PT_2_650
    );
  UDQ0_OBUF_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_D2_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D2_IN1,
      I2 => NlwBufferSignal_UDQ0_OBUF_D2_IN2,
      O => UDQ0_OBUF_D2_647
    );
  UDQ0_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_CLKF_IN1,
      O => UDQ0_OBUF_CLKF_644
    );
  UDQ0_OBUF_CE : X_AND4
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_CE_IN0,
      I1 => NlwInverterSignal_UDQ0_OBUF_CE_IN1,
      I2 => NlwBufferSignal_UDQ0_OBUF_CE_IN2,
      I3 => NlwInverterSignal_UDQ0_OBUF_CE_IN3,
      O => UDQ0_OBUF_CE_645
    );
  UDQ1_OBUF : X_BUF
    port map (
      I => UDQ1_OBUF_Q,
      O => UDQ1_OBUF_122
    );
  UDQ1_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_REG_IN,
      CE => UDQ1_OBUF_CE_654,
      CLK => NlwBufferSignal_UDQ1_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => UDQ1_OBUF_Q
    );
  UDQ1_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_D_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D_IN1,
      O => UDQ1_OBUF_D_652
    );
  UDQ1_OBUF_D1 : X_ZERO
    port map (
      O => UDQ1_OBUF_D1_655
    );
  UDQ1_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_UDQ1_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN1,
      O => UDQ1_OBUF_D2_PT_0_657
    );
  UDQ1_OBUF_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN1,
      O => UDQ1_OBUF_D2_PT_1_658
    );
  UDQ1_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_D2_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D2_IN1,
      O => UDQ1_OBUF_D2_656
    );
  UDQ1_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_CLKF_IN1,
      O => UDQ1_OBUF_CLKF_653
    );
  UDQ1_OBUF_CE : X_AND4
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_CE_IN0,
      I1 => NlwInverterSignal_UDQ1_OBUF_CE_IN1,
      I2 => NlwBufferSignal_UDQ1_OBUF_CE_IN2,
      I3 => NlwInverterSignal_UDQ1_OBUF_CE_IN3,
      O => UDQ1_OBUF_CE_654
    );
  ARAM_10_Q_642 : X_BUF
    port map (
      I => ARAM_10_Q_659,
      O => ARAM_10_Q_124
    );
  ARAM_10 : X_BUF
    port map (
      I => ARAM_10_Q_659,
      O => ARAM_10_660
    );
  ARAM_10_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_10_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_10_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_10_Q_659
    );
  ARAM_10_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_10_D_IN0,
      I1 => NlwBufferSignal_ARAM_10_D_IN1,
      O => ARAM_10_D_661
    );
  ARAM_10_D1 : X_ZERO
    port map (
      O => ARAM_10_D1_663
    );
  ARAM_10_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_10_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_10_D2_PT_0_IN1,
      O => ARAM_10_D2_PT_0_666
    );
  ARAM_10_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_10_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_10_D2_PT_1_IN1,
      I2 => NlwBufferSignal_ARAM_10_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_10_D2_PT_1_IN3,
      O => ARAM_10_D2_PT_1_667
    );
  ARAM_10_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_10_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_10_D2_PT_2_IN1,
      I2 => NlwBufferSignal_ARAM_10_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_10_D2_PT_2_IN3,
      O => ARAM_10_D2_PT_2_668
    );
  ARAM_10_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_10_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_10_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_10_D2_PT_3_IN2,
      I3 => NlwBufferSignal_ARAM_10_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_10_D2_PT_3_IN4,
      O => ARAM_10_D2_PT_3_669
    );
  ARAM_10_D2_PT_4 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_10_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_10_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_10_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_10_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_10_D2_PT_4_IN4,
      O => ARAM_10_D2_PT_4_670
    );
  ARAM_10_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_10_D2_IN0,
      I1 => NlwBufferSignal_ARAM_10_D2_IN1,
      I2 => NlwBufferSignal_ARAM_10_D2_IN2,
      I3 => NlwBufferSignal_ARAM_10_D2_IN3,
      I4 => NlwBufferSignal_ARAM_10_D2_IN4,
      O => ARAM_10_D2_664
    );
  ARAM_10_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_10_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_10_CLKF_IN1,
      O => ARAM_10_CLKF_662
    );
  ARAM_0_Q_654 : X_BUF
    port map (
      I => ARAM_0_Q_671,
      O => ARAM_0_Q_126
    );
  ARAM_0 : X_BUF
    port map (
      I => ARAM_0_Q_671,
      O => ARAM_0_672
    );
  ARAM_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_0_Q_671
    );
  ARAM_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_0_D_IN0,
      I1 => NlwBufferSignal_ARAM_0_D_IN1,
      O => ARAM_0_D_673
    );
  ARAM_0_D1 : X_ZERO
    port map (
      O => ARAM_0_D1_675
    );
  ARAM_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_0_D2_PT_0_IN1,
      O => ARAM_0_D2_PT_0_678
    );
  ARAM_0_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_0_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_0_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_0_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_0_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_0_D2_PT_1_IN5,
      O => ARAM_0_D2_PT_1_679
    );
  ARAM_0_D2_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_0_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_0_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_0_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_0_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_0_D2_PT_2_IN5,
      O => ARAM_0_D2_PT_2_680
    );
  ARAM_0_D2_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_0_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_0_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_0_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_0_D2_PT_3_IN4,
      I5 => NlwBufferSignal_ARAM_0_D2_PT_3_IN5,
      O => ARAM_0_D2_PT_3_681
    );
  ARAM_0_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_0_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_0_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_0_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_0_D2_PT_4_IN3,
      I4 => NlwInverterSignal_ARAM_0_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_0_D2_PT_4_IN5,
      I6 => NlwInverterSignal_ARAM_0_D2_PT_4_IN6,
      I7 => NlwBufferSignal_ARAM_0_D2_PT_4_IN7,
      O => ARAM_0_D2_PT_4_683
    );
  ARAM_0_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_0_D2_IN0,
      I1 => NlwBufferSignal_ARAM_0_D2_IN1,
      I2 => NlwBufferSignal_ARAM_0_D2_IN2,
      I3 => NlwBufferSignal_ARAM_0_D2_IN3,
      I4 => NlwBufferSignal_ARAM_0_D2_IN4,
      O => ARAM_0_D2_676
    );
  ARAM_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_0_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_0_CLKF_IN1,
      O => ARAM_0_CLKF_674
    );
  ARAM_1_Q_666 : X_BUF
    port map (
      I => ARAM_1_Q_684,
      O => ARAM_1_Q_128
    );
  ARAM_1 : X_BUF
    port map (
      I => ARAM_1_Q_684,
      O => ARAM_1_685
    );
  ARAM_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_1_Q_684
    );
  ARAM_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_1_D_IN0,
      I1 => NlwBufferSignal_ARAM_1_D_IN1,
      O => ARAM_1_D_686
    );
  ARAM_1_D1 : X_ZERO
    port map (
      O => ARAM_1_D1_688
    );
  ARAM_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_1_D2_PT_0_IN1,
      O => ARAM_1_D2_PT_0_691
    );
  ARAM_1_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_1_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_1_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_1_D2_PT_1_IN3,
      O => ARAM_1_D2_PT_1_692
    );
  ARAM_1_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_1_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_1_D2_PT_2_IN1,
      I2 => NlwBufferSignal_ARAM_1_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_1_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_1_D2_PT_2_IN4,
      O => ARAM_1_D2_PT_2_693
    );
  ARAM_1_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_1_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_1_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_1_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_1_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_1_D2_PT_3_IN4,
      O => ARAM_1_D2_PT_3_694
    );
  ARAM_1_D2_PT_4 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_1_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_1_D2_PT_4_IN1,
      I2 => NlwInverterSignal_ARAM_1_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_1_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_1_D2_PT_4_IN4,
      O => ARAM_1_D2_PT_4_695
    );
  ARAM_1_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_1_D2_IN0,
      I1 => NlwBufferSignal_ARAM_1_D2_IN1,
      I2 => NlwBufferSignal_ARAM_1_D2_IN2,
      I3 => NlwBufferSignal_ARAM_1_D2_IN3,
      I4 => NlwBufferSignal_ARAM_1_D2_IN4,
      O => ARAM_1_D2_689
    );
  ARAM_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_1_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_1_CLKF_IN1,
      O => ARAM_1_CLKF_687
    );
  ARAM_11_Q_678 : X_BUF
    port map (
      I => ARAM_11_Q_696,
      O => ARAM_11_Q_130
    );
  ARAM_11 : X_BUF
    port map (
      I => ARAM_11_Q_696,
      O => ARAM_11_697
    );
  ARAM_11_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_11_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_11_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_11_Q_696
    );
  ARAM_11_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_11_D_IN0,
      I1 => NlwBufferSignal_ARAM_11_D_IN1,
      O => ARAM_11_D_698
    );
  ARAM_11_D1 : X_ZERO
    port map (
      O => ARAM_11_D1_700
    );
  ARAM_11_D2_PT_0 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_11_D2_PT_0_IN0,
      I1 => NlwInverterSignal_ARAM_11_D2_PT_0_IN1,
      I2 => NlwInverterSignal_ARAM_11_D2_PT_0_IN2,
      I3 => NlwInverterSignal_ARAM_11_D2_PT_0_IN3,
      I4 => NlwInverterSignal_ARAM_11_D2_PT_0_IN4,
      I5 => NlwBufferSignal_ARAM_11_D2_PT_0_IN5,
      O => ARAM_11_D2_PT_0_702
    );
  ARAM_11_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_11_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_11_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_11_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_11_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_11_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_11_D2_PT_1_IN5,
      O => ARAM_11_D2_PT_1_703
    );
  ARAM_11_D2_PT_2 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_11_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_11_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_11_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_11_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_11_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_11_D2_PT_2_IN5,
      O => ARAM_11_D2_PT_2_704
    );
  ARAM_11_D2_PT_3 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_11_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_11_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_11_D2_PT_3_IN2,
      I3 => NlwBufferSignal_ARAM_11_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_11_D2_PT_3_IN4,
      I5 => NlwInverterSignal_ARAM_11_D2_PT_3_IN5,
      I6 => NlwInverterSignal_ARAM_11_D2_PT_3_IN6,
      I7 => NlwBufferSignal_ARAM_11_D2_PT_3_IN7,
      O => ARAM_11_D2_PT_3_705
    );
  ARAM_11_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_ARAM_11_D2_IN0,
      I1 => NlwBufferSignal_ARAM_11_D2_IN1,
      I2 => NlwBufferSignal_ARAM_11_D2_IN2,
      I3 => NlwBufferSignal_ARAM_11_D2_IN3,
      O => ARAM_11_D2_701
    );
  ARAM_11_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_11_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_11_CLKF_IN1,
      O => ARAM_11_CLKF_699
    );
  ARAM_12_Q_689 : X_BUF
    port map (
      I => ARAM_12_Q_706,
      O => ARAM_12_Q_132
    );
  ARAM_12 : X_BUF
    port map (
      I => ARAM_12_Q_706,
      O => ARAM_12_707
    );
  ARAM_12_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_12_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_12_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_12_Q_706
    );
  ARAM_12_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_12_D_IN0,
      I1 => NlwBufferSignal_ARAM_12_D_IN1,
      O => ARAM_12_D_708
    );
  ARAM_12_D1 : X_ZERO
    port map (
      O => ARAM_12_D1_710
    );
  ARAM_12_D2_PT_0 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_12_D2_PT_0_IN0,
      I1 => NlwInverterSignal_ARAM_12_D2_PT_0_IN1,
      I2 => NlwInverterSignal_ARAM_12_D2_PT_0_IN2,
      I3 => NlwInverterSignal_ARAM_12_D2_PT_0_IN3,
      I4 => NlwInverterSignal_ARAM_12_D2_PT_0_IN4,
      I5 => NlwBufferSignal_ARAM_12_D2_PT_0_IN5,
      O => ARAM_12_D2_PT_0_712
    );
  ARAM_12_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_12_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_12_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_12_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_12_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_12_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_12_D2_PT_1_IN5,
      O => ARAM_12_D2_PT_1_713
    );
  ARAM_12_D2_PT_2 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_12_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_12_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_12_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_12_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_12_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_12_D2_PT_2_IN5,
      O => ARAM_12_D2_PT_2_714
    );
  ARAM_12_D2_PT_3 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_12_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_12_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_12_D2_PT_3_IN2,
      I3 => NlwBufferSignal_ARAM_12_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_12_D2_PT_3_IN4,
      I5 => NlwInverterSignal_ARAM_12_D2_PT_3_IN5,
      I6 => NlwInverterSignal_ARAM_12_D2_PT_3_IN6,
      I7 => NlwBufferSignal_ARAM_12_D2_PT_3_IN7,
      O => ARAM_12_D2_PT_3_715
    );
  ARAM_12_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_ARAM_12_D2_IN0,
      I1 => NlwBufferSignal_ARAM_12_D2_IN1,
      I2 => NlwBufferSignal_ARAM_12_D2_IN2,
      I3 => NlwBufferSignal_ARAM_12_D2_IN3,
      O => ARAM_12_D2_711
    );
  ARAM_12_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_12_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_12_CLKF_IN1,
      O => ARAM_12_CLKF_709
    );
  ARAM_2_Q_700 : X_BUF
    port map (
      I => ARAM_2_Q_716,
      O => ARAM_2_Q_134
    );
  ARAM_2 : X_BUF
    port map (
      I => ARAM_2_Q_716,
      O => ARAM_2_717
    );
  ARAM_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_2_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_2_Q_716
    );
  ARAM_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_2_D_IN0,
      I1 => NlwBufferSignal_ARAM_2_D_IN1,
      O => ARAM_2_D_718
    );
  ARAM_2_D1 : X_ZERO
    port map (
      O => ARAM_2_D1_720
    );
  ARAM_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_2_D2_PT_0_IN1,
      O => ARAM_2_D2_PT_0_723
    );
  ARAM_2_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_2_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_2_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_2_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_2_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_2_D2_PT_1_IN5,
      O => ARAM_2_D2_PT_1_724
    );
  ARAM_2_D2_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_2_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_2_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_2_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_2_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_2_D2_PT_2_IN5,
      O => ARAM_2_D2_PT_2_725
    );
  ARAM_2_D2_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_2_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_2_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_2_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_2_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_2_D2_PT_3_IN4,
      I5 => NlwBufferSignal_ARAM_2_D2_PT_3_IN5,
      O => ARAM_2_D2_PT_3_726
    );
  ARAM_2_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_2_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_2_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_2_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_2_D2_PT_4_IN3,
      I4 => NlwInverterSignal_ARAM_2_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_2_D2_PT_4_IN5,
      I6 => NlwInverterSignal_ARAM_2_D2_PT_4_IN6,
      I7 => NlwBufferSignal_ARAM_2_D2_PT_4_IN7,
      O => ARAM_2_D2_PT_4_728
    );
  ARAM_2_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_IN0,
      I1 => NlwBufferSignal_ARAM_2_D2_IN1,
      I2 => NlwBufferSignal_ARAM_2_D2_IN2,
      I3 => NlwBufferSignal_ARAM_2_D2_IN3,
      I4 => NlwBufferSignal_ARAM_2_D2_IN4,
      O => ARAM_2_D2_721
    );
  ARAM_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_2_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_2_CLKF_IN1,
      O => ARAM_2_CLKF_719
    );
  ARAM_3_Q_712 : X_BUF
    port map (
      I => ARAM_3_Q_729,
      O => ARAM_3_Q_136
    );
  ARAM_3 : X_BUF
    port map (
      I => ARAM_3_Q_729,
      O => ARAM_3_730
    );
  ARAM_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_3_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_3_Q_729
    );
  ARAM_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_3_D_IN0,
      I1 => NlwBufferSignal_ARAM_3_D_IN1,
      O => ARAM_3_D_731
    );
  ARAM_3_D1 : X_ZERO
    port map (
      O => ARAM_3_D1_733
    );
  ARAM_3_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_3_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_3_D2_PT_0_IN1,
      O => ARAM_3_D2_PT_0_735
    );
  ARAM_3_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_3_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_3_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_3_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_3_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_3_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_3_D2_PT_1_IN5,
      O => ARAM_3_D2_PT_1_736
    );
  ARAM_3_D2_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_3_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_3_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_3_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_3_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_3_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_3_D2_PT_2_IN5,
      O => ARAM_3_D2_PT_2_737
    );
  ARAM_3_D2_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_3_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_3_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_3_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_3_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_3_D2_PT_3_IN4,
      I5 => NlwBufferSignal_ARAM_3_D2_PT_3_IN5,
      O => ARAM_3_D2_PT_3_738
    );
  ARAM_3_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_3_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_3_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_3_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_3_D2_PT_4_IN3,
      I4 => NlwInverterSignal_ARAM_3_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_3_D2_PT_4_IN5,
      I6 => NlwInverterSignal_ARAM_3_D2_PT_4_IN6,
      I7 => NlwBufferSignal_ARAM_3_D2_PT_4_IN7,
      O => ARAM_3_D2_PT_4_740
    );
  ARAM_3_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_3_D2_IN0,
      I1 => NlwBufferSignal_ARAM_3_D2_IN1,
      I2 => NlwBufferSignal_ARAM_3_D2_IN2,
      I3 => NlwBufferSignal_ARAM_3_D2_IN3,
      I4 => NlwBufferSignal_ARAM_3_D2_IN4,
      O => ARAM_3_D2_734
    );
  ARAM_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_3_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_3_CLKF_IN1,
      O => ARAM_3_CLKF_732
    );
  ARAM_4_Q_724 : X_BUF
    port map (
      I => ARAM_4_Q_741,
      O => ARAM_4_Q_138
    );
  ARAM_4 : X_BUF
    port map (
      I => ARAM_4_Q_741,
      O => ARAM_4_742
    );
  ARAM_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_4_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_4_Q_741
    );
  ARAM_4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_4_D_IN0,
      I1 => NlwBufferSignal_ARAM_4_D_IN1,
      O => ARAM_4_D_743
    );
  ARAM_4_D1 : X_ZERO
    port map (
      O => ARAM_4_D1_745
    );
  ARAM_4_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_4_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_4_D2_PT_0_IN1,
      O => ARAM_4_D2_PT_0_748
    );
  ARAM_4_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_4_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_4_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_4_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_4_D2_PT_1_IN3,
      O => ARAM_4_D2_PT_1_749
    );
  ARAM_4_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_4_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_4_D2_PT_2_IN1,
      I2 => NlwBufferSignal_ARAM_4_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_4_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_4_D2_PT_2_IN4,
      O => ARAM_4_D2_PT_2_750
    );
  ARAM_4_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_4_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_4_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_4_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_4_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_4_D2_PT_3_IN4,
      O => ARAM_4_D2_PT_3_751
    );
  ARAM_4_D2_PT_4 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_4_D2_PT_4_IN0,
      I1 => NlwBufferSignal_ARAM_4_D2_PT_4_IN1,
      I2 => NlwInverterSignal_ARAM_4_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_4_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_4_D2_PT_4_IN4,
      O => ARAM_4_D2_PT_4_752
    );
  ARAM_4_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_4_D2_IN0,
      I1 => NlwBufferSignal_ARAM_4_D2_IN1,
      I2 => NlwBufferSignal_ARAM_4_D2_IN2,
      I3 => NlwBufferSignal_ARAM_4_D2_IN3,
      I4 => NlwBufferSignal_ARAM_4_D2_IN4,
      O => ARAM_4_D2_746
    );
  ARAM_4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_4_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_4_CLKF_IN1,
      O => ARAM_4_CLKF_744
    );
  ARAM_5_Q_736 : X_BUF
    port map (
      I => ARAM_5_Q_753,
      O => ARAM_5_Q_140
    );
  ARAM_5 : X_BUF
    port map (
      I => ARAM_5_Q_753,
      O => ARAM_5_754
    );
  ARAM_5_EXP : X_BUF
    port map (
      I => ARAM_5_EXP_tsimrenamed_net_Q_755,
      O => ARAM_5_EXP_722
    );
  ARAM_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_5_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_5_Q_753
    );
  ARAM_5_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_5_D_IN0,
      I1 => NlwBufferSignal_ARAM_5_D_IN1,
      O => ARAM_5_D_756
    );
  ARAM_5_D1 : X_ZERO
    port map (
      O => ARAM_5_D1_758
    );
  ARAM_5_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_5_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_5_D2_PT_0_IN1,
      O => ARAM_5_D2_PT_0_761
    );
  ARAM_5_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_5_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_5_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_5_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_5_D2_PT_1_IN3,
      O => ARAM_5_D2_PT_1_762
    );
  ARAM_5_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_5_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_5_D2_PT_2_IN1,
      I2 => NlwBufferSignal_ARAM_5_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_5_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_5_D2_PT_2_IN4,
      O => ARAM_5_D2_PT_2_763
    );
  ARAM_5_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_5_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_5_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_5_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_5_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_5_D2_PT_3_IN4,
      O => ARAM_5_D2_PT_3_764
    );
  ARAM_5_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_ARAM_5_D2_IN0,
      I1 => NlwBufferSignal_ARAM_5_D2_IN1,
      I2 => NlwBufferSignal_ARAM_5_D2_IN2,
      I3 => NlwBufferSignal_ARAM_5_D2_IN3,
      O => ARAM_5_D2_759
    );
  ARAM_5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_5_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_5_CLKF_IN1,
      O => ARAM_5_CLKF_757
    );
  ARAM_5_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN7,
      O => ARAM_5_EXP_tsimrenamed_net_Q_755
    );
  ARAM_6_Q_749 : X_BUF
    port map (
      I => ARAM_6_Q_765,
      O => ARAM_6_Q_142
    );
  ARAM_6 : X_BUF
    port map (
      I => ARAM_6_Q_765,
      O => ARAM_6_766
    );
  ARAM_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_6_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_6_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_6_Q_765
    );
  ARAM_6_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_6_D_IN0,
      I1 => NlwBufferSignal_ARAM_6_D_IN1,
      O => ARAM_6_D_767
    );
  ARAM_6_D1 : X_ZERO
    port map (
      O => ARAM_6_D1_769
    );
  ARAM_6_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_6_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_6_D2_PT_0_IN1,
      O => ARAM_6_D2_PT_0_772
    );
  ARAM_6_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_6_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_6_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_6_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_6_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_6_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_6_D2_PT_1_IN5,
      O => ARAM_6_D2_PT_1_773
    );
  ARAM_6_D2_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_6_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_6_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_6_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_6_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_6_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_6_D2_PT_2_IN5,
      O => ARAM_6_D2_PT_2_774
    );
  ARAM_6_D2_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_6_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_6_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_6_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_6_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_6_D2_PT_3_IN4,
      I5 => NlwBufferSignal_ARAM_6_D2_PT_3_IN5,
      O => ARAM_6_D2_PT_3_775
    );
  ARAM_6_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_6_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_6_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_6_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_6_D2_PT_4_IN3,
      I4 => NlwInverterSignal_ARAM_6_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_6_D2_PT_4_IN5,
      I6 => NlwInverterSignal_ARAM_6_D2_PT_4_IN6,
      I7 => NlwBufferSignal_ARAM_6_D2_PT_4_IN7,
      O => ARAM_6_D2_PT_4_777
    );
  ARAM_6_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_6_D2_IN0,
      I1 => NlwBufferSignal_ARAM_6_D2_IN1,
      I2 => NlwBufferSignal_ARAM_6_D2_IN2,
      I3 => NlwBufferSignal_ARAM_6_D2_IN3,
      I4 => NlwBufferSignal_ARAM_6_D2_IN4,
      O => ARAM_6_D2_770
    );
  ARAM_6_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_6_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_6_CLKF_IN1,
      O => ARAM_6_CLKF_768
    );
  ARAM_7_Q_761 : X_BUF
    port map (
      I => ARAM_7_Q_778,
      O => ARAM_7_Q_144
    );
  ARAM_7 : X_BUF
    port map (
      I => ARAM_7_Q_778,
      O => ARAM_7_779
    );
  ARAM_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_7_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_7_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_7_Q_778
    );
  ARAM_7_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_7_D_IN0,
      I1 => NlwBufferSignal_ARAM_7_D_IN1,
      O => ARAM_7_D_780
    );
  ARAM_7_D1 : X_ZERO
    port map (
      O => ARAM_7_D1_782
    );
  ARAM_7_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_7_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_7_D2_PT_0_IN1,
      O => ARAM_7_D2_PT_0_785
    );
  ARAM_7_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_7_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_7_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_7_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_7_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_7_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_7_D2_PT_1_IN5,
      O => ARAM_7_D2_PT_1_786
    );
  ARAM_7_D2_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_7_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_7_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_7_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_7_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_7_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_7_D2_PT_2_IN5,
      O => ARAM_7_D2_PT_2_787
    );
  ARAM_7_D2_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_7_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_7_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_7_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_7_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_7_D2_PT_3_IN4,
      I5 => NlwBufferSignal_ARAM_7_D2_PT_3_IN5,
      O => ARAM_7_D2_PT_3_788
    );
  ARAM_7_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_7_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_7_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_7_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_7_D2_PT_4_IN3,
      I4 => NlwInverterSignal_ARAM_7_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_7_D2_PT_4_IN5,
      I6 => NlwInverterSignal_ARAM_7_D2_PT_4_IN6,
      I7 => NlwBufferSignal_ARAM_7_D2_PT_4_IN7,
      O => ARAM_7_D2_PT_4_790
    );
  ARAM_7_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_7_D2_IN0,
      I1 => NlwBufferSignal_ARAM_7_D2_IN1,
      I2 => NlwBufferSignal_ARAM_7_D2_IN2,
      I3 => NlwBufferSignal_ARAM_7_D2_IN3,
      I4 => NlwBufferSignal_ARAM_7_D2_IN4,
      O => ARAM_7_D2_783
    );
  ARAM_7_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_7_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_7_CLKF_IN1,
      O => ARAM_7_CLKF_781
    );
  ARAM_8_Q_773 : X_BUF
    port map (
      I => ARAM_8_Q_791,
      O => ARAM_8_Q_146
    );
  ARAM_8 : X_BUF
    port map (
      I => ARAM_8_Q_791,
      O => ARAM_8_792
    );
  ARAM_8_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_8_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_8_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_8_Q_791
    );
  ARAM_8_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_8_D_IN0,
      I1 => NlwBufferSignal_ARAM_8_D_IN1,
      O => ARAM_8_D_793
    );
  ARAM_8_D1 : X_ZERO
    port map (
      O => ARAM_8_D1_795
    );
  ARAM_8_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_8_D2_PT_0_IN1,
      O => ARAM_8_D2_PT_0_798
    );
  ARAM_8_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_8_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_8_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_8_D2_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_8_D2_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_8_D2_PT_1_IN5,
      O => ARAM_8_D2_PT_1_799
    );
  ARAM_8_D2_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_8_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_8_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_8_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_8_D2_PT_2_IN4,
      I5 => NlwBufferSignal_ARAM_8_D2_PT_2_IN5,
      O => ARAM_8_D2_PT_2_800
    );
  ARAM_8_D2_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_8_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_8_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_8_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_8_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_8_D2_PT_3_IN4,
      I5 => NlwBufferSignal_ARAM_8_D2_PT_3_IN5,
      O => ARAM_8_D2_PT_3_801
    );
  ARAM_8_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_ARAM_8_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_8_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_8_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_8_D2_PT_4_IN3,
      I4 => NlwInverterSignal_ARAM_8_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_8_D2_PT_4_IN5,
      I6 => NlwInverterSignal_ARAM_8_D2_PT_4_IN6,
      I7 => NlwBufferSignal_ARAM_8_D2_PT_4_IN7,
      O => ARAM_8_D2_PT_4_803
    );
  ARAM_8_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_IN0,
      I1 => NlwBufferSignal_ARAM_8_D2_IN1,
      I2 => NlwBufferSignal_ARAM_8_D2_IN2,
      I3 => NlwBufferSignal_ARAM_8_D2_IN3,
      I4 => NlwBufferSignal_ARAM_8_D2_IN4,
      O => ARAM_8_D2_796
    );
  ARAM_8_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_8_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_8_CLKF_IN1,
      O => ARAM_8_CLKF_794
    );
  ARAM_9_Q_785 : X_BUF
    port map (
      I => ARAM_9_Q_804,
      O => ARAM_9_Q_148
    );
  ARAM_9 : X_BUF
    port map (
      I => ARAM_9_Q_804,
      O => ARAM_9_805
    );
  ARAM_9_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_9_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_9_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_9_Q_804
    );
  ARAM_9_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_9_D_IN0,
      I1 => NlwBufferSignal_ARAM_9_D_IN1,
      O => ARAM_9_D_806
    );
  ARAM_9_D1 : X_ZERO
    port map (
      O => ARAM_9_D1_808
    );
  ARAM_9_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_0_IN1,
      O => ARAM_9_D2_PT_0_810
    );
  ARAM_9_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_1_IN1,
      O => ARAM_9_D2_PT_1_811
    );
  ARAM_9_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_2_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_2_IN1,
      O => ARAM_9_D2_PT_2_813
    );
  ARAM_9_D2_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_3_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_3_IN1,
      O => ARAM_9_D2_PT_3_815
    );
  ARAM_9_D2_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_4_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_4_IN1,
      O => ARAM_9_D2_PT_4_816
    );
  ARAM_9_D2_PT_5 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_5_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_5_IN1,
      O => ARAM_9_D2_PT_5_817
    );
  ARAM_9_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_IN1,
      I2 => NlwBufferSignal_ARAM_9_D2_IN2,
      I3 => NlwBufferSignal_ARAM_9_D2_IN3,
      I4 => NlwBufferSignal_ARAM_9_D2_IN4,
      I5 => NlwBufferSignal_ARAM_9_D2_IN5,
      O => ARAM_9_D2_809
    );
  ARAM_9_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_9_CLKF_IN1,
      O => ARAM_9_CLKF_807
    );
  CQ_FSM_FFd13 : X_BUF
    port map (
      I => CQ_FSM_FFd13_Q,
      O => CQ_FSM_FFd13_257
    );
  CQ_FSM_FFd13_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd13_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd13_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd13_Q
    );
  CQ_FSM_FFd13_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd13_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd13_D_IN1,
      O => CQ_FSM_FFd13_D_819
    );
  CQ_FSM_FFd13_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd13_D1_821
    );
  CQ_FSM_FFd13_D2_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN2,
      O => CQ_FSM_FFd13_D2_PT_0_824
    );
  CQ_FSM_FFd13_D2_PT_1 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN3,
      O => CQ_FSM_FFd13_D2_PT_1_825
    );
  CQ_FSM_FFd13_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN3,
      O => CQ_FSM_FFd13_D2_PT_2_826
    );
  CQ_FSM_FFd13_D2_PT_3 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN3,
      O => CQ_FSM_FFd13_D2_PT_3_827
    );
  CQ_FSM_FFd13_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd13_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd13_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd13_D2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd13_D2_IN3,
      O => CQ_FSM_FFd13_D2_822
    );
  CQ_FSM_FFd13_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd13_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd13_CLKF_IN1,
      O => CQ_FSM_FFd13_CLKF_820
    );
  CQ_FSM_FFd15 : X_BUF
    port map (
      I => CQ_FSM_FFd15_Q,
      O => CQ_FSM_FFd15_258
    );
  CQ_FSM_FFd15_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd15_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd15_Q
    );
  CQ_FSM_FFd15_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd15_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd15_D_IN1,
      O => CQ_FSM_FFd15_D_829
    );
  CQ_FSM_FFd15_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd15_D1_831
    );
  CQ_FSM_FFd15_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_0_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_0_IN1,
      O => CQ_FSM_FFd15_D2_PT_0_833
    );
  CQ_FSM_FFd15_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_1_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_1_IN1,
      O => CQ_FSM_FFd15_D2_PT_1_834
    );
  CQ_FSM_FFd15_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN3,
      O => CQ_FSM_FFd15_D2_PT_2_835
    );
  CQ_FSM_FFd15_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd15_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd15_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd15_D2_IN2,
      O => CQ_FSM_FFd15_D2_832
    );
  CQ_FSM_FFd15_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd15_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd15_CLKF_IN1,
      O => CQ_FSM_FFd15_CLKF_830
    );
  CQ_FSM_FFd8 : X_BUF
    port map (
      I => CQ_FSM_FFd8_Q,
      O => CQ_FSM_FFd8_259
    );
  CQ_FSM_FFd8_EXP : X_BUF
    port map (
      I => CQ_FSM_FFd8_EXP_tsimrenamed_net_Q_837,
      O => CQ_FSM_FFd8_EXP_838
    );
  CQ_FSM_FFd8_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd8_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd8_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd8_Q
    );
  CQ_FSM_FFd8_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd8_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd8_D_IN1,
      O => CQ_FSM_FFd8_D_839
    );
  CQ_FSM_FFd8_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd8_D1_841
    );
  CQ_FSM_FFd8_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd8_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd8_D2_IN1,
      O => CQ_FSM_FFd8_D2_842
    );
  CQ_FSM_FFd8_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd8_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd8_CLKF_IN1,
      O => CQ_FSM_FFd8_CLKF_840
    );
  CQ_FSM_FFd8_EXP_tsimrenamed_net_Q : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN4,
      O => CQ_FSM_FFd8_EXP_tsimrenamed_net_Q_837
    );
  CQ_FSM_FFd12 : X_BUF
    port map (
      I => CQ_FSM_FFd12_Q,
      O => CQ_FSM_FFd12_260
    );
  CQ_FSM_FFd12_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd12_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd12_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd12_Q
    );
  CQ_FSM_FFd12_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd12_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd12_D_IN1,
      O => CQ_FSM_FFd12_D_845
    );
  CQ_FSM_FFd12_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd12_D1_847
    );
  CQ_FSM_FFd12_D2_PT_0 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd12_D2_PT_0_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN3,
      O => CQ_FSM_FFd12_D2_PT_0_849
    );
  CQ_FSM_FFd12_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN4,
      O => CQ_FSM_FFd12_D2_PT_1_850
    );
  CQ_FSM_FFd12_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN4,
      O => CQ_FSM_FFd12_D2_PT_2_851
    );
  CQ_FSM_FFd12_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN4,
      O => CQ_FSM_FFd12_D2_PT_3_852
    );
  CQ_FSM_FFd12_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd12_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd12_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd12_D2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd12_D2_IN3,
      O => CQ_FSM_FFd12_D2_848
    );
  CQ_FSM_FFd12_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd12_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd12_CLKF_IN1,
      O => CQ_FSM_FFd12_CLKF_846
    );
  CQ_FSM_FFd19 : X_BUF
    port map (
      I => CQ_FSM_FFd19_Q,
      O => CQ_FSM_FFd19_261
    );
  CQ_FSM_FFd19_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd19_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd19_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd19_Q
    );
  CQ_FSM_FFd19_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd19_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd19_D_IN1,
      O => CQ_FSM_FFd19_D_854
    );
  CQ_FSM_FFd19_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd19_D1_856
    );
  CQ_FSM_FFd19_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd19_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd19_D2_IN1,
      O => CQ_FSM_FFd19_D2_857
    );
  CQ_FSM_FFd19_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd19_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd19_CLKF_IN1,
      O => CQ_FSM_FFd19_CLKF_855
    );
  CQ_FSM_FFd4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_Q,
      O => CQ_FSM_FFd4_262
    );
  CQ_FSM_FFd4_EXP : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_tsimrenamed_net_Q_860,
      O => CQ_FSM_FFd4_EXP_372
    );
  CQ_FSM_FFd4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd4_Q
    );
  CQ_FSM_FFd4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_D_IN1,
      O => CQ_FSM_FFd4_D_861
    );
  CQ_FSM_FFd4_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd4_D1_863
    );
  CQ_FSM_FFd4_D2 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd4_D2_IN2,
      O => CQ_FSM_FFd4_D2_864
    );
  CQ_FSM_FFd4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN1,
      O => CQ_FSM_FFd4_CLKF_862
    );
  CQ_FSM_FFd4_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN1,
      O => CQ_FSM_FFd4_EXP_PT_0_865
    );
  CQ_FSM_FFd4_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN3,
      O => CQ_FSM_FFd4_EXP_PT_1_866
    );
  CQ_FSM_FFd4_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN4,
      O => CQ_FSM_FFd4_EXP_PT_2_867
    );
  CQ_FSM_FFd4_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN2,
      O => CQ_FSM_FFd4_EXP_tsimrenamed_net_Q_860
    );
  CQ_FSM_FFd17 : X_BUF
    port map (
      I => CQ_FSM_FFd17_Q,
      O => CQ_FSM_FFd17_263
    );
  CQ_FSM_FFd17_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd17_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd17_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd17_Q
    );
  CQ_FSM_FFd17_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd17_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd17_D_IN1,
      O => CQ_FSM_FFd17_D_869
    );
  CQ_FSM_FFd17_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd17_D1_871
    );
  CQ_FSM_FFd17_D2_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN2,
      O => CQ_FSM_FFd17_D2_PT_0_873
    );
  CQ_FSM_FFd17_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN2,
      O => CQ_FSM_FFd17_D2_PT_1_874
    );
  CQ_FSM_FFd17_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN3,
      O => CQ_FSM_FFd17_D2_PT_2_875
    );
  CQ_FSM_FFd17_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd17_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd17_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd17_D2_IN2,
      O => CQ_FSM_FFd17_D2_872
    );
  CQ_FSM_FFd17_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd17_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd17_CLKF_IN1,
      O => CQ_FSM_FFd17_CLKF_870
    );
  CQ_FSM_FFd5 : X_BUF
    port map (
      I => CQ_FSM_FFd5_Q,
      O => CQ_FSM_FFd5_541
    );
  CQ_FSM_FFd5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd5_Q
    );
  CQ_FSM_FFd5_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D_IN1,
      O => CQ_FSM_FFd5_D_877
    );
  CQ_FSM_FFd5_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd5_D1_879
    );
  CQ_FSM_FFd5_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN1,
      O => CQ_FSM_FFd5_D2_PT_0_881
    );
  CQ_FSM_FFd5_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN1,
      O => CQ_FSM_FFd5_D2_PT_1_883
    );
  CQ_FSM_FFd5_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN1,
      O => CQ_FSM_FFd5_D2_880
    );
  CQ_FSM_FFd5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN1,
      O => CQ_FSM_FFd5_CLKF_878
    );
  ADR_AC_HIT : X_BUF
    port map (
      I => ADR_AC_HIT_Q,
      O => ADR_AC_HIT_219
    );
  ADR_AC_HIT_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ADR_AC_HIT_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ADR_AC_HIT_Q
    );
  ADR_AC_HIT_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ADR_AC_HIT_D_IN0,
      I1 => NlwBufferSignal_ADR_AC_HIT_D_IN1,
      O => ADR_AC_HIT_D_885
    );
  ADR_AC_HIT_D1 : X_ZERO
    port map (
      O => ADR_AC_HIT_D1_887
    );
  ADR_AC_HIT_D2 : X_AND32
    port map (
      I0 => NlwInverterSignal_ADR_AC_HIT_D2_IN0,
      I1 => NlwInverterSignal_ADR_AC_HIT_D2_IN1,
      I2 => NlwInverterSignal_ADR_AC_HIT_D2_IN2,
      I3 => NlwInverterSignal_ADR_AC_HIT_D2_IN3,
      I4 => NlwInverterSignal_ADR_AC_HIT_D2_IN4,
      I5 => NlwInverterSignal_ADR_AC_HIT_D2_IN5,
      I6 => NlwInverterSignal_ADR_AC_HIT_D2_IN6,
      I7 => NlwInverterSignal_ADR_AC_HIT_D2_IN7,
      I8 => NlwInverterSignal_ADR_AC_HIT_D2_IN8,
      I9 => NlwBufferSignal_ADR_AC_HIT_D2_IN9,
      I10 => NlwBufferSignal_ADR_AC_HIT_D2_IN10,
      I11 => NlwBufferSignal_ADR_AC_HIT_D2_IN11,
      I12 => NlwInverterSignal_ADR_AC_HIT_D2_IN12,
      I13 => NlwBufferSignal_ADR_AC_HIT_D2_IN13,
      I14 => NlwInverterSignal_ADR_AC_HIT_D2_IN14,
      I15 => NlwInverterSignal_ADR_AC_HIT_D2_IN15,
      I16 => NlwInverterSignal_ADR_AC_HIT_D2_IN16,
      I17 => NlwBufferSignal_ADR_AC_HIT_D2_IN17,
      I18 => NlwBufferSignal_ADR_AC_HIT_D2_IN18,
      I19 => NlwBufferSignal_ADR_AC_HIT_D2_IN19,
      I20 => NlwBufferSignal_ADR_AC_HIT_D2_IN20,
      I21 => NlwBufferSignal_ADR_AC_HIT_D2_IN21,
      I22 => NlwBufferSignal_ADR_AC_HIT_D2_IN22,
      I23 => NlwBufferSignal_ADR_AC_HIT_D2_IN23,
      I24 => NlwBufferSignal_ADR_AC_HIT_D2_IN24,
      I25 => NlwBufferSignal_ADR_AC_HIT_D2_IN25,
      I26 => NlwBufferSignal_ADR_AC_HIT_D2_IN26,
      I27 => NlwBufferSignal_ADR_AC_HIT_D2_IN27,
      I28 => NlwBufferSignal_ADR_AC_HIT_D2_IN28,
      I29 => NlwBufferSignal_ADR_AC_HIT_D2_IN29,
      I30 => NlwBufferSignal_ADR_AC_HIT_D2_IN30,
      I31 => NlwBufferSignal_ADR_AC_HIT_D2_IN31,
      O => ADR_AC_HIT_D2_888
    );
  ADR_AC_HIT_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_ADR_AC_HIT_CLKF_IN0,
      I1 => NlwInverterSignal_ADR_AC_HIT_CLKF_IN1,
      O => ADR_AC_HIT_CLKF_886
    );
  CQ_FSM_FFd10 : X_BUF
    port map (
      I => CQ_FSM_FFd10_Q,
      O => CQ_FSM_FFd10_419
    );
  CQ_FSM_FFd10_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd10_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd10_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd10_Q
    );
  CQ_FSM_FFd10_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd10_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd10_D_IN1,
      O => CQ_FSM_FFd10_D_890
    );
  CQ_FSM_FFd10_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd10_D1_892
    );
  CQ_FSM_FFd10_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_0_IN1,
      O => CQ_FSM_FFd10_D2_PT_0_894
    );
  CQ_FSM_FFd10_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_1_IN2,
      O => CQ_FSM_FFd10_D2_PT_1_895
    );
  CQ_FSM_FFd10_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN3,
      I4 => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN4,
      O => CQ_FSM_FFd10_D2_PT_2_896
    );
  CQ_FSM_FFd10_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd10_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd10_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd10_D2_IN2,
      O => CQ_FSM_FFd10_D2_893
    );
  CQ_FSM_FFd10_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd10_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd10_CLKF_IN1,
      O => CQ_FSM_FFd10_CLKF_891
    );
  TRANSFER : X_BUF
    port map (
      I => TRANSFER_Q,
      O => TRANSFER_273
    );
  TRANSFER_REG : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => NlwBufferSignal_TRANSFER_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_TRANSFER_REG_CLK,
      SET => Gnd_210,
      RST => TRANSFER_RSTF_900,
      O => TRANSFER_Q
    );
  TRANSFER_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_D_IN0,
      I1 => NlwBufferSignal_TRANSFER_D_IN1,
      O => TRANSFER_D_898
    );
  TRANSFER_D1 : X_ZERO
    port map (
      O => TRANSFER_D1_901
    );
  TRANSFER_D2 : X_ONE
    port map (
      O => TRANSFER_D2_902
    );
  TRANSFER_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_TRANSFER_CLKF_IN0,
      I1 => NlwInverterSignal_TRANSFER_CLKF_IN1,
      O => TRANSFER_CLKF_899
    );
  TRANSFER_RSTF : X_AND2
    port map (
      I0 => NlwBufferSignal_TRANSFER_RSTF_IN0,
      I1 => NlwBufferSignal_TRANSFER_RSTF_IN1,
      O => TRANSFER_RSTF_900
    );
  ADR_IDE_HIT : X_BUF
    port map (
      I => ADR_IDE_HIT_Q,
      O => ADR_IDE_HIT_363
    );
  ADR_IDE_HIT_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ADR_IDE_HIT_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ADR_IDE_HIT_Q
    );
  ADR_IDE_HIT_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ADR_IDE_HIT_D_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D_IN1,
      O => ADR_IDE_HIT_D_905
    );
  ADR_IDE_HIT_D1 : X_ZERO
    port map (
      O => ADR_IDE_HIT_D1_907
    );
  ADR_IDE_HIT_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN1,
      O => ADR_IDE_HIT_D2_PT_0_909
    );
  ADR_IDE_HIT_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN1,
      O => ADR_IDE_HIT_D2_PT_1_910
    );
  ADR_IDE_HIT_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN1,
      O => ADR_IDE_HIT_D2_PT_2_911
    );
  ADR_IDE_HIT_D2_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN1,
      O => ADR_IDE_HIT_D2_PT_3_912
    );
  ADR_IDE_HIT_D2_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN1,
      O => ADR_IDE_HIT_D2_PT_4_914
    );
  ADR_IDE_HIT_D2_PT_5 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN1,
      O => ADR_IDE_HIT_D2_PT_5_916
    );
  ADR_IDE_HIT_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_IN1,
      I2 => NlwBufferSignal_ADR_IDE_HIT_D2_IN2,
      I3 => NlwBufferSignal_ADR_IDE_HIT_D2_IN3,
      I4 => NlwBufferSignal_ADR_IDE_HIT_D2_IN4,
      I5 => NlwBufferSignal_ADR_IDE_HIT_D2_IN5,
      O => ADR_IDE_HIT_D2_908
    );
  ADR_IDE_HIT_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN0,
      I1 => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN1,
      O => ADR_IDE_HIT_CLKF_906
    );
  CQ_FSM_FFd11 : X_BUF
    port map (
      I => CQ_FSM_FFd11_Q,
      O => CQ_FSM_FFd11_823
    );
  CQ_FSM_FFd11_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd11_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd11_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd11_Q
    );
  CQ_FSM_FFd11_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd11_D_IN1,
      O => CQ_FSM_FFd11_D_918
    );
  CQ_FSM_FFd11_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd11_D1_920
    );
  CQ_FSM_FFd11_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_0_IN1,
      O => CQ_FSM_FFd11_D2_PT_0_922
    );
  CQ_FSM_FFd11_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_1_IN1,
      O => CQ_FSM_FFd11_D2_PT_1_924
    );
  CQ_FSM_FFd11_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN3,
      O => CQ_FSM_FFd11_D2_PT_2_925
    );
  CQ_FSM_FFd11_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN4,
      O => CQ_FSM_FFd11_D2_PT_3_926
    );
  CQ_FSM_FFd11_D2_PT_4 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_4_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN4,
      O => CQ_FSM_FFd11_D2_PT_4_927
    );
  CQ_FSM_FFd11_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd11_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd11_D2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd11_D2_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd11_D2_IN4,
      O => CQ_FSM_FFd11_D2_921
    );
  CQ_FSM_FFd11_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd11_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd11_CLKF_IN1,
      O => CQ_FSM_FFd11_CLKF_919
    );
  CQ_FSM_FFd14 : X_BUF
    port map (
      I => CQ_FSM_FFd14_Q,
      O => CQ_FSM_FFd14_420
    );
  CQ_FSM_FFd14_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd14_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd14_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd14_Q
    );
  CQ_FSM_FFd14_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd14_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd14_D_IN1,
      O => CQ_FSM_FFd14_D_929
    );
  CQ_FSM_FFd14_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd14_D1_931
    );
  CQ_FSM_FFd14_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_0_IN1,
      O => CQ_FSM_FFd14_D2_PT_0_933
    );
  CQ_FSM_FFd14_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_1_IN2,
      O => CQ_FSM_FFd14_D2_PT_1_934
    );
  CQ_FSM_FFd14_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN3,
      I4 => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN4,
      O => CQ_FSM_FFd14_D2_PT_2_935
    );
  CQ_FSM_FFd14_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd14_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd14_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd14_D2_IN2,
      O => CQ_FSM_FFd14_D2_932
    );
  CQ_FSM_FFd14_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd14_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd14_CLKF_IN1,
      O => CQ_FSM_FFd14_CLKF_930
    );
  CQ_FSM_FFd16 : X_BUF
    port map (
      I => CQ_FSM_FFd16_Q,
      O => CQ_FSM_FFd16_421
    );
  CQ_FSM_FFd16_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd16_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd16_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd16_Q
    );
  CQ_FSM_FFd16_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd16_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd16_D_IN1,
      O => CQ_FSM_FFd16_D_937
    );
  CQ_FSM_FFd16_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd16_D1_939
    );
  CQ_FSM_FFd16_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_0_IN1,
      O => CQ_FSM_FFd16_D2_PT_0_941
    );
  CQ_FSM_FFd16_D2_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN3,
      I4 => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN4,
      I5 => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN5,
      O => CQ_FSM_FFd16_D2_PT_1_942
    );
  CQ_FSM_FFd16_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd16_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd16_D2_IN1,
      O => CQ_FSM_FFd16_D2_940
    );
  CQ_FSM_FFd16_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd16_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd16_CLKF_IN1,
      O => CQ_FSM_FFd16_CLKF_938
    );
  CQ_FSM_FFd18 : X_BUF
    port map (
      I => CQ_FSM_FFd18_Q,
      O => CQ_FSM_FFd18_422
    );
  CQ_FSM_FFd18_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd18_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd18_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd18_Q
    );
  CQ_FSM_FFd18_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd18_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd18_D_IN1,
      O => CQ_FSM_FFd18_D_944
    );
  CQ_FSM_FFd18_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd18_D1_946
    );
  CQ_FSM_FFd18_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_0_IN1,
      O => CQ_FSM_FFd18_D2_PT_0_948
    );
  CQ_FSM_FFd18_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN3,
      I4 => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN4,
      O => CQ_FSM_FFd18_D2_PT_1_949
    );
  CQ_FSM_FFd18_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN3,
      I4 => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN4,
      O => CQ_FSM_FFd18_D2_PT_2_950
    );
  CQ_FSM_FFd18_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd18_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd18_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd18_D2_IN2,
      O => CQ_FSM_FFd18_D2_947
    );
  CQ_FSM_FFd18_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd18_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd18_CLKF_IN1,
      O => CQ_FSM_FFd18_CLKF_945
    );
  CQ_FSM_FFd6 : X_BUF
    port map (
      I => CQ_FSM_FFd6_Q,
      O => CQ_FSM_FFd6_286
    );
  CQ_FSM_FFd6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd6_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd6_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd6_Q
    );
  CQ_FSM_FFd6_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd6_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd6_D_IN1,
      O => CQ_FSM_FFd6_D_952
    );
  CQ_FSM_FFd6_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd6_D1_954
    );
  CQ_FSM_FFd6_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd6_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd6_D2_IN1,
      O => CQ_FSM_FFd6_D2_955
    );
  CQ_FSM_FFd6_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd6_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd6_CLKF_IN1,
      O => CQ_FSM_FFd6_CLKF_953
    );
  IDE_CYCLE : X_BUF
    port map (
      I => IDE_CYCLE_Q,
      O => IDE_CYCLE_277
    );
  IDE_CYCLE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_CYCLE_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_CYCLE_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_CYCLE_Q
    );
  IDE_CYCLE_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_CYCLE_D_IN0,
      I1 => NlwBufferSignal_IDE_CYCLE_D_IN1,
      O => IDE_CYCLE_D_958
    );
  IDE_CYCLE_D1 : X_ZERO
    port map (
      O => IDE_CYCLE_D1_959
    );
  IDE_CYCLE_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_IDE_CYCLE_D2_IN0,
      I1 => NlwBufferSignal_IDE_CYCLE_D2_IN1,
      O => IDE_CYCLE_D2_960
    );
  CQ_FSM_FFd9 : X_BUF
    port map (
      I => CQ_FSM_FFd9_Q,
      O => CQ_FSM_FFd9_843
    );
  CQ_FSM_FFd9_EXP : X_BUF
    port map (
      I => CQ_FSM_FFd9_EXP_tsimrenamed_net_Q_962,
      O => CQ_FSM_FFd9_EXP_370
    );
  CQ_FSM_FFd9_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd9_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd9_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd9_Q
    );
  CQ_FSM_FFd9_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd9_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd9_D_IN1,
      O => CQ_FSM_FFd9_D_963
    );
  CQ_FSM_FFd9_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd9_D1_965
    );
  CQ_FSM_FFd9_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd9_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd9_D2_IN1,
      O => CQ_FSM_FFd9_D2_966
    );
  CQ_FSM_FFd9_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd9_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd9_CLKF_IN1,
      O => CQ_FSM_FFd9_CLKF_964
    );
  CQ_FSM_FFd9_EXP_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN2,
      O => CQ_FSM_FFd9_EXP_PT_0_967
    );
  CQ_FSM_FFd9_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN3,
      O => CQ_FSM_FFd9_EXP_PT_1_968
    );
  CQ_FSM_FFd9_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd9_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN3,
      O => CQ_FSM_FFd9_EXP_PT_2_969
    );
  CQ_FSM_FFd9_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN2,
      O => CQ_FSM_FFd9_EXP_tsimrenamed_net_Q_962
    );
  CQ_FSM_FFd1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_Q,
      O => CQ_FSM_FFd1_923
    );
  CQ_FSM_FFd1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd1_Q
    );
  CQ_FSM_FFd1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd1_D_IN1,
      O => CQ_FSM_FFd1_D_971
    );
  CQ_FSM_FFd1_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd1_D1_973
    );
  CQ_FSM_FFd1_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd1_D2_IN1,
      O => CQ_FSM_FFd1_D2_974
    );
  CQ_FSM_FFd1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN1,
      O => CQ_FSM_FFd1_CLKF_972
    );
  CQ_FSM_FFd20 : X_BUF
    port map (
      I => CQ_FSM_FFd20_Q,
      O => CQ_FSM_FFd20_858
    );
  CQ_FSM_FFd20_REG : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd20_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd20_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd20_Q
    );
  CQ_FSM_FFd20_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd20_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd20_D_IN1,
      O => CQ_FSM_FFd20_D_976
    );
  CQ_FSM_FFd20_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd20_D1_978
    );
  CQ_FSM_FFd20_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd20_D2_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd20_D2_IN1,
      O => CQ_FSM_FFd20_D2_979
    );
  CQ_FSM_FFd20_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd20_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd20_CLKF_IN1,
      O => CQ_FSM_FFd20_CLKF_977
    );
  CQ_FSM_FFd3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_Q,
      O => CQ_FSM_FFd3_981
    );
  CQ_FSM_FFd3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd3_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd3_Q
    );
  CQ_FSM_FFd3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd3_D_IN1,
      O => CQ_FSM_FFd3_D_982
    );
  CQ_FSM_FFd3_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd3_D1_984
    );
  CQ_FSM_FFd3_D2 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D2_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd3_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd3_D2_IN2,
      O => CQ_FSM_FFd3_D2_985
    );
  CQ_FSM_FFd3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN1,
      O => CQ_FSM_FFd3_CLKF_983
    );
  CQ_FSM_FFd7 : X_BUF
    port map (
      I => CQ_FSM_FFd7_Q,
      O => CQ_FSM_FFd7_956
    );
  CQ_FSM_FFd7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd7_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd7_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd7_Q
    );
  CQ_FSM_FFd7_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd7_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd7_D_IN1,
      O => CQ_FSM_FFd7_D_987
    );
  CQ_FSM_FFd7_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd7_D1_989
    );
  CQ_FSM_FFd7_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd7_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd7_D2_IN1,
      O => CQ_FSM_FFd7_D2_990
    );
  CQ_FSM_FFd7_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd7_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd7_CLKF_IN1,
      O => CQ_FSM_FFd7_CLKF_988
    );
  nAS_PLL_C_N : X_BUF
    port map (
      I => nAS_PLL_C_N_Q,
      O => nAS_PLL_C_N_404
    );
  nAS_PLL_C_N_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_nAS_PLL_C_N_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_nAS_PLL_C_N_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => nAS_PLL_C_N_Q
    );
  nAS_PLL_C_N_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nAS_PLL_C_N_D_IN0,
      I1 => NlwBufferSignal_nAS_PLL_C_N_D_IN1,
      O => nAS_PLL_C_N_D_992
    );
  nAS_PLL_C_N_D1 : X_ZERO
    port map (
      O => nAS_PLL_C_N_D1_994
    );
  nAS_PLL_C_N_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_PLL_C_N_D2_IN0,
      I1 => NlwBufferSignal_nAS_PLL_C_N_D2_IN1,
      O => nAS_PLL_C_N_D2_995
    );
  nAS_PLL_C_N_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN0,
      I1 => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN1,
      O => nAS_PLL_C_N_CLKF_993
    );
  IDE_DSACK_D_2_Q : X_BUF
    port map (
      I => IDE_DSACK_D_2_Q_996,
      O => IDE_DSACK_D(2)
    );
  IDE_DSACK_D_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_DSACK_D_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_2_Q_996
    );
  IDE_DSACK_D_2_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_2_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_2_D_IN1,
      O => IDE_DSACK_D_2_D_997
    );
  IDE_DSACK_D_2_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_2_D1_998
    );
  IDE_DSACK_D_2_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_2_D2_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_2_D2_IN1,
      I2 => NlwInverterSignal_IDE_DSACK_D_2_D2_IN2,
      O => IDE_DSACK_D_2_D2_999
    );
  ARAM_LOW_0_Q : X_BUF
    port map (
      I => ARAM_LOW_0_Q_1001,
      O => ARAM_LOW(0)
    );
  ARAM_LOW_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_0_Q_1001
    );
  ARAM_LOW_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_0_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_0_D_IN1,
      O => ARAM_LOW_0_D_1002
    );
  ARAM_LOW_0_D1 : X_ZERO
    port map (
      O => ARAM_LOW_0_D1_1004
    );
  ARAM_LOW_0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_0_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_0_D2_IN1,
      O => ARAM_LOW_0_D2_1005
    );
  ARAM_LOW_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_0_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_0_CLKF_IN1,
      O => ARAM_LOW_0_CLKF_1003
    );
  ARAM_LOW_1_Q : X_BUF
    port map (
      I => ARAM_LOW_1_Q_1006,
      O => ARAM_LOW(1)
    );
  ARAM_LOW_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_1_Q_1006
    );
  ARAM_LOW_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_1_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_1_D_IN1,
      O => ARAM_LOW_1_D_1008
    );
  ARAM_LOW_1_D1 : X_ZERO
    port map (
      O => ARAM_LOW_1_D1_1010
    );
  ARAM_LOW_1_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_1_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_1_D2_IN1,
      O => ARAM_LOW_1_D2_1011
    );
  ARAM_LOW_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_1_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_1_CLKF_IN1,
      O => ARAM_LOW_1_CLKF_1009
    );
  ARAM_LOW_2_Q : X_BUF
    port map (
      I => ARAM_LOW_2_Q_1012,
      O => ARAM_LOW(2)
    );
  ARAM_LOW_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_2_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_2_Q_1012
    );
  ARAM_LOW_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_2_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_2_D_IN1,
      O => ARAM_LOW_2_D_1013
    );
  ARAM_LOW_2_D1 : X_ZERO
    port map (
      O => ARAM_LOW_2_D1_1015
    );
  ARAM_LOW_2_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_2_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_2_D2_IN1,
      O => ARAM_LOW_2_D2_1016
    );
  ARAM_LOW_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_2_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_2_CLKF_IN1,
      O => ARAM_LOW_2_CLKF_1014
    );
  ARAM_LOW_3_Q : X_BUF
    port map (
      I => ARAM_LOW_3_Q_1017,
      O => ARAM_LOW(3)
    );
  ARAM_LOW_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_3_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_3_Q_1017
    );
  ARAM_LOW_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_3_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_3_D_IN1,
      O => ARAM_LOW_3_D_1018
    );
  ARAM_LOW_3_D1 : X_ZERO
    port map (
      O => ARAM_LOW_3_D1_1020
    );
  ARAM_LOW_3_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_3_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_3_D2_IN1,
      O => ARAM_LOW_3_D2_1021
    );
  ARAM_LOW_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_3_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_3_CLKF_IN1,
      O => ARAM_LOW_3_CLKF_1019
    );
  ARAM_LOW_4_Q : X_BUF
    port map (
      I => ARAM_LOW_4_Q_1022,
      O => ARAM_LOW(4)
    );
  ARAM_LOW_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_4_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_4_Q_1022
    );
  ARAM_LOW_4_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_4_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_4_D_IN1,
      O => ARAM_LOW_4_D_1024
    );
  ARAM_LOW_4_D1 : X_ZERO
    port map (
      O => ARAM_LOW_4_D1_1026
    );
  ARAM_LOW_4_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_4_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_4_D2_IN1,
      O => ARAM_LOW_4_D2_1027
    );
  ARAM_LOW_4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_4_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_4_CLKF_IN1,
      O => ARAM_LOW_4_CLKF_1025
    );
  ARAM_LOW_5_Q : X_BUF
    port map (
      I => ARAM_LOW_5_Q_1028,
      O => ARAM_LOW(5)
    );
  ARAM_LOW_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_5_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_5_Q_1028
    );
  ARAM_LOW_5_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_5_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_5_D_IN1,
      O => ARAM_LOW_5_D_1030
    );
  ARAM_LOW_5_D1 : X_ZERO
    port map (
      O => ARAM_LOW_5_D1_1032
    );
  ARAM_LOW_5_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_5_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_5_D2_IN1,
      O => ARAM_LOW_5_D2_1033
    );
  ARAM_LOW_5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_5_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_5_CLKF_IN1,
      O => ARAM_LOW_5_CLKF_1031
    );
  ARAM_LOW_6_Q : X_BUF
    port map (
      I => ARAM_LOW_6_Q_1034,
      O => ARAM_LOW(6)
    );
  ARAM_LOW_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_6_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_6_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_6_Q_1034
    );
  ARAM_LOW_6_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_6_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_6_D_IN1,
      O => ARAM_LOW_6_D_1035
    );
  ARAM_LOW_6_D1 : X_ZERO
    port map (
      O => ARAM_LOW_6_D1_1037
    );
  ARAM_LOW_6_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_6_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_6_D2_IN1,
      O => ARAM_LOW_6_D2_1038
    );
  ARAM_LOW_6_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_6_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_6_CLKF_IN1,
      O => ARAM_LOW_6_CLKF_1036
    );
  ARAM_LOW_7_Q : X_BUF
    port map (
      I => ARAM_LOW_7_Q_1039,
      O => ARAM_LOW(7)
    );
  ARAM_LOW_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_7_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_7_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_7_Q_1039
    );
  ARAM_LOW_7_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_7_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_7_D_IN1,
      O => ARAM_LOW_7_D_1040
    );
  ARAM_LOW_7_D1 : X_ZERO
    port map (
      O => ARAM_LOW_7_D1_1042
    );
  ARAM_LOW_7_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_7_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_7_D2_IN1,
      O => ARAM_LOW_7_D2_1043
    );
  ARAM_LOW_7_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_7_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_7_CLKF_IN1,
      O => ARAM_LOW_7_CLKF_1041
    );
  ARAM_LOW_8_Q : X_BUF
    port map (
      I => ARAM_LOW_8_Q_1044,
      O => ARAM_LOW(8)
    );
  ARAM_LOW_8_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_8_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ARAM_LOW_8_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_8_Q_1044
    );
  ARAM_LOW_8_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_8_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_8_D_IN1,
      O => ARAM_LOW_8_D_1045
    );
  ARAM_LOW_8_D1 : X_ZERO
    port map (
      O => ARAM_LOW_8_D1_1047
    );
  ARAM_LOW_8_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_8_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_8_D2_IN1,
      O => ARAM_LOW_8_D2_1048
    );
  ARAM_LOW_8_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_8_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_8_CLKF_IN1,
      O => ARAM_LOW_8_CLKF_1046
    );
  CLK_D : X_BUF
    port map (
      I => CLK_D_Q,
      O => CLK_D_1050
    );
  CLK_D_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_D_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CLK_D_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_D_Q
    );
  CLK_D_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_D_D_IN0,
      I1 => NlwBufferSignal_CLK_D_D_IN1,
      O => CLK_D_D_1051
    );
  CLK_D_D1 : X_ZERO
    port map (
      O => CLK_D_D1_1053
    );
  CLK_D_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_D_D2_IN0,
      I1 => NlwBufferSignal_CLK_D_D2_IN1,
      O => CLK_D_D2_1054
    );
  CLK_D_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_D_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_D_CLKF_IN1,
      O => CLK_D_CLKF_1052
    );
  CLK_PE_0_Q : X_BUF
    port map (
      I => CLK_PE_0_Q_1055,
      O => CLK_PE(0)
    );
  CLK_PE_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CLK_PE_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_0_Q_1055
    );
  CLK_PE_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_0_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_0_D_IN1,
      O => CLK_PE_0_D_1057
    );
  CLK_PE_0_D1 : X_ZERO
    port map (
      O => CLK_PE_0_D1_1059
    );
  CLK_PE_0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_0_D2_IN0,
      I1 => NlwInverterSignal_CLK_PE_0_D2_IN1,
      O => CLK_PE_0_D2_1060
    );
  CLK_PE_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_0_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_0_CLKF_IN1,
      O => CLK_PE_0_CLKF_1058
    );
  CLK_PE_1_Q : X_BUF
    port map (
      I => CLK_PE_1_Q_1061,
      O => CLK_PE(1)
    );
  CLK_PE_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CLK_PE_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_1_Q_1061
    );
  CLK_PE_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_1_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_1_D_IN1,
      O => CLK_PE_1_D_1063
    );
  CLK_PE_1_D1 : X_ZERO
    port map (
      O => CLK_PE_1_D1_1065
    );
  CLK_PE_1_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_1_D2_IN0,
      I1 => NlwBufferSignal_CLK_PE_1_D2_IN1,
      O => CLK_PE_1_D2_1066
    );
  CLK_PE_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_1_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_1_CLKF_IN1,
      O => CLK_PE_1_CLKF_1064
    );
  CLK_PE_2_Q : X_BUF
    port map (
      I => CLK_PE_2_Q_1067,
      O => CLK_PE(2)
    );
  CLK_PE_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_2_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CLK_PE_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_2_Q_1067
    );
  CLK_PE_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_2_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_2_D_IN1,
      O => CLK_PE_2_D_1069
    );
  CLK_PE_2_D1 : X_ZERO
    port map (
      O => CLK_PE_2_D1_1071
    );
  CLK_PE_2_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_2_D2_IN0,
      I1 => NlwBufferSignal_CLK_PE_2_D2_IN1,
      O => CLK_PE_2_D2_1072
    );
  CLK_PE_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_2_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_2_CLKF_IN1,
      O => CLK_PE_2_CLKF_1070
    );
  CLK_PE_3_Q : X_BUF
    port map (
      I => CLK_PE_3_Q_1073,
      O => CLK_PE(3)
    );
  CLK_PE_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_3_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CLK_PE_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_3_Q_1073
    );
  CLK_PE_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_3_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_3_D_IN1,
      O => CLK_PE_3_D_1074
    );
  CLK_PE_3_D1 : X_ZERO
    port map (
      O => CLK_PE_3_D1_1076
    );
  CLK_PE_3_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_3_D2_IN0,
      I1 => NlwBufferSignal_CLK_PE_3_D2_IN1,
      O => CLK_PE_3_D2_1077
    );
  CLK_PE_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_3_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_3_CLKF_IN1,
      O => CLK_PE_3_CLKF_1075
    );
  CQ_FSM_FFd2 : X_BUF
    port map (
      I => CQ_FSM_FFd2_Q,
      O => CQ_FSM_FFd2_882
    );
  CQ_FSM_FFd2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CQ_FSM_FFd2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd2_Q
    );
  CQ_FSM_FFd2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_D_IN1,
      O => CQ_FSM_FFd2_D_1079
    );
  CQ_FSM_FFd2_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd2_D1_1081
    );
  CQ_FSM_FFd2_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_D2_IN1,
      O => CQ_FSM_FFd2_D2_1082
    );
  CQ_FSM_FFd2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN1,
      O => CQ_FSM_FFd2_CLKF_1080
    );
  IDE_DSACK_D_1_Q : X_BUF
    port map (
      I => IDE_DSACK_D_1_Q_1083,
      O => IDE_DSACK_D(1)
    );
  IDE_DSACK_D_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_DSACK_D_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_1_Q_1083
    );
  IDE_DSACK_D_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_1_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_1_D_IN1,
      O => IDE_DSACK_D_1_D_1084
    );
  IDE_DSACK_D_1_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_1_D1_1085
    );
  IDE_DSACK_D_1_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_1_D2_IN0,
      I1 => NlwInverterSignal_IDE_DSACK_D_1_D2_IN1,
      I2 => NlwBufferSignal_IDE_DSACK_D_1_D2_IN2,
      O => IDE_DSACK_D_1_D2_1086
    );
  IDE_DSACK_D_3_Q : X_BUF
    port map (
      I => IDE_DSACK_D_3_Q_1087,
      O => IDE_DSACK_D(3)
    );
  IDE_DSACK_D_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_DSACK_D_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_3_Q_1087
    );
  IDE_DSACK_D_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_3_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_3_D_IN1,
      O => IDE_DSACK_D_3_D_1089
    );
  IDE_DSACK_D_3_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_3_D1_1090
    );
  IDE_DSACK_D_3_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_3_D2_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_3_D2_IN1,
      I2 => NlwInverterSignal_IDE_DSACK_D_3_D2_IN2,
      O => IDE_DSACK_D_3_D2_1091
    );
  IDE_DSACK_D_4_Q : X_BUF
    port map (
      I => IDE_DSACK_D_4_Q_1092,
      O => IDE_DSACK_D(4)
    );
  IDE_DSACK_D_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_DSACK_D_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_4_Q_1092
    );
  IDE_DSACK_D_4_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_4_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_4_D_IN1,
      O => IDE_DSACK_D_4_D_1093
    );
  IDE_DSACK_D_4_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_4_D1_1094
    );
  IDE_DSACK_D_4_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_4_D2_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_4_D2_IN1,
      I2 => NlwInverterSignal_IDE_DSACK_D_4_D2_IN2,
      O => IDE_DSACK_D_4_D2_1095
    );
  BA_0 : X_BUF
    port map (
      I => BA_0_Q_1096,
      O => BA_0_150
    );
  BA_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_BA_0_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_BA_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => BA_0_Q_1096
    );
  BA_0_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_BA_0_D_IN0,
      I1 => NlwBufferSignal_BA_0_D_IN1,
      O => BA_0_D_1097
    );
  BA_0_D1 : X_ZERO
    port map (
      O => BA_0_D1_1099
    );
  BA_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_BA_0_D2_PT_0_IN0,
      I1 => NlwInverterSignal_BA_0_D2_PT_0_IN1,
      O => BA_0_D2_PT_0_1101
    );
  BA_0_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_BA_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_BA_0_D2_PT_1_IN1,
      I2 => NlwInverterSignal_BA_0_D2_PT_1_IN2,
      I3 => NlwBufferSignal_BA_0_D2_PT_1_IN3,
      O => BA_0_D2_PT_1_1102
    );
  BA_0_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_BA_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_BA_0_D2_PT_2_IN1,
      I2 => NlwBufferSignal_BA_0_D2_PT_2_IN2,
      I3 => NlwInverterSignal_BA_0_D2_PT_2_IN3,
      I4 => NlwInverterSignal_BA_0_D2_PT_2_IN4,
      O => BA_0_D2_PT_2_1103
    );
  BA_0_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_BA_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_BA_0_D2_PT_3_IN1,
      I2 => NlwBufferSignal_BA_0_D2_PT_3_IN2,
      I3 => NlwInverterSignal_BA_0_D2_PT_3_IN3,
      I4 => NlwInverterSignal_BA_0_D2_PT_3_IN4,
      O => BA_0_D2_PT_3_1104
    );
  BA_0_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_BA_0_D2_IN0,
      I1 => NlwBufferSignal_BA_0_D2_IN1,
      I2 => NlwBufferSignal_BA_0_D2_IN2,
      I3 => NlwBufferSignal_BA_0_D2_IN3,
      O => BA_0_D2_1100
    );
  BA_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_BA_0_CLKF_IN0,
      I1 => NlwBufferSignal_BA_0_CLKF_IN1,
      O => BA_0_CLKF_1098
    );
  BA_1 : X_BUF
    port map (
      I => BA_1_Q_1105,
      O => BA_1_152
    );
  BA_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_BA_1_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_BA_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => BA_1_Q_1105
    );
  BA_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_BA_1_D_IN0,
      I1 => NlwBufferSignal_BA_1_D_IN1,
      O => BA_1_D_1106
    );
  BA_1_D1 : X_ZERO
    port map (
      O => BA_1_D1_1108
    );
  BA_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_BA_1_D2_PT_0_IN0,
      I1 => NlwInverterSignal_BA_1_D2_PT_0_IN1,
      O => BA_1_D2_PT_0_1110
    );
  BA_1_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_BA_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_BA_1_D2_PT_1_IN1,
      I2 => NlwInverterSignal_BA_1_D2_PT_1_IN2,
      I3 => NlwBufferSignal_BA_1_D2_PT_1_IN3,
      O => BA_1_D2_PT_1_1111
    );
  BA_1_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_BA_1_D2_PT_2_IN0,
      I1 => NlwInverterSignal_BA_1_D2_PT_2_IN1,
      I2 => NlwBufferSignal_BA_1_D2_PT_2_IN2,
      I3 => NlwInverterSignal_BA_1_D2_PT_2_IN3,
      I4 => NlwInverterSignal_BA_1_D2_PT_2_IN4,
      O => BA_1_D2_PT_2_1112
    );
  BA_1_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_BA_1_D2_PT_3_IN0,
      I1 => NlwInverterSignal_BA_1_D2_PT_3_IN1,
      I2 => NlwBufferSignal_BA_1_D2_PT_3_IN2,
      I3 => NlwInverterSignal_BA_1_D2_PT_3_IN3,
      I4 => NlwInverterSignal_BA_1_D2_PT_3_IN4,
      O => BA_1_D2_PT_3_1113
    );
  BA_1_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_BA_1_D2_IN0,
      I1 => NlwBufferSignal_BA_1_D2_IN1,
      I2 => NlwBufferSignal_BA_1_D2_IN2,
      I3 => NlwBufferSignal_BA_1_D2_IN3,
      O => BA_1_D2_1109
    );
  BA_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_BA_1_CLKF_IN0,
      I1 => NlwBufferSignal_BA_1_CLKF_IN1,
      O => BA_1_CLKF_1107
    );
  CAS_OBUF : X_BUF
    port map (
      I => CAS_OBUF_Q,
      O => CAS_OBUF_154
    );
  CAS_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CAS_OBUF_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_CAS_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CAS_OBUF_Q
    );
  CAS_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_D_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D_IN1,
      O => CAS_OBUF_D_1115
    );
  CAS_OBUF_D1 : X_ZERO
    port map (
      O => CAS_OBUF_D1_1117
    );
  CAS_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN1,
      O => CAS_OBUF_D2_PT_0_1120
    );
  CAS_OBUF_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN1,
      O => CAS_OBUF_D2_PT_1_1122
    );
  CAS_OBUF_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN3,
      O => CAS_OBUF_D2_PT_2_1123
    );
  CAS_OBUF_D2_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN0,
      I1 => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN2,
      I3 => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN3,
      O => CAS_OBUF_D2_PT_3_1124
    );
  CAS_OBUF_D2_PT_4 : X_AND4
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D2_PT_4_IN0,
      I1 => NlwInverterSignal_CAS_OBUF_D2_PT_4_IN1,
      I2 => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN2,
      I3 => NlwInverterSignal_CAS_OBUF_D2_PT_4_IN3,
      O => CAS_OBUF_D2_PT_4_1125
    );
  CAS_OBUF_D2_PT_5 : X_AND4
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D2_PT_5_IN0,
      I1 => NlwInverterSignal_CAS_OBUF_D2_PT_5_IN1,
      I2 => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN2,
      I3 => NlwInverterSignal_CAS_OBUF_D2_PT_5_IN3,
      O => CAS_OBUF_D2_PT_5_1126
    );
  CAS_OBUF_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_D2_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D2_IN1,
      I2 => NlwBufferSignal_CAS_OBUF_D2_IN2,
      I3 => NlwBufferSignal_CAS_OBUF_D2_IN3,
      I4 => NlwBufferSignal_CAS_OBUF_D2_IN4,
      I5 => NlwBufferSignal_CAS_OBUF_D2_IN5,
      O => CAS_OBUF_D2_1118
    );
  CAS_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_CLKF_IN1,
      O => CAS_OBUF_CLKF_1116
    );
  MEM_WE_OBUF : X_BUF
    port map (
      I => MEM_WE_OBUF_Q,
      O => MEM_WE_OBUF_156
    );
  MEM_WE_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_MEM_WE_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => MEM_WE_OBUF_Q
    );
  MEM_WE_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_D_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_D_IN1,
      O => MEM_WE_OBUF_D_1128
    );
  MEM_WE_OBUF_D1 : X_ZERO
    port map (
      O => MEM_WE_OBUF_D1_1130
    );
  MEM_WE_OBUF_D2_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN0,
      I1 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN1,
      I2 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN2,
      I3 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN3,
      I4 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN4,
      O => MEM_WE_OBUF_D2_PT_0_1132
    );
  MEM_WE_OBUF_D2_PT_1 : X_AND6
    port map (
      I0 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN2,
      I3 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN3,
      I4 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN4,
      I5 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN5,
      O => MEM_WE_OBUF_D2_PT_1_1133
    );
  MEM_WE_OBUF_D2_PT_2 : X_AND7
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN0,
      I1 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN2,
      I3 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN3,
      I4 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN4,
      I5 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN5,
      I6 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN6,
      O => MEM_WE_OBUF_D2_PT_2_1134
    );
  MEM_WE_OBUF_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_D2_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_D2_IN1,
      I2 => NlwBufferSignal_MEM_WE_OBUF_D2_IN2,
      O => MEM_WE_OBUF_D2_1131
    );
  MEM_WE_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN1,
      O => MEM_WE_OBUF_CLKF_1129
    );
  RAS_OBUF : X_BUF
    port map (
      I => RAS_OBUF_Q,
      O => RAS_OBUF_158
    );
  RAS_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RAS_OBUF_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_RAS_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RAS_OBUF_Q
    );
  RAS_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_D_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D_IN1,
      O => RAS_OBUF_D_1136
    );
  RAS_OBUF_D1 : X_ZERO
    port map (
      O => RAS_OBUF_D1_1138
    );
  RAS_OBUF_D2_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN0,
      I1 => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN1,
      I2 => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN2,
      I3 => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN3,
      I4 => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN4,
      O => RAS_OBUF_D2_PT_0_1140
    );
  RAS_OBUF_D2_PT_1 : X_AND6
    port map (
      I0 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN2,
      I3 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN3,
      I4 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN4,
      I5 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN5,
      O => RAS_OBUF_D2_PT_1_1141
    );
  RAS_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_D2_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D2_IN1,
      O => RAS_OBUF_D2_1139
    );
  RAS_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_CLKF_IN1,
      O => RAS_OBUF_CLKF_1137
    );
  CLK_EN_OBUF : X_BUF
    port map (
      I => CLK_EN_OBUF_Q_1142,
      O => CLK_EN_OBUF_160
    );
  CLK_EN_OBUF_EXP : X_BUF
    port map (
      I => CLK_EN_OBUF_EXP_tsimrenamed_net_Q_1143,
      O => CLK_EN_OBUF_EXP_1121
    );
  CLK_EN_OBUF_Q : X_BUF
    port map (
      I => CLK_EN_OBUF_D_1144,
      O => CLK_EN_OBUF_Q_1142
    );
  CLK_EN_OBUF_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_CLK_EN_OBUF_D_IN0,
      I1 => NlwBufferSignal_CLK_EN_OBUF_D_IN1,
      O => CLK_EN_OBUF_D_1144
    );
  CLK_EN_OBUF_D1 : X_ZERO
    port map (
      O => CLK_EN_OBUF_D1_1145
    );
  CLK_EN_OBUF_D2_PT_0 : X_AND32
    port map (
      I0 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN0,
      I1 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN1,
      I2 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN2,
      I3 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN3,
      I4 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN4,
      I5 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN5,
      I6 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN6,
      I7 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN7,
      I8 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN8,
      I9 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN9,
      I10 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN10,
      I11 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN11,
      I12 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN12,
      I13 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN13,
      I14 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN14,
      I15 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN15,
      I16 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN16,
      I17 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN17,
      I18 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN18,
      I19 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN19,
      I20 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN20,
      I21 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN21,
      I22 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN22,
      I23 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN23,
      I24 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN24,
      I25 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN25,
      I26 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN26,
      I27 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN27,
      I28 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN28,
      I29 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN29,
      I30 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN30,
      I31 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN31,
      O => CLK_EN_OBUF_D2_PT_0_1147
    );
  CLK_EN_OBUF_D2_PT_1 : X_AND32
    port map (
      I0 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN2,
      I3 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN3,
      I4 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN4,
      I5 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN5,
      I6 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN6,
      I7 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN7,
      I8 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN8,
      I9 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN9,
      I10 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN10,
      I11 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN11,
      I12 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN12,
      I13 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN13,
      I14 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN14,
      I15 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN15,
      I16 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN16,
      I17 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN17,
      I18 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN18,
      I19 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN19,
      I20 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN20,
      I21 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN21,
      I22 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN22,
      I23 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN23,
      I24 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN24,
      I25 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN25,
      I26 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN26,
      I27 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN27,
      I28 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN28,
      I29 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN29,
      I30 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN30,
      I31 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN31,
      O => CLK_EN_OBUF_D2_PT_1_1148
    );
  CLK_EN_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_CLK_EN_OBUF_D2_IN0,
      I1 => NlwBufferSignal_CLK_EN_OBUF_D2_IN1,
      O => CLK_EN_OBUF_D2_1146
    );
  CLK_EN_OBUF_EXP_tsimrenamed_net_Q : X_AND6
    port map (
      I0 => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5,
      O => CLK_EN_OBUF_EXP_tsimrenamed_net_Q_1143
    );
  IDE_BUF_S : X_BUF
    port map (
      I => IDE_BUF_S_Q,
      O => IDE_BUF_S_162
    );
  IDE_BUF_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BUF_S_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_BUF_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_BUF_S_Q
    );
  IDE_BUF_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_BUF_S_D_IN0,
      I1 => NlwBufferSignal_IDE_BUF_S_D_IN1,
      O => IDE_BUF_S_D_1150
    );
  IDE_BUF_S_D1 : X_ZERO
    port map (
      O => IDE_BUF_S_D1_1151
    );
  IDE_BUF_S_D2 : X_AND3
    port map (
      I0 => NlwBufferSignal_IDE_BUF_S_D2_IN0,
      I1 => NlwInverterSignal_IDE_BUF_S_D2_IN1,
      I2 => NlwBufferSignal_IDE_BUF_S_D2_IN2,
      O => IDE_BUF_S_D2_1152
    );
  IDE_R_S : X_BUF
    port map (
      I => IDE_R_S_Q,
      O => IDE_R_S_164
    );
  IDE_R_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_R_S_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_R_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_R_S_Q
    );
  IDE_R_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_R_S_D_IN0,
      I1 => NlwBufferSignal_IDE_R_S_D_IN1,
      O => IDE_R_S_D_1154
    );
  IDE_R_S_D1 : X_ZERO
    port map (
      O => IDE_R_S_D1_1155
    );
  IDE_R_S_D2 : X_AND4
    port map (
      I0 => NlwBufferSignal_IDE_R_S_D2_IN0,
      I1 => NlwInverterSignal_IDE_R_S_D2_IN1,
      I2 => NlwBufferSignal_IDE_R_S_D2_IN2,
      I3 => NlwBufferSignal_IDE_R_S_D2_IN3,
      O => IDE_R_S_D2_1156
    );
  IDE_W_S : X_BUF
    port map (
      I => IDE_W_S_Q,
      O => IDE_W_S_166
    );
  IDE_W_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_W_S_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_IDE_W_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_W_S_Q
    );
  IDE_W_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_W_S_D_IN0,
      I1 => NlwBufferSignal_IDE_W_S_D_IN1,
      O => IDE_W_S_D_1158
    );
  IDE_W_S_D1 : X_ZERO
    port map (
      O => IDE_W_S_D1_1159
    );
  IDE_W_S_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_W_S_D2_IN0,
      I1 => NlwInverterSignal_IDE_W_S_D2_IN1,
      I2 => NlwBufferSignal_IDE_W_S_D2_IN2,
      O => IDE_W_S_D2_1160
    );
  OE_30_RAM_OBUF : X_BUF
    port map (
      I => OE_30_RAM_OBUF_Q,
      O => OE_30_RAM_OBUF_168
    );
  OE_30_RAM_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_OE_30_RAM_OBUF_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_OE_30_RAM_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => OE_30_RAM_OBUF_Q
    );
  OE_30_RAM_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_OE_30_RAM_OBUF_D_IN0,
      I1 => NlwBufferSignal_OE_30_RAM_OBUF_D_IN1,
      O => OE_30_RAM_OBUF_D_1162
    );
  OE_30_RAM_OBUF_D1 : X_ZERO
    port map (
      O => OE_30_RAM_OBUF_D1_1163
    );
  OE_30_RAM_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_0_IN1,
      O => OE_30_RAM_OBUF_D2_PT_0_1165
    );
  OE_30_RAM_OBUF_D2_PT_1 : X_AND3
    port map (
      I0 => NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN2,
      O => OE_30_RAM_OBUF_D2_PT_1_1166
    );
  OE_30_RAM_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_OE_30_RAM_OBUF_D2_IN0,
      I1 => NlwBufferSignal_OE_30_RAM_OBUF_D2_IN1,
      O => OE_30_RAM_OBUF_D2_1164
    );
  OE_RAM_30_OBUF : X_BUF
    port map (
      I => OE_RAM_30_OBUF_Q,
      O => OE_RAM_30_OBUF_170
    );
  OE_RAM_30_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_OE_RAM_30_OBUF_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_OE_RAM_30_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => OE_RAM_30_OBUF_Q
    );
  OE_RAM_30_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_OE_RAM_30_OBUF_D_IN0,
      I1 => NlwBufferSignal_OE_RAM_30_OBUF_D_IN1,
      O => OE_RAM_30_OBUF_D_1168
    );
  OE_RAM_30_OBUF_D1 : X_ZERO
    port map (
      O => OE_RAM_30_OBUF_D1_1169
    );
  OE_RAM_30_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_0_IN0,
      I1 => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_0_IN1,
      O => OE_RAM_30_OBUF_D2_PT_0_1171
    );
  OE_RAM_30_OBUF_D2_PT_1 : X_AND3
    port map (
      I0 => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN2,
      O => OE_RAM_30_OBUF_D2_PT_1_1172
    );
  OE_RAM_30_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_OE_RAM_30_OBUF_D2_IN0,
      I1 => NlwBufferSignal_OE_RAM_30_OBUF_D2_IN1,
      O => OE_RAM_30_OBUF_D2_1170
    );
  ROM_OE_S : X_BUF
    port map (
      I => ROM_OE_S_Q,
      O => ROM_OE_S_172
    );
  ROM_OE_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ROM_OE_S_REG_IN,
      CE => Vcc_270,
      CLK => NlwBufferSignal_ROM_OE_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ROM_OE_S_Q
    );
  ROM_OE_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ROM_OE_S_D_IN0,
      I1 => NlwBufferSignal_ROM_OE_S_D_IN1,
      O => ROM_OE_S_D_1174
    );
  ROM_OE_S_D1 : X_ZERO
    port map (
      O => ROM_OE_S_D1_1175
    );
  ROM_OE_S_D2 : X_AND4
    port map (
      I0 => NlwBufferSignal_ROM_OE_S_D2_IN0,
      I1 => NlwInverterSignal_ROM_OE_S_D2_IN1,
      I2 => NlwBufferSignal_ROM_OE_S_D2_IN2,
      I3 => NlwInverterSignal_ROM_OE_S_D2_IN3,
      O => ROM_OE_S_D2_1176
    );
  S_0_OBUF_Q : X_BUF
    port map (
      I => S_0_OBUF_Q_1177,
      O => S_0_OBUF_Q_174
    );
  S_0_OBUF_EXP : X_BUF
    port map (
      I => S_0_OBUF_EXP_tsimrenamed_net_Q_1178,
      O => S_0_OBUF_EXP_400
    );
  S_0_OBUF_OE : X_BUF
    port map (
      I => S_0_OBUF_BUFOE_OUT_1179,
      O => S_0_OBUF_OE_175
    );
  S_0_OBUF_BUFOE_OUT : X_INV
    port map (
      I => S_0_OBUF_TRST_1180,
      O => S_0_OBUF_BUFOE_OUT_1179
    );
  S_0_OBUF_Q_1198 : X_BUF
    port map (
      I => S_0_OBUF_D_1181,
      O => S_0_OBUF_Q_1177
    );
  S_0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_S_0_OBUF_D_IN0,
      I1 => NlwBufferSignal_S_0_OBUF_D_IN1,
      O => S_0_OBUF_D_1181
    );
  S_0_OBUF_D1 : X_ZERO
    port map (
      O => S_0_OBUF_D1_1182
    );
  S_0_OBUF_D2 : X_ONE
    port map (
      O => S_0_OBUF_D2_1183
    );
  S_0_OBUF_TRST : X_AND4
    port map (
      I0 => NlwInverterSignal_S_0_OBUF_TRST_IN0,
      I1 => NlwInverterSignal_S_0_OBUF_TRST_IN1,
      I2 => NlwInverterSignal_S_0_OBUF_TRST_IN2,
      I3 => NlwBufferSignal_S_0_OBUF_TRST_IN3,
      O => S_0_OBUF_TRST_1180
    );
  S_0_OBUF_EXP_tsimrenamed_net_Q : X_AND2
    port map (
      I0 => NlwInverterSignal_S_0_OBUF_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_S_0_OBUF_EXP_tsimrenamed_net_IN1,
      O => S_0_OBUF_EXP_tsimrenamed_net_Q_1178
    );
  ADR_IDE_HIT_0_not0000_Q : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_Q_1184,
      O => ADR_IDE_HIT_0_not0000_Q_177
    );
  ADR_IDE_HIT_0_not0000_Q_1205 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_D_1185,
      O => ADR_IDE_HIT_0_not0000_Q_1184
    );
  ADR_IDE_HIT_0_not0000_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN1,
      O => ADR_IDE_HIT_0_not0000_D_1185
    );
  ADR_IDE_HIT_0_not0000_D1 : X_ZERO
    port map (
      O => ADR_IDE_HIT_0_not0000_D1_1186
    );
  ADR_IDE_HIT_0_not0000_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN0,
      I1 => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN1,
      O => ADR_IDE_HIT_0_not0000_D2_1187
    );
  IDE_A_0_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_Q_1188,
      O => IDE_A_0_OBUF_BUF0_179
    );
  IDE_A_0_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_D_1189,
      O => IDE_A_0_OBUF_BUF0_Q_1188
    );
  IDE_A_0_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN1,
      O => IDE_A_0_OBUF_BUF0_D_1189
    );
  IDE_A_0_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_A_0_OBUF_BUF0_D1_1190
    );
  IDE_A_0_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN1,
      O => IDE_A_0_OBUF_BUF0_D2_1191
    );
  IDE_A_1_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_Q_1192,
      O => IDE_A_1_OBUF_BUF0_181
    );
  IDE_A_1_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_D_1193,
      O => IDE_A_1_OBUF_BUF0_Q_1192
    );
  IDE_A_1_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN1,
      O => IDE_A_1_OBUF_BUF0_D_1193
    );
  IDE_A_1_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_A_1_OBUF_BUF0_D1_1194
    );
  IDE_A_1_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN1,
      O => IDE_A_1_OBUF_BUF0_D2_1195
    );
  IDE_A_2_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_Q_1196,
      O => IDE_A_2_OBUF_BUF0_183
    );
  IDE_A_2_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_D_1197,
      O => IDE_A_2_OBUF_BUF0_Q_1196
    );
  IDE_A_2_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN1,
      O => IDE_A_2_OBUF_BUF0_D_1197
    );
  IDE_A_2_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_A_2_OBUF_BUF0_D1_1198
    );
  IDE_A_2_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN1,
      O => IDE_A_2_OBUF_BUF0_D2_1199
    );
  IDE_CS_0_OBUF : X_BUF
    port map (
      I => IDE_CS_0_OBUF_Q_1200,
      O => IDE_CS_0_OBUF_185
    );
  IDE_CS_0_OBUF_Q : X_BUF
    port map (
      I => IDE_CS_0_OBUF_D_1201,
      O => IDE_CS_0_OBUF_Q_1200
    );
  IDE_CS_0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_CS_0_OBUF_D_IN0,
      I1 => NlwBufferSignal_IDE_CS_0_OBUF_D_IN1,
      O => IDE_CS_0_OBUF_D_1201
    );
  IDE_CS_0_OBUF_D1 : X_ZERO
    port map (
      O => IDE_CS_0_OBUF_D1_1202
    );
  IDE_CS_0_OBUF_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN0,
      I1 => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN1,
      O => IDE_CS_0_OBUF_D2_1203
    );
  IDE_CS_1_OBUF : X_BUF
    port map (
      I => IDE_CS_1_OBUF_Q_1204,
      O => IDE_CS_1_OBUF_187
    );
  IDE_CS_1_OBUF_Q : X_BUF
    port map (
      I => IDE_CS_1_OBUF_D_1205,
      O => IDE_CS_1_OBUF_Q_1204
    );
  IDE_CS_1_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_CS_1_OBUF_D_IN0,
      I1 => NlwBufferSignal_IDE_CS_1_OBUF_D_IN1,
      O => IDE_CS_1_OBUF_D_1205
    );
  IDE_CS_1_OBUF_D1 : X_ZERO
    port map (
      O => IDE_CS_1_OBUF_D1_1206
    );
  IDE_CS_1_OBUF_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN0,
      I1 => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN1,
      O => IDE_CS_1_OBUF_D2_1207
    );
  IDE_RESET_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_Q_1208,
      O => IDE_RESET_OBUF_BUF0_189
    );
  IDE_RESET_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_D_1209,
      O => IDE_RESET_OBUF_BUF0_Q_1208
    );
  IDE_RESET_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN1,
      O => IDE_RESET_OBUF_BUF0_D_1209
    );
  IDE_RESET_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_RESET_OBUF_BUF0_D1_1210
    );
  IDE_RESET_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN1,
      O => IDE_RESET_OBUF_BUF0_D2_1211
    );
  nRAM_SEL_OBUF : X_BUF
    port map (
      I => nRAM_SEL_OBUF_Q_1212,
      O => nRAM_SEL_OBUF_191
    );
  nRAM_SEL_OBUF_Q : X_BUF
    port map (
      I => nRAM_SEL_OBUF_D_1213,
      O => nRAM_SEL_OBUF_Q_1212
    );
  nRAM_SEL_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nRAM_SEL_OBUF_D_IN0,
      I1 => NlwBufferSignal_nRAM_SEL_OBUF_D_IN1,
      O => nRAM_SEL_OBUF_D_1213
    );
  nRAM_SEL_OBUF_D1 : X_ZERO
    port map (
      O => nRAM_SEL_OBUF_D1_1214
    );
  nRAM_SEL_OBUF_D2 : X_AND4
    port map (
      I0 => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN0,
      I1 => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN1,
      I2 => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN2,
      I3 => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN3,
      O => nRAM_SEL_OBUF_D2_1215
    );
  ROM_B_0_OBUF_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_Q_1216,
      O => ROM_B_0_OBUF_Q_193
    );
  ROM_B_0_OBUF_Q_1245 : X_BUF
    port map (
      I => ROM_B_0_OBUF_D_1217,
      O => ROM_B_0_OBUF_Q_1216
    );
  ROM_B_0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_D_IN1,
      O => ROM_B_0_OBUF_D_1217
    );
  ROM_B_0_OBUF_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_D1_1218
    );
  ROM_B_0_OBUF_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_D2_1219
    );
  ROM_B_0_OBUF_BUF0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_Q_1220,
      O => ROM_B_0_OBUF_BUF0_195
    );
  ROM_B_0_OBUF_BUF0_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_D_1221,
      O => ROM_B_0_OBUF_BUF0_Q_1220
    );
  ROM_B_0_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN1,
      O => ROM_B_0_OBUF_BUF0_D_1221
    );
  ROM_B_0_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF0_D1_1222
    );
  ROM_B_0_OBUF_BUF0_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF0_D2_1223
    );
  ROM_B_0_OBUF_BUF1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_Q_1224,
      O => ROM_B_0_OBUF_BUF1_197
    );
  ROM_B_0_OBUF_BUF1_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_D_1225,
      O => ROM_B_0_OBUF_BUF1_Q_1224
    );
  ROM_B_0_OBUF_BUF1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN1,
      O => ROM_B_0_OBUF_BUF1_D_1225
    );
  ROM_B_0_OBUF_BUF1_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF1_D1_1226
    );
  ROM_B_0_OBUF_BUF1_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF1_D2_1227
    );
  ROM_B_0_OBUF_BUF2 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_Q_1228,
      O => ROM_B_0_OBUF_BUF2_199
    );
  ROM_B_0_OBUF_BUF2_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_D_1229,
      O => ROM_B_0_OBUF_BUF2_Q_1228
    );
  ROM_B_0_OBUF_BUF2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN1,
      O => ROM_B_0_OBUF_BUF2_D_1229
    );
  ROM_B_0_OBUF_BUF2_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF2_D1_1230
    );
  ROM_B_0_OBUF_BUF2_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF2_D2_1231
    );
  ROM_B_0_OBUF_BUF3 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF3_Q_1232,
      O => ROM_B_0_OBUF_BUF3_201
    );
  ROM_B_0_OBUF_BUF3_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF3_D_1233,
      O => ROM_B_0_OBUF_BUF3_Q_1232
    );
  ROM_B_0_OBUF_BUF3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_BUF3_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_BUF3_D_IN1,
      O => ROM_B_0_OBUF_BUF3_D_1233
    );
  ROM_B_0_OBUF_BUF3_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF3_D1_1234
    );
  ROM_B_0_OBUF_BUF3_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF3_D2_1235
    );
  S_0_OBUF_BUF0 : X_BUF
    port map (
      I => S_0_OBUF_BUF0_Q_1236,
      O => S_0_OBUF_BUF0_203
    );
  S_0_OBUF_BUF0_Q : X_BUF
    port map (
      I => S_0_OBUF_BUF0_D_1237,
      O => S_0_OBUF_BUF0_Q_1236
    );
  S_0_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_S_0_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_S_0_OBUF_BUF0_D_IN1,
      O => S_0_OBUF_BUF0_D_1237
    );
  S_0_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => S_0_OBUF_BUF0_D1_1238
    );
  S_0_OBUF_BUF0_D2 : X_ONE
    port map (
      O => S_0_OBUF_BUF0_D2_1239
    );
  S_0_OBUF_BUF1 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_Q_1240,
      O => S_0_OBUF_BUF1_205
    );
  S_0_OBUF_BUF1_Q : X_BUF
    port map (
      I => S_0_OBUF_BUF1_D_1241,
      O => S_0_OBUF_BUF1_Q_1240
    );
  S_0_OBUF_BUF1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_S_0_OBUF_BUF1_D_IN0,
      I1 => NlwBufferSignal_S_0_OBUF_BUF1_D_IN1,
      O => S_0_OBUF_BUF1_D_1241
    );
  S_0_OBUF_BUF1_D1 : X_ZERO
    port map (
      O => S_0_OBUF_BUF1_D1_1242
    );
  S_0_OBUF_BUF1_D2 : X_ONE
    port map (
      O => S_0_OBUF_BUF1_D2_1243
    );
  Q_OpTx_INV_99_INT_UIM : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_Q_1244,
      O => Q_OpTx_INV_99_INT_UIM_903
    );
  Q_OpTx_INV_99_INT_Q : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D_1245,
      O => Q_OpTx_INV_99_INT_Q_1244
    );
  Q_OpTx_INV_99_INT_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_OpTx_INV_99_INT_D_IN0,
      I1 => NlwBufferSignal_OpTx_INV_99_INT_D_IN1,
      O => Q_OpTx_INV_99_INT_D_1245
    );
  Q_OpTx_INV_99_INT_D1 : X_ZERO
    port map (
      O => Q_OpTx_INV_99_INT_D1_1246
    );
  Q_OpTx_INV_99_INT_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_0_IN0,
      I1 => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_0_IN1,
      O => Q_OpTx_INV_99_INT_D2_PT_0_1248
    );
  Q_OpTx_INV_99_INT_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_1_IN0,
      I1 => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_1_IN1,
      O => Q_OpTx_INV_99_INT_D2_PT_1_1250
    );
  Q_OpTx_INV_99_INT_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_2_IN0,
      I1 => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_2_IN1,
      O => Q_OpTx_INV_99_INT_D2_PT_2_1251
    );
  Q_OpTx_INV_99_INT_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_3_IN0,
      I1 => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_3_IN1,
      O => Q_OpTx_INV_99_INT_D2_PT_3_1252
    );
  Q_OpTx_INV_99_INT_D2_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_4_IN0,
      I1 => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_4_IN1,
      O => Q_OpTx_INV_99_INT_D2_PT_4_1253
    );
  Q_OpTx_INV_99_INT_D2_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_5_IN0,
      I1 => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_5_IN1,
      O => Q_OpTx_INV_99_INT_D2_PT_5_1254
    );
  Q_OpTx_INV_99_INT_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_OpTx_INV_99_INT_D2_IN0,
      I1 => NlwBufferSignal_OpTx_INV_99_INT_D2_IN1,
      I2 => NlwBufferSignal_OpTx_INV_99_INT_D2_IN2,
      I3 => NlwBufferSignal_OpTx_INV_99_INT_D2_IN3,
      I4 => NlwBufferSignal_OpTx_INV_99_INT_D2_IN4,
      I5 => NlwBufferSignal_OpTx_INV_99_INT_D2_IN5,
      O => Q_OpTx_INV_99_INT_D2_1247
    );
  EXP22_EXP : X_BUF
    port map (
      I => EXP22_EXP_tsimrenamed_net_Q_1255,
      O => EXP22_EXP_1256
    );
  EXP22_EXP_tsimrenamed_net_Q : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP22_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN1,
      O => EXP22_EXP_tsimrenamed_net_Q_1255
    );
  EXP23_EXP : X_BUF
    port map (
      I => EXP23_EXP_tsimrenamed_net_Q_1257,
      O => EXP23_EXP_1258
    );
  EXP23_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_PT_0_IN1,
      O => EXP23_EXP_PT_0_1259
    );
  EXP23_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP23_EXP_PT_1_IN1,
      O => EXP23_EXP_PT_1_1260
    );
  EXP23_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP23_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_PT_2_IN1,
      O => EXP23_EXP_PT_2_1261
    );
  EXP23_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP23_EXP_PT_3_IN1,
      O => EXP23_EXP_PT_3_1262
    );
  EXP23_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP23_EXP_PT_4_IN1,
      O => EXP23_EXP_PT_4_1263
    );
  EXP23_EXP_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP23_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_PT_5_IN1,
      O => EXP23_EXP_PT_5_1264
    );
  EXP23_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN5,
      O => EXP23_EXP_tsimrenamed_net_Q_1257
    );
  EXP24_EXP : X_BUF
    port map (
      I => EXP24_EXP_tsimrenamed_net_Q_1265,
      O => EXP24_EXP_913
    );
  EXP24_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_0_IN1,
      O => EXP24_EXP_PT_0_1266
    );
  EXP24_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_1_IN1,
      O => EXP24_EXP_PT_1_1267
    );
  EXP24_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_2_IN1,
      O => EXP24_EXP_PT_2_1268
    );
  EXP24_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_3_IN1,
      O => EXP24_EXP_PT_3_1269
    );
  EXP24_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_4_IN1,
      O => EXP24_EXP_PT_4_1270
    );
  EXP24_EXP_PT_5 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_5_IN1,
      O => EXP24_EXP_PT_5_1271
    );
  EXP24_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN5,
      O => EXP24_EXP_tsimrenamed_net_Q_1265
    );
  EXP25_EXP : X_BUF
    port map (
      I => EXP25_EXP_tsimrenamed_net_Q_1272,
      O => EXP25_EXP_915
    );
  EXP25_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_0_IN1,
      O => EXP25_EXP_PT_0_1274
    );
  EXP25_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP25_EXP_PT_1_IN1,
      O => EXP25_EXP_PT_1_1275
    );
  EXP25_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP25_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_2_IN1,
      O => EXP25_EXP_PT_2_1276
    );
  EXP25_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP25_EXP_PT_3_IN1,
      O => EXP25_EXP_PT_3_1277
    );
  EXP25_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP25_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_4_IN1,
      O => EXP25_EXP_PT_4_1278
    );
  EXP25_EXP_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP25_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_5_IN1,
      O => EXP25_EXP_PT_5_1279
    );
  EXP25_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN5,
      O => EXP25_EXP_tsimrenamed_net_Q_1272
    );
  EXP26_EXP : X_BUF
    port map (
      I => EXP26_EXP_tsimrenamed_net_Q_1280,
      O => EXP26_EXP_1273
    );
  EXP26_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP26_EXP_PT_0_IN1,
      O => EXP26_EXP_PT_0_1281
    );
  EXP26_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP26_EXP_PT_1_IN1,
      O => EXP26_EXP_PT_1_1282
    );
  EXP26_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP26_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP26_EXP_PT_2_IN1,
      O => EXP26_EXP_PT_2_1283
    );
  EXP26_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP26_EXP_PT_3_IN1,
      O => EXP26_EXP_PT_3_1284
    );
  EXP26_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP26_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP26_EXP_PT_4_IN1,
      O => EXP26_EXP_PT_4_1285
    );
  EXP26_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN4,
      O => EXP26_EXP_tsimrenamed_net_Q_1280
    );
  EXP27_EXP : X_BUF
    port map (
      I => EXP27_EXP_tsimrenamed_net_Q_1286,
      O => EXP27_EXP_470
    );
  EXP27_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP27_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP27_EXP_PT_0_IN1,
      O => EXP27_EXP_PT_0_1287
    );
  EXP27_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP27_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_PT_1_IN3,
      O => EXP27_EXP_PT_1_1288
    );
  EXP27_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP27_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_PT_2_IN3,
      O => EXP27_EXP_PT_2_1289
    );
  EXP27_EXP_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP27_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP27_EXP_PT_3_IN3,
      O => EXP27_EXP_PT_3_1290
    );
  EXP27_EXP_PT_4 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP27_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP27_EXP_PT_4_IN3,
      O => EXP27_EXP_PT_4_1291
    );
  EXP27_EXP_PT_5 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_5_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_5_IN1,
      I2 => NlwBufferSignal_EXP27_EXP_PT_5_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_PT_5_IN3,
      I4 => NlwBufferSignal_EXP27_EXP_PT_5_IN4,
      I5 => NlwBufferSignal_EXP27_EXP_PT_5_IN5,
      I6 => NlwBufferSignal_EXP27_EXP_PT_5_IN6,
      O => EXP27_EXP_PT_5_1292
    );
  EXP27_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN5,
      O => EXP27_EXP_tsimrenamed_net_Q_1286
    );
  EXP28_EXP : X_BUF
    port map (
      I => EXP28_EXP_tsimrenamed_net_Q_1293,
      O => EXP28_EXP_398
    );
  EXP28_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP28_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_PT_0_IN1,
      O => EXP28_EXP_PT_0_1294
    );
  EXP28_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP28_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP28_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP28_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP28_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP28_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_EXP28_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_EXP28_EXP_PT_1_IN6,
      O => EXP28_EXP_PT_1_1295
    );
  EXP28_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN1,
      O => EXP28_EXP_tsimrenamed_net_Q_1293
    );
  EXP29_EXP : X_BUF
    port map (
      I => EXP29_EXP_tsimrenamed_net_Q_1296,
      O => EXP29_EXP_586
    );
  EXP29_EXP_tsimrenamed_net_Q : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN7,
      I8 => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN8,
      I9 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN9,
      I10 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN10,
      I11 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN11,
      I12 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN12,
      I13 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN13,
      I14 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN14,
      I15 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN15,
      O => EXP29_EXP_tsimrenamed_net_Q_1296
    );
  EXP30_EXP : X_BUF
    port map (
      I => EXP30_EXP_tsimrenamed_net_Q_1297,
      O => EXP30_EXP_1249
    );
  EXP30_EXP_tsimrenamed_net_Q : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN5,
      O => EXP30_EXP_tsimrenamed_net_Q_1297
    );
  EXP31_EXP : X_BUF
    port map (
      I => EXP31_EXP_tsimrenamed_net_Q_1298,
      O => EXP31_EXP_569
    );
  EXP31_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP31_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_PT_0_IN1,
      O => EXP31_EXP_PT_0_1299
    );
  EXP31_EXP_PT_1 : X_AND3
    port map (
      I0 => NlwInverterSignal_EXP31_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP31_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP31_EXP_PT_1_IN2,
      O => EXP31_EXP_PT_1_1300
    );
  EXP31_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP31_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP31_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP31_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_EXP31_EXP_PT_2_IN5,
      I6 => NlwInverterSignal_EXP31_EXP_PT_2_IN6,
      O => EXP31_EXP_PT_2_1301
    );
  EXP31_EXP_PT_3 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP31_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP31_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP31_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP31_EXP_PT_3_IN5,
      I6 => NlwBufferSignal_EXP31_EXP_PT_3_IN6,
      I7 => NlwBufferSignal_EXP31_EXP_PT_3_IN7,
      O => EXP31_EXP_PT_3_1302
    );
  EXP31_EXP_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP31_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP31_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_PT_4_IN3,
      I4 => NlwInverterSignal_EXP31_EXP_PT_4_IN4,
      I5 => NlwBufferSignal_EXP31_EXP_PT_4_IN5,
      I6 => NlwInverterSignal_EXP31_EXP_PT_4_IN6,
      I7 => NlwBufferSignal_EXP31_EXP_PT_4_IN7,
      O => EXP31_EXP_PT_4_1303
    );
  EXP31_EXP_PT_5 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP31_EXP_PT_5_IN0,
      I1 => NlwInverterSignal_EXP31_EXP_PT_5_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_5_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_PT_5_IN3,
      I4 => NlwInverterSignal_EXP31_EXP_PT_5_IN4,
      I5 => NlwBufferSignal_EXP31_EXP_PT_5_IN5,
      I6 => NlwBufferSignal_EXP31_EXP_PT_5_IN6,
      I7 => NlwBufferSignal_EXP31_EXP_PT_5_IN7,
      O => EXP31_EXP_PT_5_1304
    );
  EXP31_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN5,
      O => EXP31_EXP_tsimrenamed_net_Q_1298
    );
  EXP32_EXP : X_BUF
    port map (
      I => EXP32_EXP_tsimrenamed_net_Q_1305,
      O => EXP32_EXP_1119
    );
  EXP32_EXP_tsimrenamed_net_Q : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN5,
      O => EXP32_EXP_tsimrenamed_net_Q_1305
    );
  EXP33_EXP : X_BUF
    port map (
      I => EXP33_EXP_tsimrenamed_net_Q_1306,
      O => EXP33_EXP_812
    );
  EXP33_EXP_PT_0 : X_AND3
    port map (
      I0 => NlwInverterSignal_EXP33_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP33_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP33_EXP_PT_0_IN2,
      O => EXP33_EXP_PT_0_1307
    );
  EXP33_EXP_PT_1 : X_AND3
    port map (
      I0 => NlwInverterSignal_EXP33_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP33_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP33_EXP_PT_1_IN2,
      O => EXP33_EXP_PT_1_1308
    );
  EXP33_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN1,
      O => EXP33_EXP_tsimrenamed_net_Q_1306
    );
  EXP34_EXP : X_BUF
    port map (
      I => EXP34_EXP_tsimrenamed_net_Q_1309,
      O => EXP34_EXP_814
    );
  EXP34_EXP_tsimrenamed_net_Q : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN4,
      O => EXP34_EXP_tsimrenamed_net_Q_1309
    );
  EXP35_EXP : X_BUF
    port map (
      I => EXP35_EXP_tsimrenamed_net_Q_1310,
      O => EXP35_EXP_797
    );
  EXP35_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN7,
      O => EXP35_EXP_tsimrenamed_net_Q_1310
    );
  EXP36_EXP : X_BUF
    port map (
      I => EXP36_EXP_tsimrenamed_net_Q_1311,
      O => EXP36_EXP_665
    );
  EXP36_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP36_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP36_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP36_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP36_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP36_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_EXP36_EXP_PT_0_IN5,
      O => EXP36_EXP_PT_0_1312
    );
  EXP36_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP36_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP36_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP36_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP36_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP36_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP36_EXP_PT_1_IN5,
      O => EXP36_EXP_PT_1_1313
    );
  EXP36_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP36_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP36_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP36_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP36_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP36_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP36_EXP_PT_2_IN5,
      O => EXP36_EXP_PT_2_1314
    );
  EXP36_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN2,
      O => EXP36_EXP_tsimrenamed_net_Q_1311
    );
  EXP37_EXP : X_BUF
    port map (
      I => EXP37_EXP_tsimrenamed_net_Q_1315,
      O => EXP37_EXP_784
    );
  EXP37_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN7,
      O => EXP37_EXP_tsimrenamed_net_Q_1315
    );
  EXP38_EXP : X_BUF
    port map (
      I => EXP38_EXP_tsimrenamed_net_Q_1316,
      O => EXP38_EXP_677
    );
  EXP38_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN6,
      I7 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN7,
      O => EXP38_EXP_tsimrenamed_net_Q_1316
    );
  EXP39_EXP : X_BUF
    port map (
      I => EXP39_EXP_tsimrenamed_net_Q_1317,
      O => EXP39_EXP_771
    );
  EXP39_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN7,
      O => EXP39_EXP_tsimrenamed_net_Q_1317
    );
  EXP40_EXP : X_BUF
    port map (
      I => EXP40_EXP_tsimrenamed_net_Q_1318,
      O => EXP40_EXP_690
    );
  EXP40_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP40_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP40_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP40_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP40_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP40_EXP_PT_0_IN4,
      O => EXP40_EXP_PT_0_1319
    );
  EXP40_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP40_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP40_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP40_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP40_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP40_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP40_EXP_PT_1_IN5,
      O => EXP40_EXP_PT_1_1320
    );
  EXP40_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP40_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP40_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP40_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP40_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP40_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP40_EXP_PT_2_IN5,
      O => EXP40_EXP_PT_2_1321
    );
  EXP40_EXP_PT_3 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP40_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP40_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP40_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP40_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP40_EXP_PT_3_IN4,
      I5 => NlwInverterSignal_EXP40_EXP_PT_3_IN5,
      I6 => NlwInverterSignal_EXP40_EXP_PT_3_IN6,
      I7 => NlwBufferSignal_EXP40_EXP_PT_3_IN7,
      O => EXP40_EXP_PT_3_1322
    );
  EXP40_EXP_tsimrenamed_net_Q : X_OR4
    port map (
      I0 => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN3,
      O => EXP40_EXP_tsimrenamed_net_Q_1318
    );
  EXP41_EXP : X_BUF
    port map (
      I => EXP41_EXP_tsimrenamed_net_Q_1323,
      O => EXP41_EXP_760
    );
  EXP41_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP41_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP41_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP41_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP41_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP41_EXP_PT_0_IN4,
      O => EXP41_EXP_PT_0_1324
    );
  EXP41_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP41_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP41_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP41_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP41_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP41_EXP_PT_1_IN4,
      O => EXP41_EXP_PT_1_1325
    );
  EXP41_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP41_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP41_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP41_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP41_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP41_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP41_EXP_PT_2_IN5,
      O => EXP41_EXP_PT_2_1326
    );
  EXP41_EXP_PT_3 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP41_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP41_EXP_PT_3_IN1,
      I2 => NlwInverterSignal_EXP41_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP41_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP41_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP41_EXP_PT_3_IN5,
      O => EXP41_EXP_PT_3_1327
    );
  EXP41_EXP_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP41_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP41_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP41_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP41_EXP_PT_4_IN3,
      I4 => NlwInverterSignal_EXP41_EXP_PT_4_IN4,
      I5 => NlwInverterSignal_EXP41_EXP_PT_4_IN5,
      I6 => NlwInverterSignal_EXP41_EXP_PT_4_IN6,
      I7 => NlwBufferSignal_EXP41_EXP_PT_4_IN7,
      O => EXP41_EXP_PT_4_1328
    );
  EXP41_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN4,
      O => EXP41_EXP_tsimrenamed_net_Q_1323
    );
  EXP42_EXP : X_BUF
    port map (
      I => EXP42_EXP_tsimrenamed_net_Q_1329,
      O => EXP42_EXP_747
    );
  EXP42_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP42_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP42_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP42_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP42_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP42_EXP_PT_0_IN4,
      O => EXP42_EXP_PT_0_1330
    );
  EXP42_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP42_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP42_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP42_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP42_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP42_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP42_EXP_PT_1_IN5,
      O => EXP42_EXP_PT_1_1331
    );
  EXP42_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP42_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP42_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP42_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP42_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP42_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP42_EXP_PT_2_IN5,
      O => EXP42_EXP_PT_2_1332
    );
  EXP42_EXP_PT_3 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP42_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP42_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP42_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP42_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP42_EXP_PT_3_IN4,
      I5 => NlwInverterSignal_EXP42_EXP_PT_3_IN5,
      I6 => NlwInverterSignal_EXP42_EXP_PT_3_IN6,
      I7 => NlwBufferSignal_EXP42_EXP_PT_3_IN7,
      O => EXP42_EXP_PT_3_1333
    );
  EXP42_EXP_tsimrenamed_net_Q : X_OR4
    port map (
      I0 => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN3,
      O => EXP42_EXP_tsimrenamed_net_Q_1329
    );
  EXP43_EXP : X_BUF
    port map (
      I => EXP43_EXP_tsimrenamed_net_Q_1334,
      O => EXP43_EXP_253
    );
  EXP43_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP43_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP43_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP43_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP43_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP43_EXP_PT_0_IN4,
      O => EXP43_EXP_PT_0_1335
    );
  EXP43_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP43_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP43_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP43_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP43_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP43_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_EXP43_EXP_PT_1_IN5,
      O => EXP43_EXP_PT_1_1336
    );
  EXP43_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP43_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP43_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP43_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP43_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP43_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_EXP43_EXP_PT_2_IN5,
      O => EXP43_EXP_PT_2_1337
    );
  EXP43_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN2,
      O => EXP43_EXP_tsimrenamed_net_Q_1334
    );
  EXP44_EXP : X_BUF
    port map (
      I => EXP44_EXP_tsimrenamed_net_Q_1338,
      O => EXP44_EXP_227
    );
  EXP44_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP44_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP44_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP44_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP44_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP44_EXP_PT_0_IN4,
      O => EXP44_EXP_PT_0_1339
    );
  EXP44_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP44_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP44_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP44_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP44_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_EXP44_EXP_PT_1_IN5,
      O => EXP44_EXP_PT_1_1340
    );
  EXP44_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN1,
      O => EXP44_EXP_tsimrenamed_net_Q_1338
    );
  NlwBufferBlock_Dout2_0_REG_IN : X_BUF
    port map (
      I => Dout2_0_D_209,
      O => NlwBufferSignal_Dout2_0_REG_IN
    );
  NlwBufferBlock_Dout2_0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_Dout2_0_REG_CLK
    );
  NlwBufferBlock_Dout2_0_D_IN0 : X_BUF
    port map (
      I => Dout2_0_D1_212,
      O => NlwBufferSignal_Dout2_0_D_IN0
    );
  NlwBufferBlock_Dout2_0_D_IN1 : X_BUF
    port map (
      I => Dout2_0_D2_213,
      O => NlwBufferSignal_Dout2_0_D_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_214,
      O => NlwBufferSignal_Dout2_0_D2_PT_0_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_214,
      O => NlwBufferSignal_Dout2_0_D2_PT_0_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN2
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN3
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN4
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN2
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN3
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN4
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN2
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN3
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN4
    );
  NlwBufferBlock_Dout2_0_D2_IN0 : X_BUF
    port map (
      I => Dout2_0_D2_PT_0_215,
      O => NlwBufferSignal_Dout2_0_D2_IN0
    );
  NlwBufferBlock_Dout2_0_D2_IN1 : X_BUF
    port map (
      I => Dout2_0_D2_PT_1_216,
      O => NlwBufferSignal_Dout2_0_D2_IN1
    );
  NlwBufferBlock_Dout2_0_D2_IN2 : X_BUF
    port map (
      I => Dout2_0_D2_PT_2_217,
      O => NlwBufferSignal_Dout2_0_D2_IN2
    );
  NlwBufferBlock_Dout2_0_D2_IN3 : X_BUF
    port map (
      I => Dout2_0_D2_PT_3_218,
      O => NlwBufferSignal_Dout2_0_D2_IN3
    );
  NlwBufferBlock_Dout2_0_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_0_TRST_IN0
    );
  NlwBufferBlock_Dout2_0_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_0_TRST_IN1
    );
  NlwBufferBlock_Dout2_0_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_0_TRST_IN2
    );
  NlwBufferBlock_Dout2_0_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_0_CE_IN0
    );
  NlwBufferBlock_Dout2_0_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_0_CE_IN1
    );
  NlwBufferBlock_Dout2_0_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_0_CE_IN2
    );
  NlwBufferBlock_Dout2_2_REG_IN : X_BUF
    port map (
      I => Dout2_2_D_223,
      O => NlwBufferSignal_Dout2_2_REG_IN
    );
  NlwBufferBlock_Dout2_2_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_Dout2_2_REG_CLK
    );
  NlwBufferBlock_Dout2_2_D_IN0 : X_BUF
    port map (
      I => Dout2_2_D1_225,
      O => NlwBufferSignal_Dout2_2_D_IN0
    );
  NlwBufferBlock_Dout2_2_D_IN1 : X_BUF
    port map (
      I => Dout2_2_D2_226,
      O => NlwBufferSignal_Dout2_2_D_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP44_EXP_227,
      O => NlwBufferSignal_Dout2_2_D2_PT_0_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP44_EXP_227,
      O => NlwBufferSignal_Dout2_2_D2_PT_0_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN2
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN3
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN4
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN2
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN3
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN4
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN2
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN3
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN4
    );
  NlwBufferBlock_Dout2_2_D2_IN0 : X_BUF
    port map (
      I => Dout2_2_D2_PT_0_228,
      O => NlwBufferSignal_Dout2_2_D2_IN0
    );
  NlwBufferBlock_Dout2_2_D2_IN1 : X_BUF
    port map (
      I => Dout2_2_D2_PT_1_229,
      O => NlwBufferSignal_Dout2_2_D2_IN1
    );
  NlwBufferBlock_Dout2_2_D2_IN2 : X_BUF
    port map (
      I => Dout2_2_D2_PT_2_230,
      O => NlwBufferSignal_Dout2_2_D2_IN2
    );
  NlwBufferBlock_Dout2_2_D2_IN3 : X_BUF
    port map (
      I => Dout2_2_D2_PT_3_231,
      O => NlwBufferSignal_Dout2_2_D2_IN3
    );
  NlwBufferBlock_Dout2_2_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_2_TRST_IN0
    );
  NlwBufferBlock_Dout2_2_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_2_TRST_IN1
    );
  NlwBufferBlock_Dout2_2_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_2_TRST_IN2
    );
  NlwBufferBlock_Dout2_2_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_2_CE_IN0
    );
  NlwBufferBlock_Dout2_2_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_2_CE_IN1
    );
  NlwBufferBlock_Dout2_2_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_2_CE_IN2
    );
  NlwBufferBlock_Dout2_1_REG_IN : X_BUF
    port map (
      I => Dout2_1_D_235,
      O => NlwBufferSignal_Dout2_1_REG_IN
    );
  NlwBufferBlock_Dout2_1_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_Dout2_1_REG_CLK
    );
  NlwBufferBlock_Dout2_1_D_IN0 : X_BUF
    port map (
      I => Dout2_1_D1_237,
      O => NlwBufferSignal_Dout2_1_D_IN0
    );
  NlwBufferBlock_Dout2_1_D_IN1 : X_BUF
    port map (
      I => Dout2_1_D2_238,
      O => NlwBufferSignal_Dout2_1_D_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => SHUT_UP_EXP_239,
      O => NlwBufferSignal_Dout2_1_D2_PT_0_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => SHUT_UP_EXP_239,
      O => NlwBufferSignal_Dout2_1_D2_PT_0_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN2
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN3
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN2
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN3
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN4
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN2
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN3
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN4
    );
  NlwBufferBlock_Dout2_1_D2_IN0 : X_BUF
    port map (
      I => Dout2_1_D2_PT_0_240,
      O => NlwBufferSignal_Dout2_1_D2_IN0
    );
  NlwBufferBlock_Dout2_1_D2_IN1 : X_BUF
    port map (
      I => Dout2_1_D2_PT_1_241,
      O => NlwBufferSignal_Dout2_1_D2_IN1
    );
  NlwBufferBlock_Dout2_1_D2_IN2 : X_BUF
    port map (
      I => Dout2_1_D2_PT_2_242,
      O => NlwBufferSignal_Dout2_1_D2_IN2
    );
  NlwBufferBlock_Dout2_1_D2_IN3 : X_BUF
    port map (
      I => Dout2_1_D2_PT_3_243,
      O => NlwBufferSignal_Dout2_1_D2_IN3
    );
  NlwBufferBlock_Dout2_1_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_1_TRST_IN0
    );
  NlwBufferBlock_Dout2_1_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_1_TRST_IN1
    );
  NlwBufferBlock_Dout2_1_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_1_TRST_IN2
    );
  NlwBufferBlock_Dout2_1_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_1_CE_IN0
    );
  NlwBufferBlock_Dout2_1_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_1_CE_IN1
    );
  NlwBufferBlock_Dout2_1_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_1_CE_IN2
    );
  NlwBufferBlock_Dout2_3_REG_IN : X_BUF
    port map (
      I => Dout2_3_D_249,
      O => NlwBufferSignal_Dout2_3_REG_IN
    );
  NlwBufferBlock_Dout2_3_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_Dout2_3_REG_CLK
    );
  NlwBufferBlock_Dout2_3_D_IN0 : X_BUF
    port map (
      I => Dout2_3_D1_251,
      O => NlwBufferSignal_Dout2_3_D_IN0
    );
  NlwBufferBlock_Dout2_3_D_IN1 : X_BUF
    port map (
      I => Dout2_3_D2_252,
      O => NlwBufferSignal_Dout2_3_D_IN1
    );
  NlwBufferBlock_Dout2_3_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP43_EXP_253,
      O => NlwBufferSignal_Dout2_3_D2_PT_0_IN0
    );
  NlwBufferBlock_Dout2_3_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP43_EXP_253,
      O => NlwBufferSignal_Dout2_3_D2_PT_0_IN1
    );
  NlwBufferBlock_Dout2_3_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_3_D2_PT_1_IN0
    );
  NlwBufferBlock_Dout2_3_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_Dout2_3_D2_PT_1_IN1
    );
  NlwBufferBlock_Dout2_3_D2_PT_1_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_3_D2_PT_1_IN2
    );
  NlwBufferBlock_Dout2_3_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_3_D2_PT_1_IN3
    );
  NlwBufferBlock_Dout2_3_D2_PT_1_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_Dout2_3_D2_PT_1_IN4
    );
  NlwBufferBlock_Dout2_3_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_Dout2_3_D2_PT_2_IN0
    );
  NlwBufferBlock_Dout2_3_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_Dout2_3_D2_PT_2_IN1
    );
  NlwBufferBlock_Dout2_3_D2_PT_2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_Dout2_3_D2_PT_2_IN2
    );
  NlwBufferBlock_Dout2_3_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_Dout2_3_D2_PT_2_IN3
    );
  NlwBufferBlock_Dout2_3_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_Dout2_3_D2_PT_2_IN4
    );
  NlwBufferBlock_Dout2_3_D2_IN0 : X_BUF
    port map (
      I => Dout2_3_D2_PT_0_254,
      O => NlwBufferSignal_Dout2_3_D2_IN0
    );
  NlwBufferBlock_Dout2_3_D2_IN1 : X_BUF
    port map (
      I => Dout2_3_D2_PT_1_255,
      O => NlwBufferSignal_Dout2_3_D2_IN1
    );
  NlwBufferBlock_Dout2_3_D2_IN2 : X_BUF
    port map (
      I => Dout2_3_D2_PT_2_256,
      O => NlwBufferSignal_Dout2_3_D2_IN2
    );
  NlwBufferBlock_Dout2_3_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_3_TRST_IN0
    );
  NlwBufferBlock_Dout2_3_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_3_TRST_IN1
    );
  NlwBufferBlock_Dout2_3_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_3_TRST_IN2
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => A_8_IBUF_81,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_Dout2_3_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_Dout2_3_CE_IN0
    );
  NlwBufferBlock_Dout2_3_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_Dout2_3_CE_IN1
    );
  NlwBufferBlock_Dout2_3_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_3_CE_IN2
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_REG_IN : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D_268,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_IN
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_REG_CLK : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_CLKF_269,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_CLK
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D1_271,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D2_272,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_0_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_1_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D2_PT_0_274,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D2_PT_1_275,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_TRST_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_TRST_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_276,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_TRST_IN2 : X_BUF
    port map (
      I => IDE_CYCLE_277,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN2
    );
  NlwBufferBlock_STERM_S_REG_IN : X_BUF
    port map (
      I => STERM_S_D_282,
      O => NlwBufferSignal_STERM_S_REG_IN
    );
  NlwBufferBlock_STERM_S_REG_CLK : X_BUF
    port map (
      I => STERM_S_CLKF_283,
      O => NlwBufferSignal_STERM_S_REG_CLK
    );
  NlwBufferBlock_STERM_S_D_IN0 : X_BUF
    port map (
      I => STERM_S_D1_284,
      O => NlwBufferSignal_STERM_S_D_IN0
    );
  NlwBufferBlock_STERM_S_D_IN1 : X_BUF
    port map (
      I => STERM_S_D2_285,
      O => NlwBufferSignal_STERM_S_D_IN1
    );
  NlwBufferBlock_STERM_S_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd6_286,
      O => NlwBufferSignal_STERM_S_D2_PT_0_IN0
    );
  NlwBufferBlock_STERM_S_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd6_286,
      O => NlwBufferSignal_STERM_S_D2_PT_0_IN1
    );
  NlwBufferBlock_STERM_S_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_STERM_S_D2_PT_1_IN0
    );
  NlwBufferBlock_STERM_S_D2_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_STERM_S_D2_PT_1_IN1
    );
  NlwBufferBlock_STERM_S_D2_PT_1_IN2 : X_BUF
    port map (
      I => STERM_S_UIM_279,
      O => NlwBufferSignal_STERM_S_D2_PT_1_IN2
    );
  NlwBufferBlock_STERM_S_D2_IN0 : X_BUF
    port map (
      I => STERM_S_D2_PT_0_287,
      O => NlwBufferSignal_STERM_S_D2_IN0
    );
  NlwBufferBlock_STERM_S_D2_IN1 : X_BUF
    port map (
      I => STERM_S_D2_PT_1_288,
      O => NlwBufferSignal_STERM_S_D2_IN1
    );
  NlwBufferBlock_STERM_S_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_STERM_S_CLKF_IN0
    );
  NlwBufferBlock_STERM_S_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_STERM_S_CLKF_IN1
    );
  NlwBufferBlock_STERM_S_TRST_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_STERM_S_TRST_IN0
    );
  NlwBufferBlock_STERM_S_TRST_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_STERM_S_TRST_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_29,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_REG_IN : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_D_292,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_REG_IN
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_REG_CLK
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_D1_294,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_D2_295,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D2_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_296,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D2_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_296,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CE_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CE_IN1 : X_BUF
    port map (
      I => nAS_D0_297,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_D_299,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_Q,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_29,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_REG_IN : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q_300,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_IN
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_CLK
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_D1_303,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_D2_304,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN3
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_296,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN2
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_0_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_0_D_307,
      O => NlwBufferSignal_IDE_BASEADR_0_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_0_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_0_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_0_D1_309,
      O => NlwBufferSignal_IDE_BASEADR_0_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_0_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_0_D2_310,
      O => NlwBufferSignal_IDE_BASEADR_0_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_0_D2_IN0 : X_BUF
    port map (
      I => N3_51,
      O => NlwBufferSignal_IDE_BASEADR_0_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_0_D2_IN1 : X_BUF
    port map (
      I => N3_51,
      O => NlwBufferSignal_IDE_BASEADR_0_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_1_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_1_D_313,
      O => NlwBufferSignal_IDE_BASEADR_1_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_1_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_1_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_1_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_1_D1_315,
      O => NlwBufferSignal_IDE_BASEADR_1_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_1_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_1_D2_316,
      O => NlwBufferSignal_IDE_BASEADR_1_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_1_D2_IN0 : X_BUF
    port map (
      I => N2_53,
      O => NlwBufferSignal_IDE_BASEADR_1_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_1_D2_IN1 : X_BUF
    port map (
      I => N2_53,
      O => NlwBufferSignal_IDE_BASEADR_1_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_2_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_2_D_319,
      O => NlwBufferSignal_IDE_BASEADR_2_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_2_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_2_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_2_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_2_D1_321,
      O => NlwBufferSignal_IDE_BASEADR_2_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_2_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_2_D2_322,
      O => NlwBufferSignal_IDE_BASEADR_2_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_2_D2_IN0 : X_BUF
    port map (
      I => N1_55,
      O => NlwBufferSignal_IDE_BASEADR_2_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_2_D2_IN1 : X_BUF
    port map (
      I => N1_55,
      O => NlwBufferSignal_IDE_BASEADR_2_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_3_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_3_D_325,
      O => NlwBufferSignal_IDE_BASEADR_3_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_3_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_3_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_3_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_3_D1_327,
      O => NlwBufferSignal_IDE_BASEADR_3_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_3_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_3_D2_328,
      O => NlwBufferSignal_IDE_BASEADR_3_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_3_D2_IN0 : X_BUF
    port map (
      I => N0_57,
      O => NlwBufferSignal_IDE_BASEADR_3_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_3_D2_IN1 : X_BUF
    port map (
      I => N0_57,
      O => NlwBufferSignal_IDE_BASEADR_3_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_4_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_4_D_331,
      O => NlwBufferSignal_IDE_BASEADR_4_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_4_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_4_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_4_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_4_D1_333,
      O => NlwBufferSignal_IDE_BASEADR_4_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_4_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_4_D2_334,
      O => NlwBufferSignal_IDE_BASEADR_4_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_4_D2_IN0 : X_BUF
    port map (
      I => N3_51,
      O => NlwBufferSignal_IDE_BASEADR_4_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_4_D2_IN1 : X_BUF
    port map (
      I => N3_51,
      O => NlwBufferSignal_IDE_BASEADR_4_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_5_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_5_D_337,
      O => NlwBufferSignal_IDE_BASEADR_5_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_5_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_5_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_5_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_5_D1_339,
      O => NlwBufferSignal_IDE_BASEADR_5_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_5_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_5_D2_340,
      O => NlwBufferSignal_IDE_BASEADR_5_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_5_D2_IN0 : X_BUF
    port map (
      I => N2_53,
      O => NlwBufferSignal_IDE_BASEADR_5_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_5_D2_IN1 : X_BUF
    port map (
      I => N2_53,
      O => NlwBufferSignal_IDE_BASEADR_5_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_6_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_6_D_343,
      O => NlwBufferSignal_IDE_BASEADR_6_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_6_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_6_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_6_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_6_D1_345,
      O => NlwBufferSignal_IDE_BASEADR_6_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_6_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_6_D2_346,
      O => NlwBufferSignal_IDE_BASEADR_6_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_6_D2_IN0 : X_BUF
    port map (
      I => N1_55,
      O => NlwBufferSignal_IDE_BASEADR_6_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_6_D2_IN1 : X_BUF
    port map (
      I => N1_55,
      O => NlwBufferSignal_IDE_BASEADR_6_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_7_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_7_D_350,
      O => NlwBufferSignal_IDE_BASEADR_7_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_7_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BASEADR_7_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_7_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_7_D1_352,
      O => NlwBufferSignal_IDE_BASEADR_7_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_7_D2_353,
      O => NlwBufferSignal_IDE_BASEADR_7_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_D2_IN0 : X_BUF
    port map (
      I => N0_57,
      O => NlwBufferSignal_IDE_BASEADR_7_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_D2_IN1 : X_BUF
    port map (
      I => N0_57,
      O => NlwBufferSignal_IDE_BASEADR_7_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN2
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN3
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN4
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN2
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN3
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN4
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_PT_0_354,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_PT_1_355,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN15
    );
  NlwBufferBlock_IDE_ENABLE_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_29,
      O => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN0
    );
  NlwBufferBlock_IDE_ENABLE_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN1
    );
  NlwBufferBlock_IDE_ENABLE_REG_IN : X_BUF
    port map (
      I => IDE_ENABLE_D_359,
      O => NlwBufferSignal_IDE_ENABLE_REG_IN
    );
  NlwBufferBlock_IDE_ENABLE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_ENABLE_REG_CLK
    );
  NlwBufferBlock_IDE_ENABLE_D_IN0 : X_BUF
    port map (
      I => IDE_ENABLE_D1_361,
      O => NlwBufferSignal_IDE_ENABLE_D_IN0
    );
  NlwBufferBlock_IDE_ENABLE_D_IN1 : X_BUF
    port map (
      I => IDE_ENABLE_D2_362,
      O => NlwBufferSignal_IDE_ENABLE_D_IN1
    );
  NlwBufferBlock_IDE_ENABLE_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_ENABLE_CE_IN0
    );
  NlwBufferBlock_IDE_ENABLE_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_ENABLE_CE_IN1
    );
  NlwBufferBlock_IDE_ENABLE_CE_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_ENABLE_CE_IN2
    );
  NlwBufferBlock_CBACK_S_REG_IN : X_BUF
    port map (
      I => CBACK_S_D_366,
      O => NlwBufferSignal_CBACK_S_REG_IN
    );
  NlwBufferBlock_CBACK_S_REG_CLK : X_BUF
    port map (
      I => CBACK_S_CLKF_367,
      O => NlwBufferSignal_CBACK_S_REG_CLK
    );
  NlwBufferBlock_CBACK_S_D_IN0 : X_BUF
    port map (
      I => CBACK_S_D1_368,
      O => NlwBufferSignal_CBACK_S_D_IN0
    );
  NlwBufferBlock_CBACK_S_D_IN1 : X_BUF
    port map (
      I => CBACK_S_D2_369,
      O => NlwBufferSignal_CBACK_S_D_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd9_EXP_370,
      O => NlwBufferSignal_CBACK_S_D2_PT_0_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd9_EXP_370,
      O => NlwBufferSignal_CBACK_S_D2_PT_0_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_372,
      O => NlwBufferSignal_CBACK_S_D2_PT_1_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_372,
      O => NlwBufferSignal_CBACK_S_D2_PT_1_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_CBACK_S_D2_PT_2_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_2_IN1 : X_BUF
    port map (
      I => CBACK_S_365,
      O => NlwBufferSignal_CBACK_S_D2_PT_2_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_3_IN0 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CBACK_S_D2_PT_3_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_3_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_CBACK_S_D2_PT_3_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN0 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN1 : X_BUF
    port map (
      I => CBACK_S_365,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN0 : X_BUF
    port map (
      I => CBACK_S_365,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN1
    );
  NlwBufferBlock_CBACK_S_D2_IN0 : X_BUF
    port map (
      I => CBACK_S_D2_PT_0_371,
      O => NlwBufferSignal_CBACK_S_D2_IN0
    );
  NlwBufferBlock_CBACK_S_D2_IN1 : X_BUF
    port map (
      I => CBACK_S_D2_PT_1_373,
      O => NlwBufferSignal_CBACK_S_D2_IN1
    );
  NlwBufferBlock_CBACK_S_D2_IN2 : X_BUF
    port map (
      I => CBACK_S_D2_PT_2_374,
      O => NlwBufferSignal_CBACK_S_D2_IN2
    );
  NlwBufferBlock_CBACK_S_D2_IN3 : X_BUF
    port map (
      I => CBACK_S_D2_PT_3_375,
      O => NlwBufferSignal_CBACK_S_D2_IN3
    );
  NlwBufferBlock_CBACK_S_D2_IN4 : X_BUF
    port map (
      I => CBACK_S_D2_PT_4_376,
      O => NlwBufferSignal_CBACK_S_D2_IN4
    );
  NlwBufferBlock_CBACK_S_D2_IN5 : X_BUF
    port map (
      I => CBACK_S_D2_PT_5_378,
      O => NlwBufferSignal_CBACK_S_D2_IN5
    );
  NlwBufferBlock_CBACK_S_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CBACK_S_CLKF_IN0
    );
  NlwBufferBlock_CBACK_S_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CBACK_S_CLKF_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D_IN0 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_D1_385,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D_IN1 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_D2_386,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D2_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_276,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D2_IN1 : X_BUF
    port map (
      I => DSACK_16BIT_387,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN0 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN2 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_276,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN2
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN3 : X_BUF
    port map (
      I => IDE_CYCLE_277,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN3
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_RAM_ACCESS_REG_IN : X_BUF
    port map (
      I => RAM_ACCESS_D_394,
      O => NlwBufferSignal_RAM_ACCESS_REG_IN
    );
  NlwBufferBlock_RAM_ACCESS_REG_CLK : X_BUF
    port map (
      I => RAM_ACCESS_CLKF_395,
      O => NlwBufferSignal_RAM_ACCESS_REG_CLK
    );
  NlwBufferBlock_RAM_ACCESS_D_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_D1_396,
      O => NlwBufferSignal_RAM_ACCESS_D_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_D2_397,
      O => NlwBufferSignal_RAM_ACCESS_D_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP28_EXP_398,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP28_EXP_398,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_1_IN0 : X_BUF
    port map (
      I => S_0_OBUF_EXP_400,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_1_IN1 : X_BUF
    port map (
      I => S_0_OBUF_EXP_400,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_4_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_4_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_4_IN1 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_4_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_5_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_5_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_5_IN2 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN2
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_5_IN3 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN3
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_5_IN4 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN4
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_5_IN5 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN5
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_5_IN6 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN6
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_0_399,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_1_401,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN2 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_2_402,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN2
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_3_403,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN3
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN4 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_4_405,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN4
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN5 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_5_406,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN5
    );
  NlwBufferBlock_RAM_ACCESS_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RAM_ACCESS_CLKF_IN0
    );
  NlwBufferBlock_RAM_ACCESS_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RAM_ACCESS_CLKF_IN1
    );
  NlwBufferBlock_NQ_0_REG_IN : X_BUF
    port map (
      I => NQ_0_D_409,
      O => NlwBufferSignal_NQ_0_REG_IN
    );
  NlwBufferBlock_NQ_0_REG_CLK : X_BUF
    port map (
      I => NQ_0_CLKF_410,
      O => NlwBufferSignal_NQ_0_REG_CLK
    );
  NlwBufferBlock_NQ_0_D_IN0 : X_BUF
    port map (
      I => NQ_0_D1_411,
      O => NlwBufferSignal_NQ_0_D_IN0
    );
  NlwBufferBlock_NQ_0_D_IN1 : X_BUF
    port map (
      I => NQ_0_D2_412,
      O => NlwBufferSignal_NQ_0_D_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_0_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_0_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_0_D2_PT_2_IN0
    );
  NlwBufferBlock_NQ_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_0_D2_PT_2_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_NQ_0_D2_PT_3_IN0
    );
  NlwBufferBlock_NQ_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_NQ_0_D2_PT_3_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_NQ_0_D2_PT_3_IN2
    );
  NlwBufferBlock_NQ_0_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_NQ_0_D2_PT_3_IN3
    );
  NlwBufferBlock_NQ_0_D2_IN0 : X_BUF
    port map (
      I => NQ_0_D2_PT_0_414,
      O => NlwBufferSignal_NQ_0_D2_IN0
    );
  NlwBufferBlock_NQ_0_D2_IN1 : X_BUF
    port map (
      I => NQ_0_D2_PT_1_416,
      O => NlwBufferSignal_NQ_0_D2_IN1
    );
  NlwBufferBlock_NQ_0_D2_IN2 : X_BUF
    port map (
      I => NQ_0_D2_PT_2_418,
      O => NlwBufferSignal_NQ_0_D2_IN2
    );
  NlwBufferBlock_NQ_0_D2_IN3 : X_BUF
    port map (
      I => NQ_0_D2_PT_3_423,
      O => NlwBufferSignal_NQ_0_D2_IN3
    );
  NlwBufferBlock_NQ_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_0_CLKF_IN0
    );
  NlwBufferBlock_NQ_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_0_CLKF_IN1
    );
  NlwBufferBlock_RQ_0_REG_IN : X_BUF
    port map (
      I => RQ_0_D_425,
      O => NlwBufferSignal_RQ_0_REG_IN
    );
  NlwBufferBlock_RQ_0_REG_CLK : X_BUF
    port map (
      I => RQ_0_CLKF_426,
      O => NlwBufferSignal_RQ_0_REG_CLK
    );
  NlwBufferBlock_RQ_0_D_IN0 : X_BUF
    port map (
      I => RQ_0_D1_427,
      O => NlwBufferSignal_RQ_0_D_IN0
    );
  NlwBufferBlock_RQ_0_D_IN1 : X_BUF
    port map (
      I => RQ_0_D2_428,
      O => NlwBufferSignal_RQ_0_D_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_0_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_0_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_0_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_0_D2_PT_0_IN2
    );
  NlwBufferBlock_RQ_0_D2_PT_0_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_0_D2_PT_0_IN3
    );
  NlwBufferBlock_RQ_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_0_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_0_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_0_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_0_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN4
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN5 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN5
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN6 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN6
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN7
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN8 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN8
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN9 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN9
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN10
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN11
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN12
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN13
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN14
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN15
    );
  NlwBufferBlock_RQ_0_D2_IN0 : X_BUF
    port map (
      I => RQ_0_D2_PT_0_429,
      O => NlwBufferSignal_RQ_0_D2_IN0
    );
  NlwBufferBlock_RQ_0_D2_IN1 : X_BUF
    port map (
      I => RQ_0_D2_PT_1_430,
      O => NlwBufferSignal_RQ_0_D2_IN1
    );
  NlwBufferBlock_RQ_0_D2_IN2 : X_BUF
    port map (
      I => RQ_0_D2_PT_2_435,
      O => NlwBufferSignal_RQ_0_D2_IN2
    );
  NlwBufferBlock_RQ_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_0_CLKF_IN0
    );
  NlwBufferBlock_RQ_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_0_CLKF_IN1
    );
  NlwBufferBlock_NQ_1_REG_IN : X_BUF
    port map (
      I => NQ_1_D_437,
      O => NlwBufferSignal_NQ_1_REG_IN
    );
  NlwBufferBlock_NQ_1_REG_CLK : X_BUF
    port map (
      I => NQ_1_CLKF_438,
      O => NlwBufferSignal_NQ_1_REG_CLK
    );
  NlwBufferBlock_NQ_1_D_IN0 : X_BUF
    port map (
      I => NQ_1_D1_439,
      O => NlwBufferSignal_NQ_1_D_IN0
    );
  NlwBufferBlock_NQ_1_D_IN1 : X_BUF
    port map (
      I => NQ_1_D2_440,
      O => NlwBufferSignal_NQ_1_D_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_1_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_1_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_1_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_1_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_1_D2_PT_1_IN2
    );
  NlwBufferBlock_NQ_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_1_D2_PT_2_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_1_D2_PT_2_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_1_D2_PT_2_IN2
    );
  NlwBufferBlock_NQ_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_NQ_1_D2_PT_3_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_NQ_1_D2_PT_3_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_NQ_1_D2_PT_3_IN2
    );
  NlwBufferBlock_NQ_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_NQ_1_D2_PT_3_IN3
    );
  NlwBufferBlock_NQ_1_D2_IN0 : X_BUF
    port map (
      I => NQ_1_D2_PT_0_441,
      O => NlwBufferSignal_NQ_1_D2_IN0
    );
  NlwBufferBlock_NQ_1_D2_IN1 : X_BUF
    port map (
      I => NQ_1_D2_PT_1_442,
      O => NlwBufferSignal_NQ_1_D2_IN1
    );
  NlwBufferBlock_NQ_1_D2_IN2 : X_BUF
    port map (
      I => NQ_1_D2_PT_2_443,
      O => NlwBufferSignal_NQ_1_D2_IN2
    );
  NlwBufferBlock_NQ_1_D2_IN3 : X_BUF
    port map (
      I => NQ_1_D2_PT_3_444,
      O => NlwBufferSignal_NQ_1_D2_IN3
    );
  NlwBufferBlock_NQ_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_1_CLKF_IN0
    );
  NlwBufferBlock_NQ_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_1_CLKF_IN1
    );
  NlwBufferBlock_NQ_2_REG_IN : X_BUF
    port map (
      I => NQ_2_D_446,
      O => NlwBufferSignal_NQ_2_REG_IN
    );
  NlwBufferBlock_NQ_2_REG_CLK : X_BUF
    port map (
      I => NQ_2_CLKF_447,
      O => NlwBufferSignal_NQ_2_REG_CLK
    );
  NlwBufferBlock_NQ_2_D_IN0 : X_BUF
    port map (
      I => NQ_2_D1_448,
      O => NlwBufferSignal_NQ_2_D_IN0
    );
  NlwBufferBlock_NQ_2_D_IN1 : X_BUF
    port map (
      I => NQ_2_D2_449,
      O => NlwBufferSignal_NQ_2_D_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_2_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_2_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_2_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_2_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_NQ_2_D2_PT_2_IN0
    );
  NlwBufferBlock_NQ_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_NQ_2_D2_PT_2_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_NQ_2_D2_PT_2_IN2
    );
  NlwBufferBlock_NQ_2_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_NQ_2_D2_PT_2_IN3
    );
  NlwBufferBlock_NQ_2_D2_PT_3_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_2_D2_PT_3_IN0
    );
  NlwBufferBlock_NQ_2_D2_PT_3_IN1 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_2_D2_PT_3_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_3_IN2 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_2_D2_PT_3_IN2
    );
  NlwBufferBlock_NQ_2_D2_PT_3_IN3 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_2_D2_PT_3_IN3
    );
  NlwBufferBlock_NQ_2_D2_IN0 : X_BUF
    port map (
      I => NQ_2_D2_PT_0_450,
      O => NlwBufferSignal_NQ_2_D2_IN0
    );
  NlwBufferBlock_NQ_2_D2_IN1 : X_BUF
    port map (
      I => NQ_2_D2_PT_1_451,
      O => NlwBufferSignal_NQ_2_D2_IN1
    );
  NlwBufferBlock_NQ_2_D2_IN2 : X_BUF
    port map (
      I => NQ_2_D2_PT_2_452,
      O => NlwBufferSignal_NQ_2_D2_IN2
    );
  NlwBufferBlock_NQ_2_D2_IN3 : X_BUF
    port map (
      I => NQ_2_D2_PT_3_453,
      O => NlwBufferSignal_NQ_2_D2_IN3
    );
  NlwBufferBlock_NQ_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_2_CLKF_IN0
    );
  NlwBufferBlock_NQ_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_2_CLKF_IN1
    );
  NlwBufferBlock_RQ_1_REG_IN : X_BUF
    port map (
      I => RQ_1_D_455,
      O => NlwBufferSignal_RQ_1_REG_IN
    );
  NlwBufferBlock_RQ_1_REG_CLK : X_BUF
    port map (
      I => RQ_1_CLKF_456,
      O => NlwBufferSignal_RQ_1_REG_CLK
    );
  NlwBufferBlock_RQ_1_D_IN0 : X_BUF
    port map (
      I => RQ_1_D1_457,
      O => NlwBufferSignal_RQ_1_D_IN0
    );
  NlwBufferBlock_RQ_1_D_IN1 : X_BUF
    port map (
      I => RQ_1_D2_458,
      O => NlwBufferSignal_RQ_1_D_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_1_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_1_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_0_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_1_D2_PT_0_IN2
    );
  NlwBufferBlock_RQ_1_D2_PT_0_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_1_D2_PT_0_IN3
    );
  NlwBufferBlock_RQ_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_1_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_1_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_1_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_1_D2_PT_1_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_1_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_1_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_1_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_1_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_1_D2_PT_2_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_1_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_1_D2_PT_2_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_1_D2_PT_2_IN4
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN4 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN7
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN8 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN8
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN9 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN9
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN10
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN11
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN12
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN13
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN14
    );
  NlwBufferBlock_RQ_1_D2_PT_3_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_1_D2_PT_3_IN15
    );
  NlwBufferBlock_RQ_1_D2_IN0 : X_BUF
    port map (
      I => RQ_1_D2_PT_0_459,
      O => NlwBufferSignal_RQ_1_D2_IN0
    );
  NlwBufferBlock_RQ_1_D2_IN1 : X_BUF
    port map (
      I => RQ_1_D2_PT_1_460,
      O => NlwBufferSignal_RQ_1_D2_IN1
    );
  NlwBufferBlock_RQ_1_D2_IN2 : X_BUF
    port map (
      I => RQ_1_D2_PT_2_461,
      O => NlwBufferSignal_RQ_1_D2_IN2
    );
  NlwBufferBlock_RQ_1_D2_IN3 : X_BUF
    port map (
      I => RQ_1_D2_PT_3_462,
      O => NlwBufferSignal_RQ_1_D2_IN3
    );
  NlwBufferBlock_RQ_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_1_CLKF_IN0
    );
  NlwBufferBlock_RQ_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_1_CLKF_IN1
    );
  NlwBufferBlock_RQ_3_REG_IN : X_BUF
    port map (
      I => RQ_3_D_466,
      O => NlwBufferSignal_RQ_3_REG_IN
    );
  NlwBufferBlock_RQ_3_REG_CLK : X_BUF
    port map (
      I => RQ_3_CLKF_467,
      O => NlwBufferSignal_RQ_3_REG_CLK
    );
  NlwBufferBlock_RQ_3_D_IN0 : X_BUF
    port map (
      I => RQ_3_D1_468,
      O => NlwBufferSignal_RQ_3_D_IN0
    );
  NlwBufferBlock_RQ_3_D_IN1 : X_BUF
    port map (
      I => RQ_3_D2_469,
      O => NlwBufferSignal_RQ_3_D_IN1
    );
  NlwBufferBlock_RQ_3_D2_IN0 : X_BUF
    port map (
      I => EXP27_EXP_470,
      O => NlwBufferSignal_RQ_3_D2_IN0
    );
  NlwBufferBlock_RQ_3_D2_IN1 : X_BUF
    port map (
      I => EXP27_EXP_470,
      O => NlwBufferSignal_RQ_3_D2_IN1
    );
  NlwBufferBlock_RQ_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_3_CLKF_IN0
    );
  NlwBufferBlock_RQ_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_3_CLKF_IN1
    );
  NlwBufferBlock_RQ_3_EXP_PT_0_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_3_EXP_PT_0_IN0
    );
  NlwBufferBlock_RQ_3_EXP_PT_0_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_3_EXP_PT_0_IN1
    );
  NlwBufferBlock_RQ_3_EXP_PT_0_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_0_IN2
    );
  NlwBufferBlock_RQ_3_EXP_PT_0_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_3_EXP_PT_0_IN3
    );
  NlwBufferBlock_RQ_3_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_0_IN4
    );
  NlwBufferBlock_RQ_3_EXP_PT_0_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_3_EXP_PT_0_IN5
    );
  NlwBufferBlock_RQ_3_EXP_PT_0_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_3_EXP_PT_0_IN6
    );
  NlwBufferBlock_RQ_3_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_3_EXP_PT_1_IN0
    );
  NlwBufferBlock_RQ_3_EXP_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_3_EXP_PT_1_IN1
    );
  NlwBufferBlock_RQ_3_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_1_IN2
    );
  NlwBufferBlock_RQ_3_EXP_PT_1_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_3_EXP_PT_1_IN3
    );
  NlwBufferBlock_RQ_3_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_1_IN4
    );
  NlwBufferBlock_RQ_3_EXP_PT_1_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_3_EXP_PT_1_IN5
    );
  NlwBufferBlock_RQ_3_EXP_PT_1_IN6 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_3_EXP_PT_1_IN6
    );
  NlwBufferBlock_RQ_3_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_3_EXP_PT_2_IN0
    );
  NlwBufferBlock_RQ_3_EXP_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_3_EXP_PT_2_IN1
    );
  NlwBufferBlock_RQ_3_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_2_IN2
    );
  NlwBufferBlock_RQ_3_EXP_PT_2_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_3_EXP_PT_2_IN3
    );
  NlwBufferBlock_RQ_3_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_2_IN4
    );
  NlwBufferBlock_RQ_3_EXP_PT_2_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_3_EXP_PT_2_IN5
    );
  NlwBufferBlock_RQ_3_EXP_PT_2_IN6 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_3_EXP_PT_2_IN6
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN0
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN1
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN2
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN3
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN4
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN5 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN5
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN6 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN6
    );
  NlwBufferBlock_RQ_3_EXP_PT_3_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_3_EXP_PT_3_IN7
    );
  NlwBufferBlock_RQ_3_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => RQ_3_EXP_PT_0_471,
      O => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_RQ_3_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => RQ_3_EXP_PT_1_472,
      O => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_RQ_3_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => RQ_3_EXP_PT_2_473,
      O => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_RQ_3_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => RQ_3_EXP_PT_3_474,
      O => NlwBufferSignal_RQ_3_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_NQ_3_REG_IN : X_BUF
    port map (
      I => NQ_3_D_476,
      O => NlwBufferSignal_NQ_3_REG_IN
    );
  NlwBufferBlock_NQ_3_REG_CLK : X_BUF
    port map (
      I => NQ_3_CLKF_477,
      O => NlwBufferSignal_NQ_3_REG_CLK
    );
  NlwBufferBlock_NQ_3_D_IN0 : X_BUF
    port map (
      I => NQ_3_D1_478,
      O => NlwBufferSignal_NQ_3_D_IN0
    );
  NlwBufferBlock_NQ_3_D_IN1 : X_BUF
    port map (
      I => NQ_3_D2_479,
      O => NlwBufferSignal_NQ_3_D_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_0_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_3_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_3_D2_PT_0_IN1 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_3_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_1_IN0 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_3_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_3_D2_PT_1_IN1 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_3_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_2_IN0 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_3_D2_PT_2_IN0
    );
  NlwBufferBlock_NQ_3_D2_PT_2_IN1 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_3_D2_PT_2_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_NQ_3_D2_PT_3_IN0
    );
  NlwBufferBlock_NQ_3_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_NQ_3_D2_PT_3_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_NQ_3_D2_PT_3_IN2
    );
  NlwBufferBlock_NQ_3_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_NQ_3_D2_PT_3_IN3
    );
  NlwBufferBlock_NQ_3_D2_IN0 : X_BUF
    port map (
      I => NQ_3_D2_PT_0_480,
      O => NlwBufferSignal_NQ_3_D2_IN0
    );
  NlwBufferBlock_NQ_3_D2_IN1 : X_BUF
    port map (
      I => NQ_3_D2_PT_1_481,
      O => NlwBufferSignal_NQ_3_D2_IN1
    );
  NlwBufferBlock_NQ_3_D2_IN2 : X_BUF
    port map (
      I => NQ_3_D2_PT_2_482,
      O => NlwBufferSignal_NQ_3_D2_IN2
    );
  NlwBufferBlock_NQ_3_D2_IN3 : X_BUF
    port map (
      I => NQ_3_D2_PT_3_483,
      O => NlwBufferSignal_NQ_3_D2_IN3
    );
  NlwBufferBlock_NQ_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_3_CLKF_IN0
    );
  NlwBufferBlock_NQ_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_NQ_3_CLKF_IN1
    );
  NlwBufferBlock_RQ_2_REG_IN : X_BUF
    port map (
      I => RQ_2_D_487,
      O => NlwBufferSignal_RQ_2_REG_IN
    );
  NlwBufferBlock_RQ_2_REG_CLK : X_BUF
    port map (
      I => RQ_2_CLKF_488,
      O => NlwBufferSignal_RQ_2_REG_CLK
    );
  NlwBufferBlock_RQ_2_D_IN0 : X_BUF
    port map (
      I => RQ_2_D1_489,
      O => NlwBufferSignal_RQ_2_D_IN0
    );
  NlwBufferBlock_RQ_2_D_IN1 : X_BUF
    port map (
      I => RQ_2_D2_490,
      O => NlwBufferSignal_RQ_2_D_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => RQ_4_EXP_491,
      O => NlwBufferSignal_RQ_2_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => RQ_4_EXP_491,
      O => NlwBufferSignal_RQ_2_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_2_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_2_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_2_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_2_D2_PT_1_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_2_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_2_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_2_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_2_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_2_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_2_D2_PT_2_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_2_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN4 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN5 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN7
    );
  NlwBufferBlock_RQ_2_D2_IN0 : X_BUF
    port map (
      I => RQ_2_D2_PT_0_492,
      O => NlwBufferSignal_RQ_2_D2_IN0
    );
  NlwBufferBlock_RQ_2_D2_IN1 : X_BUF
    port map (
      I => RQ_2_D2_PT_1_493,
      O => NlwBufferSignal_RQ_2_D2_IN1
    );
  NlwBufferBlock_RQ_2_D2_IN2 : X_BUF
    port map (
      I => RQ_2_D2_PT_2_494,
      O => NlwBufferSignal_RQ_2_D2_IN2
    );
  NlwBufferBlock_RQ_2_D2_IN3 : X_BUF
    port map (
      I => RQ_2_D2_PT_3_495,
      O => NlwBufferSignal_RQ_2_D2_IN3
    );
  NlwBufferBlock_RQ_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_2_CLKF_IN0
    );
  NlwBufferBlock_RQ_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_2_CLKF_IN1
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN8 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN8
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN9 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN9
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN10
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN11
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN12
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN13
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN14
    );
  NlwBufferBlock_RQ_2_EXP_tsimrenamed_net_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN15
    );
  NlwBufferBlock_RQ_4_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => RQ_4_D_498,
      O => NlwBufferSignal_RQ_4_tsimcreated_xor_IN0
    );
  NlwBufferBlock_RQ_4_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => RQ_4_Q_496,
      O => NlwBufferSignal_RQ_4_tsimcreated_xor_IN1
    );
  NlwBufferBlock_RQ_4_REG_IN : X_BUF
    port map (
      I => RQ_4_tsimcreated_xor_Q_499,
      O => NlwBufferSignal_RQ_4_REG_IN
    );
  NlwBufferBlock_RQ_4_REG_CLK : X_BUF
    port map (
      I => RQ_4_CLKF_500,
      O => NlwBufferSignal_RQ_4_REG_CLK
    );
  NlwBufferBlock_RQ_4_D_IN0 : X_BUF
    port map (
      I => RQ_4_D1_501,
      O => NlwBufferSignal_RQ_4_D_IN0
    );
  NlwBufferBlock_RQ_4_D_IN1 : X_BUF
    port map (
      I => RQ_4_D2_502,
      O => NlwBufferSignal_RQ_4_D_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_0_IN0 : X_BUF
    port map (
      I => RQ_3_EXP_465,
      O => NlwBufferSignal_RQ_4_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_4_D2_PT_0_IN1 : X_BUF
    port map (
      I => RQ_3_EXP_465,
      O => NlwBufferSignal_RQ_4_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_4_D2_IN0 : X_BUF
    port map (
      I => RQ_4_D2_PT_0_503,
      O => NlwBufferSignal_RQ_4_D2_IN0
    );
  NlwBufferBlock_RQ_4_D2_IN1 : X_BUF
    port map (
      I => RQ_4_D2_PT_1_504,
      O => NlwBufferSignal_RQ_4_D2_IN1
    );
  NlwBufferBlock_RQ_4_D2_IN2 : X_BUF
    port map (
      I => RQ_4_D2_PT_2_505,
      O => NlwBufferSignal_RQ_4_D2_IN2
    );
  NlwBufferBlock_RQ_4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_4_CLKF_IN0
    );
  NlwBufferBlock_RQ_4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_4_CLKF_IN1
    );
  NlwBufferBlock_RQ_4_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_4_EXP_PT_0_IN0
    );
  NlwBufferBlock_RQ_4_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_4_EXP_PT_0_IN1
    );
  NlwBufferBlock_RQ_4_EXP_PT_0_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_4_EXP_PT_0_IN2
    );
  NlwBufferBlock_RQ_4_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_4_EXP_PT_0_IN3
    );
  NlwBufferBlock_RQ_4_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_4_EXP_PT_1_IN0
    );
  NlwBufferBlock_RQ_4_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_4_EXP_PT_1_IN1
    );
  NlwBufferBlock_RQ_4_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_4_EXP_PT_1_IN2
    );
  NlwBufferBlock_RQ_4_EXP_PT_1_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_4_EXP_PT_1_IN3
    );
  NlwBufferBlock_RQ_4_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_4_EXP_PT_1_IN4
    );
  NlwBufferBlock_RQ_4_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_4_EXP_PT_1_IN5
    );
  NlwBufferBlock_RQ_4_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => RQ_4_EXP_PT_0_506,
      O => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_RQ_4_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => RQ_4_EXP_PT_1_507,
      O => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_RQ_5_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => RQ_5_D_509,
      O => NlwBufferSignal_RQ_5_tsimcreated_xor_IN0
    );
  NlwBufferBlock_RQ_5_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => RQ_5_Q_508,
      O => NlwBufferSignal_RQ_5_tsimcreated_xor_IN1
    );
  NlwBufferBlock_RQ_5_REG_IN : X_BUF
    port map (
      I => RQ_5_tsimcreated_xor_Q_510,
      O => NlwBufferSignal_RQ_5_REG_IN
    );
  NlwBufferBlock_RQ_5_REG_CLK : X_BUF
    port map (
      I => RQ_5_CLKF_511,
      O => NlwBufferSignal_RQ_5_REG_CLK
    );
  NlwBufferBlock_RQ_5_D_IN0 : X_BUF
    port map (
      I => RQ_5_D1_512,
      O => NlwBufferSignal_RQ_5_D_IN0
    );
  NlwBufferBlock_RQ_5_D_IN1 : X_BUF
    port map (
      I => RQ_5_D2_513,
      O => NlwBufferSignal_RQ_5_D_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_0_IN0 : X_BUF
    port map (
      I => RQ_2_EXP_486,
      O => NlwBufferSignal_RQ_5_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_0_IN1 : X_BUF
    port map (
      I => RQ_2_EXP_486,
      O => NlwBufferSignal_RQ_5_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN7
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN2
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN3
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN4
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN5
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN6
    );
  NlwBufferBlock_RQ_5_D2_PT_4_IN7 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_5_D2_PT_4_IN7
    );
  NlwBufferBlock_RQ_5_D2_IN0 : X_BUF
    port map (
      I => RQ_5_D2_PT_0_514,
      O => NlwBufferSignal_RQ_5_D2_IN0
    );
  NlwBufferBlock_RQ_5_D2_IN1 : X_BUF
    port map (
      I => RQ_5_D2_PT_1_515,
      O => NlwBufferSignal_RQ_5_D2_IN1
    );
  NlwBufferBlock_RQ_5_D2_IN2 : X_BUF
    port map (
      I => RQ_5_D2_PT_2_516,
      O => NlwBufferSignal_RQ_5_D2_IN2
    );
  NlwBufferBlock_RQ_5_D2_IN3 : X_BUF
    port map (
      I => RQ_5_D2_PT_3_517,
      O => NlwBufferSignal_RQ_5_D2_IN3
    );
  NlwBufferBlock_RQ_5_D2_IN4 : X_BUF
    port map (
      I => RQ_5_D2_PT_4_518,
      O => NlwBufferSignal_RQ_5_D2_IN4
    );
  NlwBufferBlock_RQ_5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_5_CLKF_IN0
    );
  NlwBufferBlock_RQ_5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_5_CLKF_IN1
    );
  NlwBufferBlock_RQ_6_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => RQ_6_D_520,
      O => NlwBufferSignal_RQ_6_tsimcreated_xor_IN0
    );
  NlwBufferBlock_RQ_6_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => RQ_6_Q_519,
      O => NlwBufferSignal_RQ_6_tsimcreated_xor_IN1
    );
  NlwBufferBlock_RQ_6_REG_IN : X_BUF
    port map (
      I => RQ_6_tsimcreated_xor_Q_521,
      O => NlwBufferSignal_RQ_6_REG_IN
    );
  NlwBufferBlock_RQ_6_REG_CLK : X_BUF
    port map (
      I => RQ_6_CLKF_522,
      O => NlwBufferSignal_RQ_6_REG_CLK
    );
  NlwBufferBlock_RQ_6_D_IN0 : X_BUF
    port map (
      I => RQ_6_D1_523,
      O => NlwBufferSignal_RQ_6_D_IN0
    );
  NlwBufferBlock_RQ_6_D_IN1 : X_BUF
    port map (
      I => RQ_6_D2_524,
      O => NlwBufferSignal_RQ_6_D_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_6_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_0_IN1 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN4
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN5
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN6
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN7 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN7
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN8 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN8
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN9 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN9
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN10
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN11
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN12
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN13
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN14
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN15
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN5 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN6 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN7
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN8 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN8
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN9
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN10
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN11
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN12
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN13
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN14
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN15
    );
  NlwBufferBlock_RQ_6_D2_IN0 : X_BUF
    port map (
      I => RQ_6_D2_PT_0_525,
      O => NlwBufferSignal_RQ_6_D2_IN0
    );
  NlwBufferBlock_RQ_6_D2_IN1 : X_BUF
    port map (
      I => RQ_6_D2_PT_1_526,
      O => NlwBufferSignal_RQ_6_D2_IN1
    );
  NlwBufferBlock_RQ_6_D2_IN2 : X_BUF
    port map (
      I => RQ_6_D2_PT_2_527,
      O => NlwBufferSignal_RQ_6_D2_IN2
    );
  NlwBufferBlock_RQ_6_D2_IN3 : X_BUF
    port map (
      I => RQ_6_D2_PT_3_528,
      O => NlwBufferSignal_RQ_6_D2_IN3
    );
  NlwBufferBlock_RQ_6_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_6_CLKF_IN0
    );
  NlwBufferBlock_RQ_6_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_6_CLKF_IN1
    );
  NlwBufferBlock_burst_counter_0_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => burst_counter_0_D_531,
      O => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN0
    );
  NlwBufferBlock_burst_counter_0_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => burst_counter_0_Q_529,
      O => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN1
    );
  NlwBufferBlock_burst_counter_0_REG_IN : X_BUF
    port map (
      I => burst_counter_0_tsimcreated_xor_Q_532,
      O => NlwBufferSignal_burst_counter_0_REG_IN
    );
  NlwBufferBlock_burst_counter_0_REG_CLK : X_BUF
    port map (
      I => burst_counter_0_CLKF_533,
      O => NlwBufferSignal_burst_counter_0_REG_CLK
    );
  NlwBufferBlock_burst_counter_0_D_IN0 : X_BUF
    port map (
      I => burst_counter_0_D1_534,
      O => NlwBufferSignal_burst_counter_0_D_IN0
    );
  NlwBufferBlock_burst_counter_0_D_IN1 : X_BUF
    port map (
      I => burst_counter_0_D2_535,
      O => NlwBufferSignal_burst_counter_0_D_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => nAS_D0_EXP_536,
      O => NlwBufferSignal_burst_counter_0_D2_PT_0_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => nAS_D0_EXP_536,
      O => NlwBufferSignal_burst_counter_0_D2_PT_0_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => LDQ0_OBUF_EXP_538,
      O => NlwBufferSignal_burst_counter_0_D2_PT_1_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => LDQ0_OBUF_EXP_538,
      O => NlwBufferSignal_burst_counter_0_D2_PT_1_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_burst_counter_0_D2_PT_2_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_0_D2_PT_2_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_4_IN0 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_burst_counter_0_D2_PT_4_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_4_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_burst_counter_0_D2_PT_4_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_4_IN2 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_0_D2_PT_4_IN2
    );
  NlwBufferBlock_burst_counter_0_D2_PT_5_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_burst_counter_0_D2_PT_5_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_5_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_burst_counter_0_D2_PT_5_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_burst_counter_0_D2_PT_5_IN2
    );
  NlwBufferBlock_burst_counter_0_D2_PT_5_IN3 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_burst_counter_0_D2_PT_5_IN3
    );
  NlwBufferBlock_burst_counter_0_D2_PT_5_IN4 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_burst_counter_0_D2_PT_5_IN4
    );
  NlwBufferBlock_burst_counter_0_D2_PT_5_IN5 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_0_D2_PT_5_IN5
    );
  NlwBufferBlock_burst_counter_0_D2_IN0 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_0_537,
      O => NlwBufferSignal_burst_counter_0_D2_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_IN1 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_1_539,
      O => NlwBufferSignal_burst_counter_0_D2_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_IN2 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_2_540,
      O => NlwBufferSignal_burst_counter_0_D2_IN2
    );
  NlwBufferBlock_burst_counter_0_D2_IN3 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_3_542,
      O => NlwBufferSignal_burst_counter_0_D2_IN3
    );
  NlwBufferBlock_burst_counter_0_D2_IN4 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_4_543,
      O => NlwBufferSignal_burst_counter_0_D2_IN4
    );
  NlwBufferBlock_burst_counter_0_D2_IN5 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_5_544,
      O => NlwBufferSignal_burst_counter_0_D2_IN5
    );
  NlwBufferBlock_burst_counter_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_burst_counter_0_CLKF_IN0
    );
  NlwBufferBlock_burst_counter_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_burst_counter_0_CLKF_IN1
    );
  NlwBufferBlock_REFRESH_REG_IN : X_BUF
    port map (
      I => REFRESH_D_547,
      O => NlwBufferSignal_REFRESH_REG_IN
    );
  NlwBufferBlock_REFRESH_REG_CLK : X_BUF
    port map (
      I => REFRESH_CLKF_548,
      O => NlwBufferSignal_REFRESH_REG_CLK
    );
  NlwBufferBlock_REFRESH_D_IN0 : X_BUF
    port map (
      I => REFRESH_D1_549,
      O => NlwBufferSignal_REFRESH_D_IN0
    );
  NlwBufferBlock_REFRESH_D_IN1 : X_BUF
    port map (
      I => REFRESH_D2_550,
      O => NlwBufferSignal_REFRESH_D_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_REFRESH_D2_PT_0_IN0
    );
  NlwBufferBlock_REFRESH_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_REFRESH_D2_PT_0_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_0_IN2 : X_BUF
    port map (
      I => REFRESH_546,
      O => NlwBufferSignal_REFRESH_D2_PT_0_IN2
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN0
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN2
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN3
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN4
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN5 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN5
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN6 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN6
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN7
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN8 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN8
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN9 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN9
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN10
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN11
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN12
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN13
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN14
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN15
    );
  NlwBufferBlock_REFRESH_D2_IN0 : X_BUF
    port map (
      I => REFRESH_D2_PT_0_551,
      O => NlwBufferSignal_REFRESH_D2_IN0
    );
  NlwBufferBlock_REFRESH_D2_IN1 : X_BUF
    port map (
      I => REFRESH_D2_PT_1_552,
      O => NlwBufferSignal_REFRESH_D2_IN1
    );
  NlwBufferBlock_REFRESH_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_REFRESH_CLKF_IN0
    );
  NlwBufferBlock_REFRESH_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_REFRESH_CLKF_IN1
    );
  NlwBufferBlock_RQ_7_REG_IN : X_BUF
    port map (
      I => RQ_7_D_554,
      O => NlwBufferSignal_RQ_7_REG_IN
    );
  NlwBufferBlock_RQ_7_REG_CLK : X_BUF
    port map (
      I => RQ_7_CLKF_555,
      O => NlwBufferSignal_RQ_7_REG_CLK
    );
  NlwBufferBlock_RQ_7_D_IN0 : X_BUF
    port map (
      I => RQ_7_D1_556,
      O => NlwBufferSignal_RQ_7_D_IN0
    );
  NlwBufferBlock_RQ_7_D_IN1 : X_BUF
    port map (
      I => RQ_7_D2_557,
      O => NlwBufferSignal_RQ_7_D_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_7_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_7_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_7_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_0_IN2 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_7_D2_PT_0_IN2
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN3 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN4
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN5 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN5
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN6 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN6
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN7
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN8 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN8
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN9
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN10
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN11
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN12
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN13
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN14
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN15
    );
  NlwBufferBlock_RQ_7_D2_IN0 : X_BUF
    port map (
      I => RQ_7_D2_PT_0_558,
      O => NlwBufferSignal_RQ_7_D2_IN0
    );
  NlwBufferBlock_RQ_7_D2_IN1 : X_BUF
    port map (
      I => RQ_7_D2_PT_1_559,
      O => NlwBufferSignal_RQ_7_D2_IN1
    );
  NlwBufferBlock_RQ_7_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_7_CLKF_IN0
    );
  NlwBufferBlock_RQ_7_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RQ_7_CLKF_IN1
    );
  NlwBufferBlock_burst_counter_1_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => burst_counter_1_D_564,
      O => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN0
    );
  NlwBufferBlock_burst_counter_1_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => burst_counter_1_Q_560,
      O => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN1
    );
  NlwBufferBlock_burst_counter_1_REG_IN : X_BUF
    port map (
      I => burst_counter_1_tsimcreated_xor_Q_565,
      O => NlwBufferSignal_burst_counter_1_REG_IN
    );
  NlwBufferBlock_burst_counter_1_REG_CLK : X_BUF
    port map (
      I => burst_counter_1_CLKF_566,
      O => NlwBufferSignal_burst_counter_1_REG_CLK
    );
  NlwBufferBlock_burst_counter_1_D_IN0 : X_BUF
    port map (
      I => burst_counter_1_D1_567,
      O => NlwBufferSignal_burst_counter_1_D_IN0
    );
  NlwBufferBlock_burst_counter_1_D_IN1 : X_BUF
    port map (
      I => burst_counter_1_D2_568,
      O => NlwBufferSignal_burst_counter_1_D_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP31_EXP_569,
      O => NlwBufferSignal_burst_counter_1_D2_PT_0_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP31_EXP_569,
      O => NlwBufferSignal_burst_counter_1_D2_PT_0_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_burst_counter_1_D2_PT_1_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_burst_counter_1_D2_PT_1_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_1_D2_PT_2_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_burst_counter_1_D2_PT_2_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_burst_counter_1_D2_PT_2_IN2
    );
  NlwBufferBlock_burst_counter_1_D2_IN0 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_0_570,
      O => NlwBufferSignal_burst_counter_1_D2_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_IN1 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_1_571,
      O => NlwBufferSignal_burst_counter_1_D2_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_IN2 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_2_572,
      O => NlwBufferSignal_burst_counter_1_D2_IN2
    );
  NlwBufferBlock_burst_counter_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_burst_counter_1_CLKF_IN0
    );
  NlwBufferBlock_burst_counter_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_burst_counter_1_CLKF_IN1
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN0
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN1
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_0_IN2 : X_BUF
    port map (
      I => SIZ_0_IBUF_71,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN2
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_0_IN3 : X_BUF
    port map (
      I => SIZ_1_IBUF_73,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN3
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN0
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN1
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_1_IN2 : X_BUF
    port map (
      I => SIZ_0_IBUF_71,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN2
    );
  NlwBufferBlock_burst_counter_1_EXP_PT_1_IN3 : X_BUF
    port map (
      I => SIZ_1_IBUF_73,
      O => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN3
    );
  NlwBufferBlock_burst_counter_1_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => burst_counter_1_EXP_PT_0_573,
      O => NlwBufferSignal_burst_counter_1_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_burst_counter_1_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => burst_counter_1_EXP_PT_1_574,
      O => NlwBufferSignal_burst_counter_1_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_D0_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_29,
      O => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_D0_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_D0_REG_IN : X_BUF
    port map (
      I => AUTO_CONFIG_D0_D_577,
      O => NlwBufferSignal_AUTO_CONFIG_D0_REG_IN
    );
  NlwBufferBlock_AUTO_CONFIG_D0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_AUTO_CONFIG_D0_REG_CLK
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_D1_578,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_D2_579,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D2_IN1 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_REG_IN : X_BUF
    port map (
      I => RANGER_ACCESS_D_582,
      O => NlwBufferSignal_RANGER_ACCESS_REG_IN
    );
  NlwBufferBlock_RANGER_ACCESS_REG_CLK : X_BUF
    port map (
      I => RANGER_ACCESS_CLKF_583,
      O => NlwBufferSignal_RANGER_ACCESS_REG_CLK
    );
  NlwBufferBlock_RANGER_ACCESS_D_IN0 : X_BUF
    port map (
      I => RANGER_ACCESS_D1_584,
      O => NlwBufferSignal_RANGER_ACCESS_D_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D_IN1 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_585,
      O => NlwBufferSignal_RANGER_ACCESS_D_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP29_EXP_586,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP29_EXP_586,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN3 : X_BUF
    port map (
      I => RANGER_ACCESS_581,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN3 : X_BUF
    port map (
      I => RANGER_ACCESS_581,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN1 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN3 : X_BUF
    port map (
      I => RANGER_ACCESS_581,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN2 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN3 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN4 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN4
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN5 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN5
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN6 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN6
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN7
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN8 : X_BUF
    port map (
      I => RANGER_ACCESS_581,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN8
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN9 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN9
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN10
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN11
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN12
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN13
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN14
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN15
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN0 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_0_587,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN1 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_1_588,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN2 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_2_589,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN3 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_3_590,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN4 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_4_591,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN4
    );
  NlwBufferBlock_RANGER_ACCESS_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RANGER_ACCESS_CLKF_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RANGER_ACCESS_CLKF_IN1
    );
  NlwBufferBlock_SHUT_UP_REG_IN : X_BUF
    port map (
      I => SHUT_UP_D_595,
      O => NlwBufferSignal_SHUT_UP_REG_IN
    );
  NlwBufferBlock_SHUT_UP_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_SHUT_UP_REG_CLK
    );
  NlwBufferBlock_SHUT_UP_D_IN0 : X_BUF
    port map (
      I => SHUT_UP_D1_597,
      O => NlwBufferSignal_SHUT_UP_D_IN0
    );
  NlwBufferBlock_SHUT_UP_D_IN1 : X_BUF
    port map (
      I => SHUT_UP_D2_598,
      O => NlwBufferSignal_SHUT_UP_D_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN2
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN3
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN4
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN2
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN3
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN4
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN2
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN3
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN4
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN5 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN5
    );
  NlwBufferBlock_SHUT_UP_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => SHUT_UP_EXP_PT_0_599,
      O => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => SHUT_UP_EXP_PT_1_600,
      O => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => SHUT_UP_EXP_PT_2_601,
      O => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_SHUT_UP_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_SHUT_UP_CE_IN0
    );
  NlwBufferBlock_SHUT_UP_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_SHUT_UP_CE_IN1
    );
  NlwBufferBlock_SHUT_UP_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_SHUT_UP_CE_IN2
    );
  NlwBufferBlock_SHUT_UP_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_CE_IN3
    );
  NlwBufferBlock_SHUT_UP_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_SHUT_UP_CE_IN4
    );
  NlwBufferBlock_SHUT_UP_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_SHUT_UP_CE_IN5
    );
  NlwBufferBlock_SHUT_UP_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_SHUT_UP_CE_IN6
    );
  NlwBufferBlock_SHUT_UP_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_SHUT_UP_CE_IN7
    );
  NlwBufferBlock_SHUT_UP_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_SHUT_UP_CE_IN8
    );
  NlwBufferBlock_SHUT_UP_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_SHUT_UP_CE_IN9
    );
  NlwBufferBlock_SHUT_UP_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_SHUT_UP_CE_IN10
    );
  NlwBufferBlock_SHUT_UP_CE_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_SHUT_UP_CE_IN11
    );
  NlwBufferBlock_SHUT_UP_CE_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_SHUT_UP_CE_IN12
    );
  NlwBufferBlock_SHUT_UP_CE_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_SHUT_UP_CE_IN13
    );
  NlwBufferBlock_SHUT_UP_CE_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_SHUT_UP_CE_IN14
    );
  NlwBufferBlock_SHUT_UP_CE_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_SHUT_UP_CE_IN15
    );
  NlwBufferBlock_DSACK_16BIT_REG_IN : X_BUF
    port map (
      I => DSACK_16BIT_D_603,
      O => NlwBufferSignal_DSACK_16BIT_REG_IN
    );
  NlwBufferBlock_DSACK_16BIT_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_DSACK_16BIT_REG_CLK
    );
  NlwBufferBlock_DSACK_16BIT_D_IN0 : X_BUF
    port map (
      I => DSACK_16BIT_D1_604,
      O => NlwBufferSignal_DSACK_16BIT_D_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D_IN1 : X_BUF
    port map (
      I => DSACK_16BIT_D2_605,
      O => NlwBufferSignal_DSACK_16BIT_D_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN3 : X_BUF
    port map (
      I => IDE_ENABLE_357,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN4 : X_BUF
    port map (
      I => IDE_DSACK_D(4),
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN2 : X_BUF
    port map (
      I => IDE_CYCLE_277,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN3 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN4 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_69,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN3 : X_BUF
    port map (
      I => DSACK_16BIT_387,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN4 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_69,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN2 : X_BUF
    port map (
      I => IDE_ENABLE_357,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN3 : X_BUF
    port map (
      I => DSACK_16BIT_387,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN4 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_69,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN3 : X_BUF
    port map (
      I => IDE_ENABLE_357,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN4 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_69,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN5 : X_BUF
    port map (
      I => IDE_DSACK_D(2),
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN5
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN0 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_0_607,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN1 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_1_608,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN2 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_2_609,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN3 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_3_610,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN4 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_4_612,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN4
    );
  NlwBufferBlock_nAS_D0_REG_IN : X_BUF
    port map (
      I => nAS_D0_D_615,
      O => NlwBufferSignal_nAS_D0_REG_IN
    );
  NlwBufferBlock_nAS_D0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_nAS_D0_REG_CLK
    );
  NlwBufferBlock_nAS_D0_D_IN0 : X_BUF
    port map (
      I => nAS_D0_D1_617,
      O => NlwBufferSignal_nAS_D0_D_IN0
    );
  NlwBufferBlock_nAS_D0_D_IN1 : X_BUF
    port map (
      I => nAS_D0_D2_618,
      O => NlwBufferSignal_nAS_D0_D_IN1
    );
  NlwBufferBlock_nAS_D0_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_nAS_D0_D2_IN0
    );
  NlwBufferBlock_nAS_D0_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_nAS_D0_D2_IN1
    );
  NlwBufferBlock_nAS_D0_EXP_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_nAS_D0_EXP_PT_0_IN0
    );
  NlwBufferBlock_nAS_D0_EXP_PT_0_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_nAS_D0_EXP_PT_0_IN1
    );
  NlwBufferBlock_nAS_D0_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_nAS_D0_EXP_PT_0_IN2
    );
  NlwBufferBlock_nAS_D0_EXP_PT_0_IN3 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_nAS_D0_EXP_PT_0_IN3
    );
  NlwBufferBlock_nAS_D0_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_nAS_D0_EXP_PT_1_IN0
    );
  NlwBufferBlock_nAS_D0_EXP_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_nAS_D0_EXP_PT_1_IN1
    );
  NlwBufferBlock_nAS_D0_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_nAS_D0_EXP_PT_1_IN2
    );
  NlwBufferBlock_nAS_D0_EXP_PT_1_IN3 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_nAS_D0_EXP_PT_1_IN3
    );
  NlwBufferBlock_nAS_D0_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_nAS_D0_EXP_PT_1_IN4
    );
  NlwBufferBlock_nAS_D0_EXP_PT_1_IN5 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_nAS_D0_EXP_PT_1_IN5
    );
  NlwBufferBlock_nAS_D0_EXP_PT_1_IN6 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_nAS_D0_EXP_PT_1_IN6
    );
  NlwBufferBlock_nAS_D0_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_nAS_D0_EXP_PT_2_IN0
    );
  NlwBufferBlock_nAS_D0_EXP_PT_2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_nAS_D0_EXP_PT_2_IN1
    );
  NlwBufferBlock_nAS_D0_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_nAS_D0_EXP_PT_2_IN2
    );
  NlwBufferBlock_nAS_D0_EXP_PT_2_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_nAS_D0_EXP_PT_2_IN3
    );
  NlwBufferBlock_nAS_D0_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_nAS_D0_EXP_PT_2_IN4
    );
  NlwBufferBlock_nAS_D0_EXP_PT_2_IN5 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_nAS_D0_EXP_PT_2_IN5
    );
  NlwBufferBlock_nAS_D0_EXP_PT_2_IN6 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_nAS_D0_EXP_PT_2_IN6
    );
  NlwBufferBlock_nAS_D0_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => nAS_D0_EXP_PT_0_619,
      O => NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_nAS_D0_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => nAS_D0_EXP_PT_1_620,
      O => NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_nAS_D0_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => nAS_D0_EXP_PT_2_621,
      O => NlwBufferSignal_nAS_D0_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_nAS_D0_CE_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_nAS_D0_CE_IN0
    );
  NlwBufferBlock_nAS_D0_CE_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_nAS_D0_CE_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_REG_IN : X_BUF
    port map (
      I => LDQ0_OBUF_D_624,
      O => NlwBufferSignal_LDQ0_OBUF_REG_IN
    );
  NlwBufferBlock_LDQ0_OBUF_REG_CLK : X_BUF
    port map (
      I => LDQ0_OBUF_CLKF_625,
      O => NlwBufferSignal_LDQ0_OBUF_REG_CLK
    );
  NlwBufferBlock_LDQ0_OBUF_D_IN0 : X_BUF
    port map (
      I => LDQ0_OBUF_D1_627,
      O => NlwBufferSignal_LDQ0_OBUF_D_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D_IN1 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_628,
      O => NlwBufferSignal_LDQ0_OBUF_D_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => burst_counter_1_EXP_563,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => burst_counter_1_EXP_563,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => SIZ_0_IBUF_71,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_0_IBUF_75,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => SIZ_0_IBUF_71,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => SIZ_1_IBUF_73,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_0_IBUF_75,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN3
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN0 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_0_629,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN1 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_1_630,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN2 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_2_631,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_LDQ0_OBUF_CLKF_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_LDQ0_OBUF_CLKF_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_LDQ0_OBUF_CE_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_LDQ0_OBUF_CE_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_LDQ0_OBUF_CE_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_CE_IN2 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_LDQ0_OBUF_CE_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_CE_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_LDQ0_OBUF_CE_IN3
    );
  NlwBufferBlock_LDQ1_OBUF_REG_IN : X_BUF
    port map (
      I => LDQ1_OBUF_D_635,
      O => NlwBufferSignal_LDQ1_OBUF_REG_IN
    );
  NlwBufferBlock_LDQ1_OBUF_REG_CLK : X_BUF
    port map (
      I => LDQ1_OBUF_CLKF_636,
      O => NlwBufferSignal_LDQ1_OBUF_REG_CLK
    );
  NlwBufferBlock_LDQ1_OBUF_D_IN0 : X_BUF
    port map (
      I => LDQ1_OBUF_D1_638,
      O => NlwBufferSignal_LDQ1_OBUF_D_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D_IN1 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_639,
      O => NlwBufferSignal_LDQ1_OBUF_D_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => SIZ_0_IBUF_71,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => SIZ_1_IBUF_73,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_0_IBUF_75,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_LDQ1_OBUF_D2_IN0 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_PT_0_640,
      O => NlwBufferSignal_LDQ1_OBUF_D2_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_IN1 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_PT_1_641,
      O => NlwBufferSignal_LDQ1_OBUF_D2_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_LDQ1_OBUF_CLKF_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_LDQ1_OBUF_CLKF_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_LDQ1_OBUF_CE_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_LDQ1_OBUF_CE_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_LDQ1_OBUF_CE_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_CE_IN2 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_LDQ1_OBUF_CE_IN2
    );
  NlwBufferBlock_LDQ1_OBUF_CE_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_LDQ1_OBUF_CE_IN3
    );
  NlwBufferBlock_UDQ0_OBUF_REG_IN : X_BUF
    port map (
      I => UDQ0_OBUF_D_643,
      O => NlwBufferSignal_UDQ0_OBUF_REG_IN
    );
  NlwBufferBlock_UDQ0_OBUF_REG_CLK : X_BUF
    port map (
      I => UDQ0_OBUF_CLKF_644,
      O => NlwBufferSignal_UDQ0_OBUF_REG_CLK
    );
  NlwBufferBlock_UDQ0_OBUF_D_IN0 : X_BUF
    port map (
      I => UDQ0_OBUF_D1_646,
      O => NlwBufferSignal_UDQ0_OBUF_D_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D_IN1 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_647,
      O => NlwBufferSignal_UDQ0_OBUF_D_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_0_IN2 : X_BUF
    port map (
      I => A_0_IBUF_75,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => SIZ_0_IBUF_71,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => SIZ_1_IBUF_73,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => SIZ_0_IBUF_71,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_2_IN3 : X_BUF
    port map (
      I => SIZ_1_IBUF_73,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN3
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_0_IBUF_75,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN4
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN0 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_0_648,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN1 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_1_649,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN2 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_2_650,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_UDQ0_OBUF_CLKF_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_UDQ0_OBUF_CLKF_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_CE_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_UDQ0_OBUF_CE_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_UDQ0_OBUF_CE_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_CE_IN2 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_UDQ0_OBUF_CE_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_CE_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_UDQ0_OBUF_CE_IN3
    );
  NlwBufferBlock_UDQ1_OBUF_REG_IN : X_BUF
    port map (
      I => UDQ1_OBUF_D_652,
      O => NlwBufferSignal_UDQ1_OBUF_REG_IN
    );
  NlwBufferBlock_UDQ1_OBUF_REG_CLK : X_BUF
    port map (
      I => UDQ1_OBUF_CLKF_653,
      O => NlwBufferSignal_UDQ1_OBUF_REG_CLK
    );
  NlwBufferBlock_UDQ1_OBUF_D_IN0 : X_BUF
    port map (
      I => UDQ1_OBUF_D1_655,
      O => NlwBufferSignal_UDQ1_OBUF_D_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D_IN1 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_656,
      O => NlwBufferSignal_UDQ1_OBUF_D_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_0_IBUF_75,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_IN0 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_PT_0_657,
      O => NlwBufferSignal_UDQ1_OBUF_D2_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_IN1 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_PT_1_658,
      O => NlwBufferSignal_UDQ1_OBUF_D2_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_UDQ1_OBUF_CLKF_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_UDQ1_OBUF_CLKF_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_CE_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_UDQ1_OBUF_CE_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_UDQ1_OBUF_CE_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_CE_IN2 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_UDQ1_OBUF_CE_IN2
    );
  NlwBufferBlock_UDQ1_OBUF_CE_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_UDQ1_OBUF_CE_IN3
    );
  NlwBufferBlock_ARAM_10_REG_IN : X_BUF
    port map (
      I => ARAM_10_D_661,
      O => NlwBufferSignal_ARAM_10_REG_IN
    );
  NlwBufferBlock_ARAM_10_REG_CLK : X_BUF
    port map (
      I => ARAM_10_CLKF_662,
      O => NlwBufferSignal_ARAM_10_REG_CLK
    );
  NlwBufferBlock_ARAM_10_D_IN0 : X_BUF
    port map (
      I => ARAM_10_D1_663,
      O => NlwBufferSignal_ARAM_10_D_IN0
    );
  NlwBufferBlock_ARAM_10_D_IN1 : X_BUF
    port map (
      I => ARAM_10_D2_664,
      O => NlwBufferSignal_ARAM_10_D_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP36_EXP_665,
      O => NlwBufferSignal_ARAM_10_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP36_EXP_665,
      O => NlwBufferSignal_ARAM_10_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_10_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_10_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_10_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_10_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_10_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_10_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_10_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_10_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_10_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_10_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_10_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_10_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_10_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_10_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_10_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_10_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_10_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_10_D2_PT_4_IN4 : X_BUF
    port map (
      I => A_15_IBUF_77,
      O => NlwBufferSignal_ARAM_10_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_10_D2_IN0 : X_BUF
    port map (
      I => ARAM_10_D2_PT_0_666,
      O => NlwBufferSignal_ARAM_10_D2_IN0
    );
  NlwBufferBlock_ARAM_10_D2_IN1 : X_BUF
    port map (
      I => ARAM_10_D2_PT_1_667,
      O => NlwBufferSignal_ARAM_10_D2_IN1
    );
  NlwBufferBlock_ARAM_10_D2_IN2 : X_BUF
    port map (
      I => ARAM_10_D2_PT_2_668,
      O => NlwBufferSignal_ARAM_10_D2_IN2
    );
  NlwBufferBlock_ARAM_10_D2_IN3 : X_BUF
    port map (
      I => ARAM_10_D2_PT_3_669,
      O => NlwBufferSignal_ARAM_10_D2_IN3
    );
  NlwBufferBlock_ARAM_10_D2_IN4 : X_BUF
    port map (
      I => ARAM_10_D2_PT_4_670,
      O => NlwBufferSignal_ARAM_10_D2_IN4
    );
  NlwBufferBlock_ARAM_10_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_10_CLKF_IN0
    );
  NlwBufferBlock_ARAM_10_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_10_CLKF_IN1
    );
  NlwBufferBlock_ARAM_0_REG_IN : X_BUF
    port map (
      I => ARAM_0_D_673,
      O => NlwBufferSignal_ARAM_0_REG_IN
    );
  NlwBufferBlock_ARAM_0_REG_CLK : X_BUF
    port map (
      I => ARAM_0_CLKF_674,
      O => NlwBufferSignal_ARAM_0_REG_CLK
    );
  NlwBufferBlock_ARAM_0_D_IN0 : X_BUF
    port map (
      I => ARAM_0_D1_675,
      O => NlwBufferSignal_ARAM_0_D_IN0
    );
  NlwBufferBlock_ARAM_0_D_IN1 : X_BUF
    port map (
      I => ARAM_0_D2_676,
      O => NlwBufferSignal_ARAM_0_D_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP38_EXP_677,
      O => NlwBufferSignal_ARAM_0_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP38_EXP_677,
      O => NlwBufferSignal_ARAM_0_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_0_672,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_0_672,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_0_672,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN6
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN7 : X_BUF
    port map (
      I => ARAM_LOW(0),
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN7
    );
  NlwBufferBlock_ARAM_0_D2_IN0 : X_BUF
    port map (
      I => ARAM_0_D2_PT_0_678,
      O => NlwBufferSignal_ARAM_0_D2_IN0
    );
  NlwBufferBlock_ARAM_0_D2_IN1 : X_BUF
    port map (
      I => ARAM_0_D2_PT_1_679,
      O => NlwBufferSignal_ARAM_0_D2_IN1
    );
  NlwBufferBlock_ARAM_0_D2_IN2 : X_BUF
    port map (
      I => ARAM_0_D2_PT_2_680,
      O => NlwBufferSignal_ARAM_0_D2_IN2
    );
  NlwBufferBlock_ARAM_0_D2_IN3 : X_BUF
    port map (
      I => ARAM_0_D2_PT_3_681,
      O => NlwBufferSignal_ARAM_0_D2_IN3
    );
  NlwBufferBlock_ARAM_0_D2_IN4 : X_BUF
    port map (
      I => ARAM_0_D2_PT_4_683,
      O => NlwBufferSignal_ARAM_0_D2_IN4
    );
  NlwBufferBlock_ARAM_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_0_CLKF_IN0
    );
  NlwBufferBlock_ARAM_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_0_CLKF_IN1
    );
  NlwBufferBlock_ARAM_1_REG_IN : X_BUF
    port map (
      I => ARAM_1_D_686,
      O => NlwBufferSignal_ARAM_1_REG_IN
    );
  NlwBufferBlock_ARAM_1_REG_CLK : X_BUF
    port map (
      I => ARAM_1_CLKF_687,
      O => NlwBufferSignal_ARAM_1_REG_CLK
    );
  NlwBufferBlock_ARAM_1_D_IN0 : X_BUF
    port map (
      I => ARAM_1_D1_688,
      O => NlwBufferSignal_ARAM_1_D_IN0
    );
  NlwBufferBlock_ARAM_1_D_IN1 : X_BUF
    port map (
      I => ARAM_1_D2_689,
      O => NlwBufferSignal_ARAM_1_D_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP40_EXP_690,
      O => NlwBufferSignal_ARAM_1_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP40_EXP_690,
      O => NlwBufferSignal_ARAM_1_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN4 : X_BUF
    port map (
      I => ARAM_1_685,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_1_D2_IN0 : X_BUF
    port map (
      I => ARAM_1_D2_PT_0_691,
      O => NlwBufferSignal_ARAM_1_D2_IN0
    );
  NlwBufferBlock_ARAM_1_D2_IN1 : X_BUF
    port map (
      I => ARAM_1_D2_PT_1_692,
      O => NlwBufferSignal_ARAM_1_D2_IN1
    );
  NlwBufferBlock_ARAM_1_D2_IN2 : X_BUF
    port map (
      I => ARAM_1_D2_PT_2_693,
      O => NlwBufferSignal_ARAM_1_D2_IN2
    );
  NlwBufferBlock_ARAM_1_D2_IN3 : X_BUF
    port map (
      I => ARAM_1_D2_PT_3_694,
      O => NlwBufferSignal_ARAM_1_D2_IN3
    );
  NlwBufferBlock_ARAM_1_D2_IN4 : X_BUF
    port map (
      I => ARAM_1_D2_PT_4_695,
      O => NlwBufferSignal_ARAM_1_D2_IN4
    );
  NlwBufferBlock_ARAM_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_1_CLKF_IN0
    );
  NlwBufferBlock_ARAM_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_1_CLKF_IN1
    );
  NlwBufferBlock_ARAM_11_REG_IN : X_BUF
    port map (
      I => ARAM_11_D_698,
      O => NlwBufferSignal_ARAM_11_REG_IN
    );
  NlwBufferBlock_ARAM_11_REG_CLK : X_BUF
    port map (
      I => ARAM_11_CLKF_699,
      O => NlwBufferSignal_ARAM_11_REG_CLK
    );
  NlwBufferBlock_ARAM_11_D_IN0 : X_BUF
    port map (
      I => ARAM_11_D1_700,
      O => NlwBufferSignal_ARAM_11_D_IN0
    );
  NlwBufferBlock_ARAM_11_D_IN1 : X_BUF
    port map (
      I => ARAM_11_D2_701,
      O => NlwBufferSignal_ARAM_11_D_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN2
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN3
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN4
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_11_697,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN5
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_11_697,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_11_697,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN6
    );
  NlwBufferBlock_ARAM_11_D2_PT_3_IN7 : X_BUF
    port map (
      I => A_16_IBUF_65,
      O => NlwBufferSignal_ARAM_11_D2_PT_3_IN7
    );
  NlwBufferBlock_ARAM_11_D2_IN0 : X_BUF
    port map (
      I => ARAM_11_D2_PT_0_702,
      O => NlwBufferSignal_ARAM_11_D2_IN0
    );
  NlwBufferBlock_ARAM_11_D2_IN1 : X_BUF
    port map (
      I => ARAM_11_D2_PT_1_703,
      O => NlwBufferSignal_ARAM_11_D2_IN1
    );
  NlwBufferBlock_ARAM_11_D2_IN2 : X_BUF
    port map (
      I => ARAM_11_D2_PT_2_704,
      O => NlwBufferSignal_ARAM_11_D2_IN2
    );
  NlwBufferBlock_ARAM_11_D2_IN3 : X_BUF
    port map (
      I => ARAM_11_D2_PT_3_705,
      O => NlwBufferSignal_ARAM_11_D2_IN3
    );
  NlwBufferBlock_ARAM_11_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_11_CLKF_IN0
    );
  NlwBufferBlock_ARAM_11_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_11_CLKF_IN1
    );
  NlwBufferBlock_ARAM_12_REG_IN : X_BUF
    port map (
      I => ARAM_12_D_708,
      O => NlwBufferSignal_ARAM_12_REG_IN
    );
  NlwBufferBlock_ARAM_12_REG_CLK : X_BUF
    port map (
      I => ARAM_12_CLKF_709,
      O => NlwBufferSignal_ARAM_12_REG_CLK
    );
  NlwBufferBlock_ARAM_12_D_IN0 : X_BUF
    port map (
      I => ARAM_12_D1_710,
      O => NlwBufferSignal_ARAM_12_D_IN0
    );
  NlwBufferBlock_ARAM_12_D_IN1 : X_BUF
    port map (
      I => ARAM_12_D2_711,
      O => NlwBufferSignal_ARAM_12_D_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN4
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_12_707,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN5
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_12_707,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_12_707,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN6
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN7 : X_BUF
    port map (
      I => A_17_IBUF_63,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN7
    );
  NlwBufferBlock_ARAM_12_D2_IN0 : X_BUF
    port map (
      I => ARAM_12_D2_PT_0_712,
      O => NlwBufferSignal_ARAM_12_D2_IN0
    );
  NlwBufferBlock_ARAM_12_D2_IN1 : X_BUF
    port map (
      I => ARAM_12_D2_PT_1_713,
      O => NlwBufferSignal_ARAM_12_D2_IN1
    );
  NlwBufferBlock_ARAM_12_D2_IN2 : X_BUF
    port map (
      I => ARAM_12_D2_PT_2_714,
      O => NlwBufferSignal_ARAM_12_D2_IN2
    );
  NlwBufferBlock_ARAM_12_D2_IN3 : X_BUF
    port map (
      I => ARAM_12_D2_PT_3_715,
      O => NlwBufferSignal_ARAM_12_D2_IN3
    );
  NlwBufferBlock_ARAM_12_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_12_CLKF_IN0
    );
  NlwBufferBlock_ARAM_12_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_12_CLKF_IN1
    );
  NlwBufferBlock_ARAM_2_REG_IN : X_BUF
    port map (
      I => ARAM_2_D_718,
      O => NlwBufferSignal_ARAM_2_REG_IN
    );
  NlwBufferBlock_ARAM_2_REG_CLK : X_BUF
    port map (
      I => ARAM_2_CLKF_719,
      O => NlwBufferSignal_ARAM_2_REG_CLK
    );
  NlwBufferBlock_ARAM_2_D_IN0 : X_BUF
    port map (
      I => ARAM_2_D1_720,
      O => NlwBufferSignal_ARAM_2_D_IN0
    );
  NlwBufferBlock_ARAM_2_D_IN1 : X_BUF
    port map (
      I => ARAM_2_D2_721,
      O => NlwBufferSignal_ARAM_2_D_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => ARAM_5_EXP_722,
      O => NlwBufferSignal_ARAM_2_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => ARAM_5_EXP_722,
      O => NlwBufferSignal_ARAM_2_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_2_717,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_2_717,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_2_717,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN6
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN7 : X_BUF
    port map (
      I => ARAM_LOW(2),
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN7
    );
  NlwBufferBlock_ARAM_2_D2_IN0 : X_BUF
    port map (
      I => ARAM_2_D2_PT_0_723,
      O => NlwBufferSignal_ARAM_2_D2_IN0
    );
  NlwBufferBlock_ARAM_2_D2_IN1 : X_BUF
    port map (
      I => ARAM_2_D2_PT_1_724,
      O => NlwBufferSignal_ARAM_2_D2_IN1
    );
  NlwBufferBlock_ARAM_2_D2_IN2 : X_BUF
    port map (
      I => ARAM_2_D2_PT_2_725,
      O => NlwBufferSignal_ARAM_2_D2_IN2
    );
  NlwBufferBlock_ARAM_2_D2_IN3 : X_BUF
    port map (
      I => ARAM_2_D2_PT_3_726,
      O => NlwBufferSignal_ARAM_2_D2_IN3
    );
  NlwBufferBlock_ARAM_2_D2_IN4 : X_BUF
    port map (
      I => ARAM_2_D2_PT_4_728,
      O => NlwBufferSignal_ARAM_2_D2_IN4
    );
  NlwBufferBlock_ARAM_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_2_CLKF_IN0
    );
  NlwBufferBlock_ARAM_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_2_CLKF_IN1
    );
  NlwBufferBlock_ARAM_3_REG_IN : X_BUF
    port map (
      I => ARAM_3_D_731,
      O => NlwBufferSignal_ARAM_3_REG_IN
    );
  NlwBufferBlock_ARAM_3_REG_CLK : X_BUF
    port map (
      I => ARAM_3_CLKF_732,
      O => NlwBufferSignal_ARAM_3_REG_CLK
    );
  NlwBufferBlock_ARAM_3_D_IN0 : X_BUF
    port map (
      I => ARAM_3_D1_733,
      O => NlwBufferSignal_ARAM_3_D_IN0
    );
  NlwBufferBlock_ARAM_3_D_IN1 : X_BUF
    port map (
      I => ARAM_3_D2_734,
      O => NlwBufferSignal_ARAM_3_D_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_0_IN0 : X_BUF
    port map (
      I => Dout2_3_EXP_246,
      O => NlwBufferSignal_ARAM_3_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_0_IN1 : X_BUF
    port map (
      I => Dout2_3_EXP_246,
      O => NlwBufferSignal_ARAM_3_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_3_730,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_3_730,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_3_730,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN6
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN7 : X_BUF
    port map (
      I => ARAM_LOW(3),
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN7
    );
  NlwBufferBlock_ARAM_3_D2_IN0 : X_BUF
    port map (
      I => ARAM_3_D2_PT_0_735,
      O => NlwBufferSignal_ARAM_3_D2_IN0
    );
  NlwBufferBlock_ARAM_3_D2_IN1 : X_BUF
    port map (
      I => ARAM_3_D2_PT_1_736,
      O => NlwBufferSignal_ARAM_3_D2_IN1
    );
  NlwBufferBlock_ARAM_3_D2_IN2 : X_BUF
    port map (
      I => ARAM_3_D2_PT_2_737,
      O => NlwBufferSignal_ARAM_3_D2_IN2
    );
  NlwBufferBlock_ARAM_3_D2_IN3 : X_BUF
    port map (
      I => ARAM_3_D2_PT_3_738,
      O => NlwBufferSignal_ARAM_3_D2_IN3
    );
  NlwBufferBlock_ARAM_3_D2_IN4 : X_BUF
    port map (
      I => ARAM_3_D2_PT_4_740,
      O => NlwBufferSignal_ARAM_3_D2_IN4
    );
  NlwBufferBlock_ARAM_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_3_CLKF_IN0
    );
  NlwBufferBlock_ARAM_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_3_CLKF_IN1
    );
  NlwBufferBlock_ARAM_4_REG_IN : X_BUF
    port map (
      I => ARAM_4_D_743,
      O => NlwBufferSignal_ARAM_4_REG_IN
    );
  NlwBufferBlock_ARAM_4_REG_CLK : X_BUF
    port map (
      I => ARAM_4_CLKF_744,
      O => NlwBufferSignal_ARAM_4_REG_CLK
    );
  NlwBufferBlock_ARAM_4_D_IN0 : X_BUF
    port map (
      I => ARAM_4_D1_745,
      O => NlwBufferSignal_ARAM_4_D_IN0
    );
  NlwBufferBlock_ARAM_4_D_IN1 : X_BUF
    port map (
      I => ARAM_4_D2_746,
      O => NlwBufferSignal_ARAM_4_D_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP42_EXP_747,
      O => NlwBufferSignal_ARAM_4_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP42_EXP_747,
      O => NlwBufferSignal_ARAM_4_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_4_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_4_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_4_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_4_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_4_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_4_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_4_D2_PT_4_IN4 : X_BUF
    port map (
      I => IDE_A_0_OBUF_83,
      O => NlwBufferSignal_ARAM_4_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_4_D2_IN0 : X_BUF
    port map (
      I => ARAM_4_D2_PT_0_748,
      O => NlwBufferSignal_ARAM_4_D2_IN0
    );
  NlwBufferBlock_ARAM_4_D2_IN1 : X_BUF
    port map (
      I => ARAM_4_D2_PT_1_749,
      O => NlwBufferSignal_ARAM_4_D2_IN1
    );
  NlwBufferBlock_ARAM_4_D2_IN2 : X_BUF
    port map (
      I => ARAM_4_D2_PT_2_750,
      O => NlwBufferSignal_ARAM_4_D2_IN2
    );
  NlwBufferBlock_ARAM_4_D2_IN3 : X_BUF
    port map (
      I => ARAM_4_D2_PT_3_751,
      O => NlwBufferSignal_ARAM_4_D2_IN3
    );
  NlwBufferBlock_ARAM_4_D2_IN4 : X_BUF
    port map (
      I => ARAM_4_D2_PT_4_752,
      O => NlwBufferSignal_ARAM_4_D2_IN4
    );
  NlwBufferBlock_ARAM_4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_4_CLKF_IN0
    );
  NlwBufferBlock_ARAM_4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_4_CLKF_IN1
    );
  NlwBufferBlock_ARAM_5_REG_IN : X_BUF
    port map (
      I => ARAM_5_D_756,
      O => NlwBufferSignal_ARAM_5_REG_IN
    );
  NlwBufferBlock_ARAM_5_REG_CLK : X_BUF
    port map (
      I => ARAM_5_CLKF_757,
      O => NlwBufferSignal_ARAM_5_REG_CLK
    );
  NlwBufferBlock_ARAM_5_D_IN0 : X_BUF
    port map (
      I => ARAM_5_D1_758,
      O => NlwBufferSignal_ARAM_5_D_IN0
    );
  NlwBufferBlock_ARAM_5_D_IN1 : X_BUF
    port map (
      I => ARAM_5_D2_759,
      O => NlwBufferSignal_ARAM_5_D_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP41_EXP_760,
      O => NlwBufferSignal_ARAM_5_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_5_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP41_EXP_760,
      O => NlwBufferSignal_ARAM_5_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_5_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_5_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_5_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_5_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_5_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_5_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_5_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_5_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_5_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_5_D2_IN0 : X_BUF
    port map (
      I => ARAM_5_D2_PT_0_761,
      O => NlwBufferSignal_ARAM_5_D2_IN0
    );
  NlwBufferBlock_ARAM_5_D2_IN1 : X_BUF
    port map (
      I => ARAM_5_D2_PT_1_762,
      O => NlwBufferSignal_ARAM_5_D2_IN1
    );
  NlwBufferBlock_ARAM_5_D2_IN2 : X_BUF
    port map (
      I => ARAM_5_D2_PT_2_763,
      O => NlwBufferSignal_ARAM_5_D2_IN2
    );
  NlwBufferBlock_ARAM_5_D2_IN3 : X_BUF
    port map (
      I => ARAM_5_D2_PT_3_764,
      O => NlwBufferSignal_ARAM_5_D2_IN3
    );
  NlwBufferBlock_ARAM_5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_5_CLKF_IN0
    );
  NlwBufferBlock_ARAM_5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_5_CLKF_IN1
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => A_7_IBUF_79,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_ARAM_6_REG_IN : X_BUF
    port map (
      I => ARAM_6_D_767,
      O => NlwBufferSignal_ARAM_6_REG_IN
    );
  NlwBufferBlock_ARAM_6_REG_CLK : X_BUF
    port map (
      I => ARAM_6_CLKF_768,
      O => NlwBufferSignal_ARAM_6_REG_CLK
    );
  NlwBufferBlock_ARAM_6_D_IN0 : X_BUF
    port map (
      I => ARAM_6_D1_769,
      O => NlwBufferSignal_ARAM_6_D_IN0
    );
  NlwBufferBlock_ARAM_6_D_IN1 : X_BUF
    port map (
      I => ARAM_6_D2_770,
      O => NlwBufferSignal_ARAM_6_D_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP39_EXP_771,
      O => NlwBufferSignal_ARAM_6_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP39_EXP_771,
      O => NlwBufferSignal_ARAM_6_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_6_766,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_6_766,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_6_766,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN6
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN7 : X_BUF
    port map (
      I => ARAM_LOW(6),
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN7
    );
  NlwBufferBlock_ARAM_6_D2_IN0 : X_BUF
    port map (
      I => ARAM_6_D2_PT_0_772,
      O => NlwBufferSignal_ARAM_6_D2_IN0
    );
  NlwBufferBlock_ARAM_6_D2_IN1 : X_BUF
    port map (
      I => ARAM_6_D2_PT_1_773,
      O => NlwBufferSignal_ARAM_6_D2_IN1
    );
  NlwBufferBlock_ARAM_6_D2_IN2 : X_BUF
    port map (
      I => ARAM_6_D2_PT_2_774,
      O => NlwBufferSignal_ARAM_6_D2_IN2
    );
  NlwBufferBlock_ARAM_6_D2_IN3 : X_BUF
    port map (
      I => ARAM_6_D2_PT_3_775,
      O => NlwBufferSignal_ARAM_6_D2_IN3
    );
  NlwBufferBlock_ARAM_6_D2_IN4 : X_BUF
    port map (
      I => ARAM_6_D2_PT_4_777,
      O => NlwBufferSignal_ARAM_6_D2_IN4
    );
  NlwBufferBlock_ARAM_6_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_6_CLKF_IN0
    );
  NlwBufferBlock_ARAM_6_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_6_CLKF_IN1
    );
  NlwBufferBlock_ARAM_7_REG_IN : X_BUF
    port map (
      I => ARAM_7_D_780,
      O => NlwBufferSignal_ARAM_7_REG_IN
    );
  NlwBufferBlock_ARAM_7_REG_CLK : X_BUF
    port map (
      I => ARAM_7_CLKF_781,
      O => NlwBufferSignal_ARAM_7_REG_CLK
    );
  NlwBufferBlock_ARAM_7_D_IN0 : X_BUF
    port map (
      I => ARAM_7_D1_782,
      O => NlwBufferSignal_ARAM_7_D_IN0
    );
  NlwBufferBlock_ARAM_7_D_IN1 : X_BUF
    port map (
      I => ARAM_7_D2_783,
      O => NlwBufferSignal_ARAM_7_D_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP37_EXP_784,
      O => NlwBufferSignal_ARAM_7_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP37_EXP_784,
      O => NlwBufferSignal_ARAM_7_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_7_779,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_7_779,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_7_779,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN6
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN7 : X_BUF
    port map (
      I => ARAM_LOW(7),
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN7
    );
  NlwBufferBlock_ARAM_7_D2_IN0 : X_BUF
    port map (
      I => ARAM_7_D2_PT_0_785,
      O => NlwBufferSignal_ARAM_7_D2_IN0
    );
  NlwBufferBlock_ARAM_7_D2_IN1 : X_BUF
    port map (
      I => ARAM_7_D2_PT_1_786,
      O => NlwBufferSignal_ARAM_7_D2_IN1
    );
  NlwBufferBlock_ARAM_7_D2_IN2 : X_BUF
    port map (
      I => ARAM_7_D2_PT_2_787,
      O => NlwBufferSignal_ARAM_7_D2_IN2
    );
  NlwBufferBlock_ARAM_7_D2_IN3 : X_BUF
    port map (
      I => ARAM_7_D2_PT_3_788,
      O => NlwBufferSignal_ARAM_7_D2_IN3
    );
  NlwBufferBlock_ARAM_7_D2_IN4 : X_BUF
    port map (
      I => ARAM_7_D2_PT_4_790,
      O => NlwBufferSignal_ARAM_7_D2_IN4
    );
  NlwBufferBlock_ARAM_7_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_7_CLKF_IN0
    );
  NlwBufferBlock_ARAM_7_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_7_CLKF_IN1
    );
  NlwBufferBlock_ARAM_8_REG_IN : X_BUF
    port map (
      I => ARAM_8_D_793,
      O => NlwBufferSignal_ARAM_8_REG_IN
    );
  NlwBufferBlock_ARAM_8_REG_CLK : X_BUF
    port map (
      I => ARAM_8_CLKF_794,
      O => NlwBufferSignal_ARAM_8_REG_CLK
    );
  NlwBufferBlock_ARAM_8_D_IN0 : X_BUF
    port map (
      I => ARAM_8_D1_795,
      O => NlwBufferSignal_ARAM_8_D_IN0
    );
  NlwBufferBlock_ARAM_8_D_IN1 : X_BUF
    port map (
      I => ARAM_8_D2_796,
      O => NlwBufferSignal_ARAM_8_D_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP35_EXP_797,
      O => NlwBufferSignal_ARAM_8_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP35_EXP_797,
      O => NlwBufferSignal_ARAM_8_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN4
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_8_792,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN5
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_8_792,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN5
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_8_792,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN5
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN6
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN7 : X_BUF
    port map (
      I => ARAM_LOW(8),
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN7
    );
  NlwBufferBlock_ARAM_8_D2_IN0 : X_BUF
    port map (
      I => ARAM_8_D2_PT_0_798,
      O => NlwBufferSignal_ARAM_8_D2_IN0
    );
  NlwBufferBlock_ARAM_8_D2_IN1 : X_BUF
    port map (
      I => ARAM_8_D2_PT_1_799,
      O => NlwBufferSignal_ARAM_8_D2_IN1
    );
  NlwBufferBlock_ARAM_8_D2_IN2 : X_BUF
    port map (
      I => ARAM_8_D2_PT_2_800,
      O => NlwBufferSignal_ARAM_8_D2_IN2
    );
  NlwBufferBlock_ARAM_8_D2_IN3 : X_BUF
    port map (
      I => ARAM_8_D2_PT_3_801,
      O => NlwBufferSignal_ARAM_8_D2_IN3
    );
  NlwBufferBlock_ARAM_8_D2_IN4 : X_BUF
    port map (
      I => ARAM_8_D2_PT_4_803,
      O => NlwBufferSignal_ARAM_8_D2_IN4
    );
  NlwBufferBlock_ARAM_8_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_8_CLKF_IN0
    );
  NlwBufferBlock_ARAM_8_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_8_CLKF_IN1
    );
  NlwBufferBlock_ARAM_9_REG_IN : X_BUF
    port map (
      I => ARAM_9_D_806,
      O => NlwBufferSignal_ARAM_9_REG_IN
    );
  NlwBufferBlock_ARAM_9_REG_CLK : X_BUF
    port map (
      I => ARAM_9_CLKF_807,
      O => NlwBufferSignal_ARAM_9_REG_CLK
    );
  NlwBufferBlock_ARAM_9_D_IN0 : X_BUF
    port map (
      I => ARAM_9_D1_808,
      O => NlwBufferSignal_ARAM_9_D_IN0
    );
  NlwBufferBlock_ARAM_9_D_IN1 : X_BUF
    port map (
      I => ARAM_9_D2_809,
      O => NlwBufferSignal_ARAM_9_D_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_9_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_ARAM_9_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_9_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_ARAM_9_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_2_IN0 : X_BUF
    port map (
      I => EXP33_EXP_812,
      O => NlwBufferSignal_ARAM_9_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_2_IN1 : X_BUF
    port map (
      I => EXP33_EXP_812,
      O => NlwBufferSignal_ARAM_9_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_3_IN0 : X_BUF
    port map (
      I => EXP34_EXP_814,
      O => NlwBufferSignal_ARAM_9_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_3_IN1 : X_BUF
    port map (
      I => EXP34_EXP_814,
      O => NlwBufferSignal_ARAM_9_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_ARAM_9_D2_PT_5_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_ARAM_9_D2_PT_5_IN1
    );
  NlwBufferBlock_ARAM_9_D2_IN0 : X_BUF
    port map (
      I => ARAM_9_D2_PT_0_810,
      O => NlwBufferSignal_ARAM_9_D2_IN0
    );
  NlwBufferBlock_ARAM_9_D2_IN1 : X_BUF
    port map (
      I => ARAM_9_D2_PT_1_811,
      O => NlwBufferSignal_ARAM_9_D2_IN1
    );
  NlwBufferBlock_ARAM_9_D2_IN2 : X_BUF
    port map (
      I => ARAM_9_D2_PT_2_813,
      O => NlwBufferSignal_ARAM_9_D2_IN2
    );
  NlwBufferBlock_ARAM_9_D2_IN3 : X_BUF
    port map (
      I => ARAM_9_D2_PT_3_815,
      O => NlwBufferSignal_ARAM_9_D2_IN3
    );
  NlwBufferBlock_ARAM_9_D2_IN4 : X_BUF
    port map (
      I => ARAM_9_D2_PT_4_816,
      O => NlwBufferSignal_ARAM_9_D2_IN4
    );
  NlwBufferBlock_ARAM_9_D2_IN5 : X_BUF
    port map (
      I => ARAM_9_D2_PT_5_817,
      O => NlwBufferSignal_ARAM_9_D2_IN5
    );
  NlwBufferBlock_ARAM_9_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_9_CLKF_IN0
    );
  NlwBufferBlock_ARAM_9_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_9_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd13_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd13_D_819,
      O => NlwBufferSignal_CQ_FSM_FFd13_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd13_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd13_CLKF_820,
      O => NlwBufferSignal_CQ_FSM_FFd13_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd13_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_D1_821,
      O => NlwBufferSignal_CQ_FSM_FFd13_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd13_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd13_D2_822,
      O => NlwBufferSignal_CQ_FSM_FFd13_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_0_IN1 : X_BUF
    port map (
      I => REFRESH_546,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd11_823,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_0_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_1_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_1_IN3 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_2_IN2 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_2_IN3 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_3_IN2 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_PT_3_IN3 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_PT_3_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_D2_PT_0_824,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd13_D2_PT_1_825,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd13_D2_PT_2_826,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd13_D2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd13_D2_PT_3_827,
      O => NlwBufferSignal_CQ_FSM_FFd13_D2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd13_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd13_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd13_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd13_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd15_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd15_D_829,
      O => NlwBufferSignal_CQ_FSM_FFd15_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd15_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd15_CLKF_830,
      O => NlwBufferSignal_CQ_FSM_FFd15_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd15_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_D1_831,
      O => NlwBufferSignal_CQ_FSM_FFd15_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd15_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_D2_832,
      O => NlwBufferSignal_CQ_FSM_FFd15_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_0_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_2_IN0 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_2_IN1 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_2_IN2 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_PT_2_IN3 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_D2_PT_0_833,
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_D2_PT_1_834,
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd15_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd15_D2_PT_2_835,
      O => NlwBufferSignal_CQ_FSM_FFd15_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd15_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd15_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd15_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd15_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd8_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd8_D_839,
      O => NlwBufferSignal_CQ_FSM_FFd8_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd8_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd8_CLKF_840,
      O => NlwBufferSignal_CQ_FSM_FFd8_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd8_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_D1_841,
      O => NlwBufferSignal_CQ_FSM_FFd8_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd8_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_D2_842,
      O => NlwBufferSignal_CQ_FSM_FFd8_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd8_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd8_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd8_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd9_843,
      O => NlwBufferSignal_CQ_FSM_FFd8_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd8_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd8_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd8_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd8_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd12_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd12_D_845,
      O => NlwBufferSignal_CQ_FSM_FFd12_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd12_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd12_CLKF_846,
      O => NlwBufferSignal_CQ_FSM_FFd12_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd12_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd12_D1_847,
      O => NlwBufferSignal_CQ_FSM_FFd12_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd12_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_D2_848,
      O => NlwBufferSignal_CQ_FSM_FFd12_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_0_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_0_IN2 : X_BUF
    port map (
      I => REFRESH_546,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd11_823,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_1_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_1_IN3 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_1_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_1_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_2_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_2_IN3 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_2_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_3_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_3_IN3 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_PT_3_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_3_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd12_D2_PT_0_849,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_D2_PT_1_850,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_D2_PT_2_851,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd12_D2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_D2_PT_3_852,
      O => NlwBufferSignal_CQ_FSM_FFd12_D2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd12_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd12_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd12_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd12_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd19_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd19_D_854,
      O => NlwBufferSignal_CQ_FSM_FFd19_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd19_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd19_CLKF_855,
      O => NlwBufferSignal_CQ_FSM_FFd19_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd19_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd19_D1_856,
      O => NlwBufferSignal_CQ_FSM_FFd19_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd19_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_D2_857,
      O => NlwBufferSignal_CQ_FSM_FFd19_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd19_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd19_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd19_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd20_858,
      O => NlwBufferSignal_CQ_FSM_FFd19_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd19_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd19_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd19_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd19_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd4_D_861,
      O => NlwBufferSignal_CQ_FSM_FFd4_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd4_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd4_CLKF_862,
      O => NlwBufferSignal_CQ_FSM_FFd4_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd4_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_D1_863,
      O => NlwBufferSignal_CQ_FSM_FFd4_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_D2_864,
      O => NlwBufferSignal_CQ_FSM_FFd4_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_IN1 : X_BUF
    port map (
      I => CBACK_S_365,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN1 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN3 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_2_IN2 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_2_IN4 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_PT_0_865,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_PT_1_866,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_PT_2_867,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd17_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd17_D_869,
      O => NlwBufferSignal_CQ_FSM_FFd17_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd17_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd17_CLKF_870,
      O => NlwBufferSignal_CQ_FSM_FFd17_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd17_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd17_D1_871,
      O => NlwBufferSignal_CQ_FSM_FFd17_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd17_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd17_D2_872,
      O => NlwBufferSignal_CQ_FSM_FFd17_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_0_IN2 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_0_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_1_IN2 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_2_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_PT_2_IN3 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd17_D2_PT_0_873,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd17_D2_PT_1_874,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd17_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd17_D2_PT_2_875,
      O => NlwBufferSignal_CQ_FSM_FFd17_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd17_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd17_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd17_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd17_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd5_D_877,
      O => NlwBufferSignal_CQ_FSM_FFd5_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd5_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd5_CLKF_878,
      O => NlwBufferSignal_CQ_FSM_FFd5_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd5_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D1_879,
      O => NlwBufferSignal_CQ_FSM_FFd5_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_880,
      O => NlwBufferSignal_CQ_FSM_FFd5_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd6_286,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_882,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_0_881,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_1_883,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN1
    );
  NlwBufferBlock_ADR_AC_HIT_REG_IN : X_BUF
    port map (
      I => ADR_AC_HIT_D_885,
      O => NlwBufferSignal_ADR_AC_HIT_REG_IN
    );
  NlwBufferBlock_ADR_AC_HIT_REG_CLK : X_BUF
    port map (
      I => ADR_AC_HIT_CLKF_886,
      O => NlwBufferSignal_ADR_AC_HIT_REG_CLK
    );
  NlwBufferBlock_ADR_AC_HIT_D_IN0 : X_BUF
    port map (
      I => ADR_AC_HIT_D1_887,
      O => NlwBufferSignal_ADR_AC_HIT_D_IN0
    );
  NlwBufferBlock_ADR_AC_HIT_D_IN1 : X_BUF
    port map (
      I => ADR_AC_HIT_D2_888,
      O => NlwBufferSignal_ADR_AC_HIT_D_IN1
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN0 : X_BUF
    port map (
      I => A_30_IBUF_1,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN0
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN1 : X_BUF
    port map (
      I => A_29_IBUF_3,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN1
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN2 : X_BUF
    port map (
      I => A_28_IBUF_5,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN2
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN3 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN3
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN4 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN4
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN5 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN5
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN6 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN6
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN7 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN7
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN8 : X_BUF
    port map (
      I => A_31_IBUF_17,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN8
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN9 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN9
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN10 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN10
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN11 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN11
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN12 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_290,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN12
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN13 : X_BUF
    port map (
      I => A_19_IBUF_59,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN13
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN14 : X_BUF
    port map (
      I => A_18_IBUF_61,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN14
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN15 : X_BUF
    port map (
      I => A_17_IBUF_63,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN15
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN16 : X_BUF
    port map (
      I => A_16_IBUF_65,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN16
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN17 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN17
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN18 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN18
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN19 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN19
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN20 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN20
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN21 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN21
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN22 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN22
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN23 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN23
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN24 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN24
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN25 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN25
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN26 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN26
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN27 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN27
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN28 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN28
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN29 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN29
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN30 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN30
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN31 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN31
    );
  NlwBufferBlock_ADR_AC_HIT_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ADR_AC_HIT_CLKF_IN0
    );
  NlwBufferBlock_ADR_AC_HIT_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ADR_AC_HIT_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd10_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd10_D_890,
      O => NlwBufferSignal_CQ_FSM_FFd10_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd10_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd10_CLKF_891,
      O => NlwBufferSignal_CQ_FSM_FFd10_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd10_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd10_D1_892,
      O => NlwBufferSignal_CQ_FSM_FFd10_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd10_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd10_D2_893,
      O => NlwBufferSignal_CQ_FSM_FFd10_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_1_IN2 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_2_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_2_IN3 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_PT_2_IN4 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd10_D2_PT_0_894,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd10_D2_PT_1_895,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd10_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd10_D2_PT_2_896,
      O => NlwBufferSignal_CQ_FSM_FFd10_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd10_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd10_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd10_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd10_CLKF_IN1
    );
  NlwBufferBlock_TRANSFER_REG_IN : X_BUF
    port map (
      I => TRANSFER_D_898,
      O => NlwBufferSignal_TRANSFER_REG_IN
    );
  NlwBufferBlock_TRANSFER_REG_CLK : X_BUF
    port map (
      I => TRANSFER_CLKF_899,
      O => NlwBufferSignal_TRANSFER_REG_CLK
    );
  NlwBufferBlock_TRANSFER_D_IN0 : X_BUF
    port map (
      I => TRANSFER_D1_901,
      O => NlwBufferSignal_TRANSFER_D_IN0
    );
  NlwBufferBlock_TRANSFER_D_IN1 : X_BUF
    port map (
      I => TRANSFER_D2_902,
      O => NlwBufferSignal_TRANSFER_D_IN1
    );
  NlwBufferBlock_TRANSFER_CLKF_IN0 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_UIM_903,
      O => NlwBufferSignal_TRANSFER_CLKF_IN0
    );
  NlwBufferBlock_TRANSFER_CLKF_IN1 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_UIM_903,
      O => NlwBufferSignal_TRANSFER_CLKF_IN1
    );
  NlwBufferBlock_TRANSFER_RSTF_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd9_843,
      O => NlwBufferSignal_TRANSFER_RSTF_IN0
    );
  NlwBufferBlock_TRANSFER_RSTF_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd9_843,
      O => NlwBufferSignal_TRANSFER_RSTF_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_REG_IN : X_BUF
    port map (
      I => ADR_IDE_HIT_D_905,
      O => NlwBufferSignal_ADR_IDE_HIT_REG_IN
    );
  NlwBufferBlock_ADR_IDE_HIT_REG_CLK : X_BUF
    port map (
      I => ADR_IDE_HIT_CLKF_906,
      O => NlwBufferSignal_ADR_IDE_HIT_REG_CLK
    );
  NlwBufferBlock_ADR_IDE_HIT_D_IN0 : X_BUF
    port map (
      I => ADR_IDE_HIT_D1_907,
      O => NlwBufferSignal_ADR_IDE_HIT_D_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_908,
      O => NlwBufferSignal_ADR_IDE_HIT_D_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_0_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_3_IN0 : X_BUF
    port map (
      I => SHUT_UP_593,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_3_IN1 : X_BUF
    port map (
      I => SHUT_UP_593,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_4_IN0 : X_BUF
    port map (
      I => EXP24_EXP_913,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_4_IN1 : X_BUF
    port map (
      I => EXP24_EXP_913,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_5_IN0 : X_BUF
    port map (
      I => EXP25_EXP_915,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_5_IN1 : X_BUF
    port map (
      I => EXP25_EXP_915,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN0 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_0_909,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_1_910,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_2_911,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN2
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN3 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_3_912,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN3
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN4 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_4_914,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN4
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN5 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_5_916,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN5
    );
  NlwBufferBlock_ADR_IDE_HIT_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd11_D_918,
      O => NlwBufferSignal_CQ_FSM_FFd11_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd11_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd11_CLKF_919,
      O => NlwBufferSignal_CQ_FSM_FFd11_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd11_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd11_D1_920,
      O => NlwBufferSignal_CQ_FSM_FFd11_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd11_D2_921,
      O => NlwBufferSignal_CQ_FSM_FFd11_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_EXP_838,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_EXP_838,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_923,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_2_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_2_IN2 : X_BUF
    port map (
      I => REFRESH_546,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd11_823,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_3_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_3_IN3 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_3_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_4_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_4_IN1 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_4_IN3 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_PT_4_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd11_D2_PT_0_922,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd11_D2_PT_1_924,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd11_D2_PT_2_925,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd11_D2_PT_3_926,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd11_D2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd11_D2_PT_4_927,
      O => NlwBufferSignal_CQ_FSM_FFd11_D2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd11_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd11_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd11_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd11_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd14_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd14_D_929,
      O => NlwBufferSignal_CQ_FSM_FFd14_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd14_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd14_CLKF_930,
      O => NlwBufferSignal_CQ_FSM_FFd14_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd14_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd14_D1_931,
      O => NlwBufferSignal_CQ_FSM_FFd14_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd14_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_D2_932,
      O => NlwBufferSignal_CQ_FSM_FFd14_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_1_IN2 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_2_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_2_IN3 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_PT_2_IN4 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd14_D2_PT_0_933,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd14_D2_PT_1_934,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd14_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd14_D2_PT_2_935,
      O => NlwBufferSignal_CQ_FSM_FFd14_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd14_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd14_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd14_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd14_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd16_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd16_D_937,
      O => NlwBufferSignal_CQ_FSM_FFd16_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd16_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd16_CLKF_938,
      O => NlwBufferSignal_CQ_FSM_FFd16_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd16_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd16_D1_939,
      O => NlwBufferSignal_CQ_FSM_FFd16_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd16_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd16_D2_940,
      O => NlwBufferSignal_CQ_FSM_FFd16_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_1_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_1_IN3 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_1_IN4 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_PT_1_IN5 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd16_D2_PT_0_941,
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd16_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd16_D2_PT_1_942,
      O => NlwBufferSignal_CQ_FSM_FFd16_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd16_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd16_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd16_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd16_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd18_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd18_D_944,
      O => NlwBufferSignal_CQ_FSM_FFd18_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd18_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd18_CLKF_945,
      O => NlwBufferSignal_CQ_FSM_FFd18_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd18_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd18_D1_946,
      O => NlwBufferSignal_CQ_FSM_FFd18_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd18_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd18_D2_947,
      O => NlwBufferSignal_CQ_FSM_FFd18_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_1_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_1_IN3 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_1_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_2_IN2 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_2_IN3 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_PT_2_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd18_D2_PT_0_948,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd18_D2_PT_1_949,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd18_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd18_D2_PT_2_950,
      O => NlwBufferSignal_CQ_FSM_FFd18_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd18_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd18_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd18_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd18_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd6_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd6_D_952,
      O => NlwBufferSignal_CQ_FSM_FFd6_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd6_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd6_CLKF_953,
      O => NlwBufferSignal_CQ_FSM_FFd6_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd6_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd6_D1_954,
      O => NlwBufferSignal_CQ_FSM_FFd6_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd6_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd6_D2_955,
      O => NlwBufferSignal_CQ_FSM_FFd6_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd6_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd6_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd6_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd7_956,
      O => NlwBufferSignal_CQ_FSM_FFd6_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd6_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd6_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd6_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd6_CLKF_IN1
    );
  NlwBufferBlock_IDE_CYCLE_REG_IN : X_BUF
    port map (
      I => IDE_CYCLE_D_958,
      O => NlwBufferSignal_IDE_CYCLE_REG_IN
    );
  NlwBufferBlock_IDE_CYCLE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_CYCLE_REG_CLK
    );
  NlwBufferBlock_IDE_CYCLE_D_IN0 : X_BUF
    port map (
      I => IDE_CYCLE_D1_959,
      O => NlwBufferSignal_IDE_CYCLE_D_IN0
    );
  NlwBufferBlock_IDE_CYCLE_D_IN1 : X_BUF
    port map (
      I => IDE_CYCLE_D2_960,
      O => NlwBufferSignal_IDE_CYCLE_D_IN1
    );
  NlwBufferBlock_IDE_CYCLE_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_CYCLE_D2_IN0
    );
  NlwBufferBlock_IDE_CYCLE_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_CYCLE_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd9_D_963,
      O => NlwBufferSignal_CQ_FSM_FFd9_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd9_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd9_CLKF_964,
      O => NlwBufferSignal_CQ_FSM_FFd9_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd9_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd9_D1_965,
      O => NlwBufferSignal_CQ_FSM_FFd9_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd9_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd9_D2_966,
      O => NlwBufferSignal_CQ_FSM_FFd9_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd9_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd9_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_CQ_FSM_FFd9_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd9_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd9_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd9_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CBACK_S_365,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_0_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_1_IN1 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_1_IN3 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_2_IN1 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_PT_2_IN3 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd9_EXP_PT_0_967,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd9_EXP_PT_1_968,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd9_EXP_PT_2_969,
      O => NlwBufferSignal_CQ_FSM_FFd9_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd1_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd1_D_971,
      O => NlwBufferSignal_CQ_FSM_FFd1_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd1_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd1_CLKF_972,
      O => NlwBufferSignal_CQ_FSM_FFd1_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd1_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd1_D1_973,
      O => NlwBufferSignal_CQ_FSM_FFd1_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_D2_974,
      O => NlwBufferSignal_CQ_FSM_FFd1_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd20_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd20_D_976,
      O => NlwBufferSignal_CQ_FSM_FFd20_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd20_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd20_CLKF_977,
      O => NlwBufferSignal_CQ_FSM_FFd20_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd20_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd20_D1_978,
      O => NlwBufferSignal_CQ_FSM_FFd20_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd20_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd20_D2_979,
      O => NlwBufferSignal_CQ_FSM_FFd20_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd20_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd20_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd20_D2_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd20_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd20_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd20_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd20_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd20_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd3_D_982,
      O => NlwBufferSignal_CQ_FSM_FFd3_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd3_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd3_CLKF_983,
      O => NlwBufferSignal_CQ_FSM_FFd3_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd3_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D1_984,
      O => NlwBufferSignal_CQ_FSM_FFd3_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D2_985,
      O => NlwBufferSignal_CQ_FSM_FFd3_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_IN1 : X_BUF
    port map (
      I => CBACK_S_365,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd7_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd7_D_987,
      O => NlwBufferSignal_CQ_FSM_FFd7_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd7_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd7_CLKF_988,
      O => NlwBufferSignal_CQ_FSM_FFd7_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd7_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd7_D1_989,
      O => NlwBufferSignal_CQ_FSM_FFd7_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd7_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd7_D2_990,
      O => NlwBufferSignal_CQ_FSM_FFd7_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd7_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd7_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd7_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_CQ_FSM_FFd7_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd7_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd7_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd7_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd7_CLKF_IN1
    );
  NlwBufferBlock_nAS_PLL_C_N_REG_IN : X_BUF
    port map (
      I => nAS_PLL_C_N_D_992,
      O => NlwBufferSignal_nAS_PLL_C_N_REG_IN
    );
  NlwBufferBlock_nAS_PLL_C_N_REG_CLK : X_BUF
    port map (
      I => nAS_PLL_C_N_CLKF_993,
      O => NlwBufferSignal_nAS_PLL_C_N_REG_CLK
    );
  NlwBufferBlock_nAS_PLL_C_N_D_IN0 : X_BUF
    port map (
      I => nAS_PLL_C_N_D1_994,
      O => NlwBufferSignal_nAS_PLL_C_N_D_IN0
    );
  NlwBufferBlock_nAS_PLL_C_N_D_IN1 : X_BUF
    port map (
      I => nAS_PLL_C_N_D2_995,
      O => NlwBufferSignal_nAS_PLL_C_N_D_IN1
    );
  NlwBufferBlock_nAS_PLL_C_N_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_nAS_PLL_C_N_D2_IN0
    );
  NlwBufferBlock_nAS_PLL_C_N_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_nAS_PLL_C_N_D2_IN1
    );
  NlwBufferBlock_nAS_PLL_C_N_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN0
    );
  NlwBufferBlock_nAS_PLL_C_N_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_2_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_2_D_997,
      O => NlwBufferSignal_IDE_DSACK_D_2_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_2_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_DSACK_D_2_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_2_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_2_D1_998,
      O => NlwBufferSignal_IDE_DSACK_D_2_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_2_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_2_D2_999,
      O => NlwBufferSignal_IDE_DSACK_D_2_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_2_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_DSACK_D_2_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_2_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_DSACK_D_2_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_2_D2_IN2 : X_BUF
    port map (
      I => IDE_DSACK_D(1),
      O => NlwBufferSignal_IDE_DSACK_D_2_D2_IN2
    );
  NlwBufferBlock_ARAM_LOW_0_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_0_D_1002,
      O => NlwBufferSignal_ARAM_LOW_0_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_0_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_0_CLKF_1003,
      O => NlwBufferSignal_ARAM_LOW_0_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_0_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_0_D1_1004,
      O => NlwBufferSignal_ARAM_LOW_0_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_0_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_0_D2_1005,
      O => NlwBufferSignal_ARAM_LOW_0_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_0_D2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_ARAM_LOW_0_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_0_D2_IN1 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_ARAM_LOW_0_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_0_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_0_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_1_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_1_D_1008,
      O => NlwBufferSignal_ARAM_LOW_1_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_1_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_1_CLKF_1009,
      O => NlwBufferSignal_ARAM_LOW_1_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_1_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_1_D1_1010,
      O => NlwBufferSignal_ARAM_LOW_1_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_1_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_1_D2_1011,
      O => NlwBufferSignal_ARAM_LOW_1_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_1_D2_IN0 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_1_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_1_D2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_1_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_1_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_1_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_2_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_2_D_1013,
      O => NlwBufferSignal_ARAM_LOW_2_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_2_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_2_CLKF_1014,
      O => NlwBufferSignal_ARAM_LOW_2_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_2_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_2_D1_1015,
      O => NlwBufferSignal_ARAM_LOW_2_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_2_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_2_D2_1016,
      O => NlwBufferSignal_ARAM_LOW_2_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_2_D2_IN0 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_ARAM_LOW_2_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_2_D2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_ARAM_LOW_2_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_2_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_2_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_3_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_3_D_1018,
      O => NlwBufferSignal_ARAM_LOW_3_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_3_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_3_CLKF_1019,
      O => NlwBufferSignal_ARAM_LOW_3_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_3_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_3_D1_1020,
      O => NlwBufferSignal_ARAM_LOW_3_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_3_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_3_D2_1021,
      O => NlwBufferSignal_ARAM_LOW_3_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_3_D2_IN0 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_ARAM_LOW_3_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_3_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_ARAM_LOW_3_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_3_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_3_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_4_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_4_D_1024,
      O => NlwBufferSignal_ARAM_LOW_4_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_4_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_4_CLKF_1025,
      O => NlwBufferSignal_ARAM_LOW_4_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_4_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_4_D1_1026,
      O => NlwBufferSignal_ARAM_LOW_4_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_4_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_4_D2_1027,
      O => NlwBufferSignal_ARAM_LOW_4_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_4_D2_IN0 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_ARAM_LOW_4_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_4_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_ARAM_LOW_4_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_4_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_4_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_5_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_5_D_1030,
      O => NlwBufferSignal_ARAM_LOW_5_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_5_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_5_CLKF_1031,
      O => NlwBufferSignal_ARAM_LOW_5_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_5_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_5_D1_1032,
      O => NlwBufferSignal_ARAM_LOW_5_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_5_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_5_D2_1033,
      O => NlwBufferSignal_ARAM_LOW_5_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_5_D2_IN0 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_ARAM_LOW_5_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_5_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_ARAM_LOW_5_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_5_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_5_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_6_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_6_D_1035,
      O => NlwBufferSignal_ARAM_LOW_6_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_6_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_6_CLKF_1036,
      O => NlwBufferSignal_ARAM_LOW_6_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_6_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_6_D1_1037,
      O => NlwBufferSignal_ARAM_LOW_6_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_6_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_6_D2_1038,
      O => NlwBufferSignal_ARAM_LOW_6_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_6_D2_IN0 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_ARAM_LOW_6_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_6_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_ARAM_LOW_6_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_6_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_6_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_6_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_6_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_7_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_7_D_1040,
      O => NlwBufferSignal_ARAM_LOW_7_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_7_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_7_CLKF_1041,
      O => NlwBufferSignal_ARAM_LOW_7_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_7_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_7_D1_1042,
      O => NlwBufferSignal_ARAM_LOW_7_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_7_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_7_D2_1043,
      O => NlwBufferSignal_ARAM_LOW_7_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_7_D2_IN0 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ARAM_LOW_7_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_7_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_ARAM_LOW_7_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_7_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_7_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_7_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_7_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_8_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_8_D_1045,
      O => NlwBufferSignal_ARAM_LOW_8_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_8_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_8_CLKF_1046,
      O => NlwBufferSignal_ARAM_LOW_8_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_8_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_8_D1_1047,
      O => NlwBufferSignal_ARAM_LOW_8_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_8_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_8_D2_1048,
      O => NlwBufferSignal_ARAM_LOW_8_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_8_D2_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ARAM_LOW_8_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_8_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_ARAM_LOW_8_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_8_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_8_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_8_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ARAM_LOW_8_CLKF_IN1
    );
  NlwBufferBlock_CLK_D_REG_IN : X_BUF
    port map (
      I => CLK_D_D_1051,
      O => NlwBufferSignal_CLK_D_REG_IN
    );
  NlwBufferBlock_CLK_D_REG_CLK : X_BUF
    port map (
      I => CLK_D_CLKF_1052,
      O => NlwBufferSignal_CLK_D_REG_CLK
    );
  NlwBufferBlock_CLK_D_D_IN0 : X_BUF
    port map (
      I => CLK_D_D1_1053,
      O => NlwBufferSignal_CLK_D_D_IN0
    );
  NlwBufferBlock_CLK_D_D_IN1 : X_BUF
    port map (
      I => CLK_D_D2_1054,
      O => NlwBufferSignal_CLK_D_D_IN1
    );
  NlwBufferBlock_CLK_D_D2_IN0 : X_BUF
    port map (
      I => CLK_IBUF_25,
      O => NlwBufferSignal_CLK_D_D2_IN0
    );
  NlwBufferBlock_CLK_D_D2_IN1 : X_BUF
    port map (
      I => CLK_IBUF_25,
      O => NlwBufferSignal_CLK_D_D2_IN1
    );
  NlwBufferBlock_CLK_D_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_D_CLKF_IN0
    );
  NlwBufferBlock_CLK_D_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_D_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_0_REG_IN : X_BUF
    port map (
      I => CLK_PE_0_D_1057,
      O => NlwBufferSignal_CLK_PE_0_REG_IN
    );
  NlwBufferBlock_CLK_PE_0_REG_CLK : X_BUF
    port map (
      I => CLK_PE_0_CLKF_1058,
      O => NlwBufferSignal_CLK_PE_0_REG_CLK
    );
  NlwBufferBlock_CLK_PE_0_D_IN0 : X_BUF
    port map (
      I => CLK_PE_0_D1_1059,
      O => NlwBufferSignal_CLK_PE_0_D_IN0
    );
  NlwBufferBlock_CLK_PE_0_D_IN1 : X_BUF
    port map (
      I => CLK_PE_0_D2_1060,
      O => NlwBufferSignal_CLK_PE_0_D_IN1
    );
  NlwBufferBlock_CLK_PE_0_D2_IN0 : X_BUF
    port map (
      I => CLK_IBUF_25,
      O => NlwBufferSignal_CLK_PE_0_D2_IN0
    );
  NlwBufferBlock_CLK_PE_0_D2_IN1 : X_BUF
    port map (
      I => CLK_D_1050,
      O => NlwBufferSignal_CLK_PE_0_D2_IN1
    );
  NlwBufferBlock_CLK_PE_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_0_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_0_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_1_REG_IN : X_BUF
    port map (
      I => CLK_PE_1_D_1063,
      O => NlwBufferSignal_CLK_PE_1_REG_IN
    );
  NlwBufferBlock_CLK_PE_1_REG_CLK : X_BUF
    port map (
      I => CLK_PE_1_CLKF_1064,
      O => NlwBufferSignal_CLK_PE_1_REG_CLK
    );
  NlwBufferBlock_CLK_PE_1_D_IN0 : X_BUF
    port map (
      I => CLK_PE_1_D1_1065,
      O => NlwBufferSignal_CLK_PE_1_D_IN0
    );
  NlwBufferBlock_CLK_PE_1_D_IN1 : X_BUF
    port map (
      I => CLK_PE_1_D2_1066,
      O => NlwBufferSignal_CLK_PE_1_D_IN1
    );
  NlwBufferBlock_CLK_PE_1_D2_IN0 : X_BUF
    port map (
      I => CLK_PE(0),
      O => NlwBufferSignal_CLK_PE_1_D2_IN0
    );
  NlwBufferBlock_CLK_PE_1_D2_IN1 : X_BUF
    port map (
      I => CLK_PE(0),
      O => NlwBufferSignal_CLK_PE_1_D2_IN1
    );
  NlwBufferBlock_CLK_PE_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_1_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_1_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_2_REG_IN : X_BUF
    port map (
      I => CLK_PE_2_D_1069,
      O => NlwBufferSignal_CLK_PE_2_REG_IN
    );
  NlwBufferBlock_CLK_PE_2_REG_CLK : X_BUF
    port map (
      I => CLK_PE_2_CLKF_1070,
      O => NlwBufferSignal_CLK_PE_2_REG_CLK
    );
  NlwBufferBlock_CLK_PE_2_D_IN0 : X_BUF
    port map (
      I => CLK_PE_2_D1_1071,
      O => NlwBufferSignal_CLK_PE_2_D_IN0
    );
  NlwBufferBlock_CLK_PE_2_D_IN1 : X_BUF
    port map (
      I => CLK_PE_2_D2_1072,
      O => NlwBufferSignal_CLK_PE_2_D_IN1
    );
  NlwBufferBlock_CLK_PE_2_D2_IN0 : X_BUF
    port map (
      I => CLK_PE(1),
      O => NlwBufferSignal_CLK_PE_2_D2_IN0
    );
  NlwBufferBlock_CLK_PE_2_D2_IN1 : X_BUF
    port map (
      I => CLK_PE(1),
      O => NlwBufferSignal_CLK_PE_2_D2_IN1
    );
  NlwBufferBlock_CLK_PE_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_2_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_2_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_3_REG_IN : X_BUF
    port map (
      I => CLK_PE_3_D_1074,
      O => NlwBufferSignal_CLK_PE_3_REG_IN
    );
  NlwBufferBlock_CLK_PE_3_REG_CLK : X_BUF
    port map (
      I => CLK_PE_3_CLKF_1075,
      O => NlwBufferSignal_CLK_PE_3_REG_CLK
    );
  NlwBufferBlock_CLK_PE_3_D_IN0 : X_BUF
    port map (
      I => CLK_PE_3_D1_1076,
      O => NlwBufferSignal_CLK_PE_3_D_IN0
    );
  NlwBufferBlock_CLK_PE_3_D_IN1 : X_BUF
    port map (
      I => CLK_PE_3_D2_1077,
      O => NlwBufferSignal_CLK_PE_3_D_IN1
    );
  NlwBufferBlock_CLK_PE_3_D2_IN0 : X_BUF
    port map (
      I => CLK_PE(2),
      O => NlwBufferSignal_CLK_PE_3_D2_IN0
    );
  NlwBufferBlock_CLK_PE_3_D2_IN1 : X_BUF
    port map (
      I => CLK_PE(2),
      O => NlwBufferSignal_CLK_PE_3_D2_IN1
    );
  NlwBufferBlock_CLK_PE_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_3_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CLK_PE_3_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd2_D_1079,
      O => NlwBufferSignal_CQ_FSM_FFd2_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd2_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd2_CLKF_1080,
      O => NlwBufferSignal_CQ_FSM_FFd2_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd2_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D1_1081,
      O => NlwBufferSignal_CQ_FSM_FFd2_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D2_1082,
      O => NlwBufferSignal_CQ_FSM_FFd2_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_981,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_1_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_1_D_1084,
      O => NlwBufferSignal_IDE_DSACK_D_1_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_1_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_DSACK_D_1_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_1_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_1_D1_1085,
      O => NlwBufferSignal_IDE_DSACK_D_1_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_1_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_1_D2_1086,
      O => NlwBufferSignal_IDE_DSACK_D_1_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_1_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_DSACK_D_1_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_1_D2_IN1 : X_BUF
    port map (
      I => IDE_CYCLE_277,
      O => NlwBufferSignal_IDE_DSACK_D_1_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_1_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_DSACK_D_1_D2_IN2
    );
  NlwBufferBlock_IDE_DSACK_D_3_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_3_D_1089,
      O => NlwBufferSignal_IDE_DSACK_D_3_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_3_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_DSACK_D_3_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_3_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_3_D1_1090,
      O => NlwBufferSignal_IDE_DSACK_D_3_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_3_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_3_D2_1091,
      O => NlwBufferSignal_IDE_DSACK_D_3_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_3_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_DSACK_D_3_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_3_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_DSACK_D_3_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_3_D2_IN2 : X_BUF
    port map (
      I => IDE_DSACK_D(2),
      O => NlwBufferSignal_IDE_DSACK_D_3_D2_IN2
    );
  NlwBufferBlock_IDE_DSACK_D_4_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_4_D_1093,
      O => NlwBufferSignal_IDE_DSACK_D_4_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_4_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_DSACK_D_4_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_4_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_4_D1_1094,
      O => NlwBufferSignal_IDE_DSACK_D_4_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_4_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_4_D2_1095,
      O => NlwBufferSignal_IDE_DSACK_D_4_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_4_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_DSACK_D_4_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_4_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_DSACK_D_4_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_4_D2_IN2 : X_BUF
    port map (
      I => IDE_DSACK_D(3),
      O => NlwBufferSignal_IDE_DSACK_D_4_D2_IN2
    );
  NlwBufferBlock_BA_0_REG_IN : X_BUF
    port map (
      I => BA_0_D_1097,
      O => NlwBufferSignal_BA_0_REG_IN
    );
  NlwBufferBlock_BA_0_REG_CLK : X_BUF
    port map (
      I => BA_0_CLKF_1098,
      O => NlwBufferSignal_BA_0_REG_CLK
    );
  NlwBufferBlock_BA_0_D_IN0 : X_BUF
    port map (
      I => BA_0_D1_1099,
      O => NlwBufferSignal_BA_0_D_IN0
    );
  NlwBufferBlock_BA_0_D_IN1 : X_BUF
    port map (
      I => BA_0_D2_1100,
      O => NlwBufferSignal_BA_0_D_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => A_18_IBUF_61,
      O => NlwBufferSignal_BA_0_D2_PT_0_IN0
    );
  NlwBufferBlock_BA_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_18_IBUF_61,
      O => NlwBufferSignal_BA_0_D2_PT_0_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN0
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN2
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN3
    );
  NlwBufferBlock_BA_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_BA_0_D2_PT_2_IN0
    );
  NlwBufferBlock_BA_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_BA_0_D2_PT_2_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_BA_0_D2_PT_2_IN2
    );
  NlwBufferBlock_BA_0_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_BA_0_D2_PT_2_IN3
    );
  NlwBufferBlock_BA_0_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_BA_0_D2_PT_2_IN4
    );
  NlwBufferBlock_BA_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_BA_0_D2_PT_3_IN0
    );
  NlwBufferBlock_BA_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_BA_0_D2_PT_3_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_BA_0_D2_PT_3_IN2
    );
  NlwBufferBlock_BA_0_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_BA_0_D2_PT_3_IN3
    );
  NlwBufferBlock_BA_0_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_BA_0_D2_PT_3_IN4
    );
  NlwBufferBlock_BA_0_D2_IN0 : X_BUF
    port map (
      I => BA_0_D2_PT_0_1101,
      O => NlwBufferSignal_BA_0_D2_IN0
    );
  NlwBufferBlock_BA_0_D2_IN1 : X_BUF
    port map (
      I => BA_0_D2_PT_1_1102,
      O => NlwBufferSignal_BA_0_D2_IN1
    );
  NlwBufferBlock_BA_0_D2_IN2 : X_BUF
    port map (
      I => BA_0_D2_PT_2_1103,
      O => NlwBufferSignal_BA_0_D2_IN2
    );
  NlwBufferBlock_BA_0_D2_IN3 : X_BUF
    port map (
      I => BA_0_D2_PT_3_1104,
      O => NlwBufferSignal_BA_0_D2_IN3
    );
  NlwBufferBlock_BA_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_BA_0_CLKF_IN0
    );
  NlwBufferBlock_BA_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_BA_0_CLKF_IN1
    );
  NlwBufferBlock_BA_1_REG_IN : X_BUF
    port map (
      I => BA_1_D_1106,
      O => NlwBufferSignal_BA_1_REG_IN
    );
  NlwBufferBlock_BA_1_REG_CLK : X_BUF
    port map (
      I => BA_1_CLKF_1107,
      O => NlwBufferSignal_BA_1_REG_CLK
    );
  NlwBufferBlock_BA_1_D_IN0 : X_BUF
    port map (
      I => BA_1_D1_1108,
      O => NlwBufferSignal_BA_1_D_IN0
    );
  NlwBufferBlock_BA_1_D_IN1 : X_BUF
    port map (
      I => BA_1_D2_1109,
      O => NlwBufferSignal_BA_1_D_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => A_19_IBUF_59,
      O => NlwBufferSignal_BA_1_D2_PT_0_IN0
    );
  NlwBufferBlock_BA_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_19_IBUF_59,
      O => NlwBufferSignal_BA_1_D2_PT_0_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN0
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN2
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN3
    );
  NlwBufferBlock_BA_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_BA_1_D2_PT_2_IN0
    );
  NlwBufferBlock_BA_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_BA_1_D2_PT_2_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_BA_1_D2_PT_2_IN2
    );
  NlwBufferBlock_BA_1_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_BA_1_D2_PT_2_IN3
    );
  NlwBufferBlock_BA_1_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_BA_1_D2_PT_2_IN4
    );
  NlwBufferBlock_BA_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_BA_1_D2_PT_3_IN0
    );
  NlwBufferBlock_BA_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_BA_1_D2_PT_3_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_BA_1_D2_PT_3_IN2
    );
  NlwBufferBlock_BA_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_BA_1_D2_PT_3_IN3
    );
  NlwBufferBlock_BA_1_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_BA_1_D2_PT_3_IN4
    );
  NlwBufferBlock_BA_1_D2_IN0 : X_BUF
    port map (
      I => BA_1_D2_PT_0_1110,
      O => NlwBufferSignal_BA_1_D2_IN0
    );
  NlwBufferBlock_BA_1_D2_IN1 : X_BUF
    port map (
      I => BA_1_D2_PT_1_1111,
      O => NlwBufferSignal_BA_1_D2_IN1
    );
  NlwBufferBlock_BA_1_D2_IN2 : X_BUF
    port map (
      I => BA_1_D2_PT_2_1112,
      O => NlwBufferSignal_BA_1_D2_IN2
    );
  NlwBufferBlock_BA_1_D2_IN3 : X_BUF
    port map (
      I => BA_1_D2_PT_3_1113,
      O => NlwBufferSignal_BA_1_D2_IN3
    );
  NlwBufferBlock_BA_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_BA_1_CLKF_IN0
    );
  NlwBufferBlock_BA_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_BA_1_CLKF_IN1
    );
  NlwBufferBlock_CAS_OBUF_REG_IN : X_BUF
    port map (
      I => CAS_OBUF_D_1115,
      O => NlwBufferSignal_CAS_OBUF_REG_IN
    );
  NlwBufferBlock_CAS_OBUF_REG_CLK : X_BUF
    port map (
      I => CAS_OBUF_CLKF_1116,
      O => NlwBufferSignal_CAS_OBUF_REG_CLK
    );
  NlwBufferBlock_CAS_OBUF_D_IN0 : X_BUF
    port map (
      I => CAS_OBUF_D1_1117,
      O => NlwBufferSignal_CAS_OBUF_D_IN0
    );
  NlwBufferBlock_CAS_OBUF_D_IN1 : X_BUF
    port map (
      I => CAS_OBUF_D2_1118,
      O => NlwBufferSignal_CAS_OBUF_D_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP32_EXP_1119,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP32_EXP_1119,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CLK_EN_OBUF_EXP_1121,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CLK_EN_OBUF_EXP_1121,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_IN0 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_0_1120,
      O => NlwBufferSignal_CAS_OBUF_D2_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_IN1 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_1_1122,
      O => NlwBufferSignal_CAS_OBUF_D2_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_IN2 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_2_1123,
      O => NlwBufferSignal_CAS_OBUF_D2_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_IN3 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_3_1124,
      O => NlwBufferSignal_CAS_OBUF_D2_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_IN4 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_4_1125,
      O => NlwBufferSignal_CAS_OBUF_D2_IN4
    );
  NlwBufferBlock_CAS_OBUF_D2_IN5 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_5_1126,
      O => NlwBufferSignal_CAS_OBUF_D2_IN5
    );
  NlwBufferBlock_CAS_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CAS_OBUF_CLKF_IN0
    );
  NlwBufferBlock_CAS_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_CAS_OBUF_CLKF_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_REG_IN : X_BUF
    port map (
      I => MEM_WE_OBUF_D_1128,
      O => NlwBufferSignal_MEM_WE_OBUF_REG_IN
    );
  NlwBufferBlock_MEM_WE_OBUF_REG_CLK : X_BUF
    port map (
      I => MEM_WE_OBUF_CLKF_1129,
      O => NlwBufferSignal_MEM_WE_OBUF_REG_CLK
    );
  NlwBufferBlock_MEM_WE_OBUF_D_IN0 : X_BUF
    port map (
      I => MEM_WE_OBUF_D1_1130,
      O => NlwBufferSignal_MEM_WE_OBUF_D_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D_IN1 : X_BUF
    port map (
      I => MEM_WE_OBUF_D2_1131,
      O => NlwBufferSignal_MEM_WE_OBUF_D_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN2
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN3
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN4
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN4
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN5
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN3
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN4
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_2_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN5
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_2_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN6
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_IN0 : X_BUF
    port map (
      I => MEM_WE_OBUF_D2_PT_0_1132,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_IN1 : X_BUF
    port map (
      I => MEM_WE_OBUF_D2_PT_1_1133,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_IN2 : X_BUF
    port map (
      I => MEM_WE_OBUF_D2_PT_2_1134,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_IN2
    );
  NlwBufferBlock_MEM_WE_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN1
    );
  NlwBufferBlock_RAS_OBUF_REG_IN : X_BUF
    port map (
      I => RAS_OBUF_D_1136,
      O => NlwBufferSignal_RAS_OBUF_REG_IN
    );
  NlwBufferBlock_RAS_OBUF_REG_CLK : X_BUF
    port map (
      I => RAS_OBUF_CLKF_1137,
      O => NlwBufferSignal_RAS_OBUF_REG_CLK
    );
  NlwBufferBlock_RAS_OBUF_D_IN0 : X_BUF
    port map (
      I => RAS_OBUF_D1_1138,
      O => NlwBufferSignal_RAS_OBUF_D_IN0
    );
  NlwBufferBlock_RAS_OBUF_D_IN1 : X_BUF
    port map (
      I => RAS_OBUF_D2_1139,
      O => NlwBufferSignal_RAS_OBUF_D_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN2
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN3
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN4
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN4
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN5
    );
  NlwBufferBlock_RAS_OBUF_D2_IN0 : X_BUF
    port map (
      I => RAS_OBUF_D2_PT_0_1140,
      O => NlwBufferSignal_RAS_OBUF_D2_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_IN1 : X_BUF
    port map (
      I => RAS_OBUF_D2_PT_1_1141,
      O => NlwBufferSignal_RAS_OBUF_D2_IN1
    );
  NlwBufferBlock_RAS_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RAS_OBUF_CLKF_IN0
    );
  NlwBufferBlock_RAS_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_RAS_OBUF_CLKF_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D_IN0 : X_BUF
    port map (
      I => CLK_EN_OBUF_D1_1145,
      O => NlwBufferSignal_CLK_EN_OBUF_D_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D_IN1 : X_BUF
    port map (
      I => CLK_EN_OBUF_D2_1146,
      O => NlwBufferSignal_CLK_EN_OBUF_D_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN3
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN4
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN5
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN6
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd6_286,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN7
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN8 : X_BUF
    port map (
      I => CBACK_S_365,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN8
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN9 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN9
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN10 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN10
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN11 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN11
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN12 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN12
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN13 : X_BUF
    port map (
      I => CQ_FSM_FFd11_823,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN13
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN14 : X_BUF
    port map (
      I => CQ_FSM_FFd9_843,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN14
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN15 : X_BUF
    port map (
      I => CQ_FSM_FFd20_858,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN15
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN16 : X_BUF
    port map (
      I => CQ_FSM_FFd1_923,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN16
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN17 : X_BUF
    port map (
      I => CQ_FSM_FFd3_981,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN17
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN18 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN18
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN19 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN19
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN20 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN20
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN21 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN21
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN22 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN22
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN23 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN23
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN24 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN24
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN25 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN25
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN26 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN26
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN27 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN27
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN28 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN28
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN29 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN29
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN30 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN30
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN31 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN31
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN4
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN5
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN6
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd6_286,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN7
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN8 : X_BUF
    port map (
      I => CQ_FSM_FFd10_419,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN8
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN9 : X_BUF
    port map (
      I => CQ_FSM_FFd14_420,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN9
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN10 : X_BUF
    port map (
      I => CQ_FSM_FFd16_421,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN10
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN11 : X_BUF
    port map (
      I => CQ_FSM_FFd18_422,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN11
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN12 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN12
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN13 : X_BUF
    port map (
      I => CQ_FSM_FFd11_823,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN13
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN14 : X_BUF
    port map (
      I => CQ_FSM_FFd9_843,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN14
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN15 : X_BUF
    port map (
      I => CQ_FSM_FFd20_858,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN15
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN16 : X_BUF
    port map (
      I => CQ_FSM_FFd1_923,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN16
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN17 : X_BUF
    port map (
      I => CQ_FSM_FFd7_956,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN17
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN18 : X_BUF
    port map (
      I => CQ_FSM_FFd3_981,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN18
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN19 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN19
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN20 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN20
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN21 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN21
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN22 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN22
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN23 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN23
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN24 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN24
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN25 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN25
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN26 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN26
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN27 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN27
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN28 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN28
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN29 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN29
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN30 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN30
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN31 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN31
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_IN0 : X_BUF
    port map (
      I => CLK_EN_OBUF_D2_PT_0_1147,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_IN1 : X_BUF
    port map (
      I => CLK_EN_OBUF_D2_PT_1_1148,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_IDE_BUF_S_REG_IN : X_BUF
    port map (
      I => IDE_BUF_S_D_1150,
      O => NlwBufferSignal_IDE_BUF_S_REG_IN
    );
  NlwBufferBlock_IDE_BUF_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_BUF_S_REG_CLK
    );
  NlwBufferBlock_IDE_BUF_S_D_IN0 : X_BUF
    port map (
      I => IDE_BUF_S_D1_1151,
      O => NlwBufferSignal_IDE_BUF_S_D_IN0
    );
  NlwBufferBlock_IDE_BUF_S_D_IN1 : X_BUF
    port map (
      I => IDE_BUF_S_D2_1152,
      O => NlwBufferSignal_IDE_BUF_S_D_IN1
    );
  NlwBufferBlock_IDE_BUF_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_BUF_S_D2_IN0
    );
  NlwBufferBlock_IDE_BUF_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_BUF_S_D2_IN1
    );
  NlwBufferBlock_IDE_BUF_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_BUF_S_D2_IN2
    );
  NlwBufferBlock_IDE_R_S_REG_IN : X_BUF
    port map (
      I => IDE_R_S_D_1154,
      O => NlwBufferSignal_IDE_R_S_REG_IN
    );
  NlwBufferBlock_IDE_R_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_R_S_REG_CLK
    );
  NlwBufferBlock_IDE_R_S_D_IN0 : X_BUF
    port map (
      I => IDE_R_S_D1_1155,
      O => NlwBufferSignal_IDE_R_S_D_IN0
    );
  NlwBufferBlock_IDE_R_S_D_IN1 : X_BUF
    port map (
      I => IDE_R_S_D2_1156,
      O => NlwBufferSignal_IDE_R_S_D_IN1
    );
  NlwBufferBlock_IDE_R_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_R_S_D2_IN0
    );
  NlwBufferBlock_IDE_R_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_R_S_D2_IN1
    );
  NlwBufferBlock_IDE_R_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_R_S_D2_IN2
    );
  NlwBufferBlock_IDE_R_S_D2_IN3 : X_BUF
    port map (
      I => IDE_ENABLE_357,
      O => NlwBufferSignal_IDE_R_S_D2_IN3
    );
  NlwBufferBlock_IDE_W_S_REG_IN : X_BUF
    port map (
      I => IDE_W_S_D_1158,
      O => NlwBufferSignal_IDE_W_S_REG_IN
    );
  NlwBufferBlock_IDE_W_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_IDE_W_S_REG_CLK
    );
  NlwBufferBlock_IDE_W_S_D_IN0 : X_BUF
    port map (
      I => IDE_W_S_D1_1159,
      O => NlwBufferSignal_IDE_W_S_D_IN0
    );
  NlwBufferBlock_IDE_W_S_D_IN1 : X_BUF
    port map (
      I => IDE_W_S_D2_1160,
      O => NlwBufferSignal_IDE_W_S_D_IN1
    );
  NlwBufferBlock_IDE_W_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_IDE_W_S_D2_IN0
    );
  NlwBufferBlock_IDE_W_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_IDE_W_S_D2_IN1
    );
  NlwBufferBlock_IDE_W_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_IDE_W_S_D2_IN2
    );
  NlwBufferBlock_OE_30_RAM_OBUF_REG_IN : X_BUF
    port map (
      I => OE_30_RAM_OBUF_D_1162,
      O => NlwBufferSignal_OE_30_RAM_OBUF_REG_IN
    );
  NlwBufferBlock_OE_30_RAM_OBUF_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_OE_30_RAM_OBUF_REG_CLK
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D_IN0 : X_BUF
    port map (
      I => OE_30_RAM_OBUF_D1_1163,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D_IN0
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D_IN1 : X_BUF
    port map (
      I => OE_30_RAM_OBUF_D2_1164,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D_IN1
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => RANGER_ACCESS_581,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D2_IN0 : X_BUF
    port map (
      I => OE_30_RAM_OBUF_D2_PT_0_1165,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D2_IN0
    );
  NlwBufferBlock_OE_30_RAM_OBUF_D2_IN1 : X_BUF
    port map (
      I => OE_30_RAM_OBUF_D2_PT_1_1166,
      O => NlwBufferSignal_OE_30_RAM_OBUF_D2_IN1
    );
  NlwBufferBlock_OE_RAM_30_OBUF_REG_IN : X_BUF
    port map (
      I => OE_RAM_30_OBUF_D_1168,
      O => NlwBufferSignal_OE_RAM_30_OBUF_REG_IN
    );
  NlwBufferBlock_OE_RAM_30_OBUF_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_OE_RAM_30_OBUF_REG_CLK
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D_IN0 : X_BUF
    port map (
      I => OE_RAM_30_OBUF_D1_1169,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D_IN0
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D_IN1 : X_BUF
    port map (
      I => OE_RAM_30_OBUF_D2_1170,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D_IN1
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => RANGER_ACCESS_581,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D2_IN0 : X_BUF
    port map (
      I => OE_RAM_30_OBUF_D2_PT_0_1171,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D2_IN0
    );
  NlwBufferBlock_OE_RAM_30_OBUF_D2_IN1 : X_BUF
    port map (
      I => OE_RAM_30_OBUF_D2_PT_1_1172,
      O => NlwBufferSignal_OE_RAM_30_OBUF_D2_IN1
    );
  NlwBufferBlock_ROM_OE_S_REG_IN : X_BUF
    port map (
      I => ROM_OE_S_D_1174,
      O => NlwBufferSignal_ROM_OE_S_REG_IN
    );
  NlwBufferBlock_ROM_OE_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_26,
      O => NlwBufferSignal_ROM_OE_S_REG_CLK
    );
  NlwBufferBlock_ROM_OE_S_D_IN0 : X_BUF
    port map (
      I => ROM_OE_S_D1_1175,
      O => NlwBufferSignal_ROM_OE_S_D_IN0
    );
  NlwBufferBlock_ROM_OE_S_D_IN1 : X_BUF
    port map (
      I => ROM_OE_S_D2_1176,
      O => NlwBufferSignal_ROM_OE_S_D_IN1
    );
  NlwBufferBlock_ROM_OE_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_33,
      O => NlwBufferSignal_ROM_OE_S_D2_IN0
    );
  NlwBufferBlock_ROM_OE_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_ROM_OE_S_D2_IN1
    );
  NlwBufferBlock_ROM_OE_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_363,
      O => NlwBufferSignal_ROM_OE_S_D2_IN2
    );
  NlwBufferBlock_ROM_OE_S_D2_IN3 : X_BUF
    port map (
      I => IDE_ENABLE_357,
      O => NlwBufferSignal_ROM_OE_S_D2_IN3
    );
  NlwBufferBlock_S_0_OBUF_D_IN0 : X_BUF
    port map (
      I => S_0_OBUF_D1_1182,
      O => NlwBufferSignal_S_0_OBUF_D_IN0
    );
  NlwBufferBlock_S_0_OBUF_D_IN1 : X_BUF
    port map (
      I => S_0_OBUF_D2_1183,
      O => NlwBufferSignal_S_0_OBUF_D_IN1
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN0 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN0
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN1
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN2 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_276,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN2
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN3 : X_BUF
    port map (
      I => IDE_CYCLE_277,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN3
    );
  NlwBufferBlock_S_0_OBUF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_S_0_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_S_0_OBUF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_S_0_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D_IN0 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_D1_1186,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_D2_1187,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D2_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D2_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_49,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN1
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_D1_1190,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_D2_1191,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_A_0_OBUF_83,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_A_0_OBUF_83,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_D1_1194,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_D2_1195,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_A_1_OBUF_85,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_A_1_OBUF_85,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_D1_1198,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_D2_1199,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_A_2_OBUF_87,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_A_2_OBUF_87,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D_IN0 : X_BUF
    port map (
      I => IDE_CS_0_OBUF_D1_1202,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D_IN0
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D_IN1 : X_BUF
    port map (
      I => IDE_CS_0_OBUF_D2_1203,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D_IN1
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D2_IN0 : X_BUF
    port map (
      I => A_12_IBUF_89,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN0
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D2_IN1 : X_BUF
    port map (
      I => A_12_IBUF_89,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN1
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D_IN0 : X_BUF
    port map (
      I => IDE_CS_1_OBUF_D1_1206,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D_IN0
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D_IN1 : X_BUF
    port map (
      I => IDE_CS_1_OBUF_D2_1207,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D_IN1
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D2_IN0 : X_BUF
    port map (
      I => A_13_IBUF_91,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN0
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D2_IN1 : X_BUF
    port map (
      I => A_13_IBUF_91,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN1
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_D1_1210,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_D2_1211,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D_IN0 : X_BUF
    port map (
      I => nRAM_SEL_OBUF_D1_1214,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D_IN0
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D_IN1 : X_BUF
    port map (
      I => nRAM_SEL_OBUF_D2_1215,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D_IN1
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN0 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN0
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN1
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN2 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_276,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN2
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN3 : X_BUF
    port map (
      I => IDE_CYCLE_277,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN3
    );
  NlwBufferBlock_ROM_B_0_OBUF_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_D1_1218,
      O => NlwBufferSignal_ROM_B_0_OBUF_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_D2_1219,
      O => NlwBufferSignal_ROM_B_0_OBUF_D_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_D1_1222,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_D2_1223,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF1_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_D1_1226,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF1_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_D2_1227,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF2_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_D1_1230,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF2_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_D2_1231,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF3_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF3_D1_1234,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF3_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF3_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF3_D2_1235,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF3_D_IN1
    );
  NlwBufferBlock_S_0_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => S_0_OBUF_BUF0_D1_1238,
      O => NlwBufferSignal_S_0_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_S_0_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => S_0_OBUF_BUF0_D2_1239,
      O => NlwBufferSignal_S_0_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_S_0_OBUF_BUF1_D_IN0 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_D1_1242,
      O => NlwBufferSignal_S_0_OBUF_BUF1_D_IN0
    );
  NlwBufferBlock_S_0_OBUF_BUF1_D_IN1 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_D2_1243,
      O => NlwBufferSignal_S_0_OBUF_BUF1_D_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D_IN0 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D1_1246,
      O => NlwBufferSignal_OpTx_INV_99_INT_D_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D_IN1 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D2_1247,
      O => NlwBufferSignal_OpTx_INV_99_INT_D_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_0_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_0_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_1_IN0 : X_BUF
    port map (
      I => EXP30_EXP_1249,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_1_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_1_IN1 : X_BUF
    port map (
      I => EXP30_EXP_1249,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_1_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_2_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_2_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_3_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_3_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_4_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_4_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_4_IN1 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_4_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_5_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_5_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_PT_5_IN1 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_5_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_IN0 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D2_PT_0_1248,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_IN0
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_IN1 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D2_PT_1_1250,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_IN1
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_IN2 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D2_PT_2_1251,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_IN2
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_IN3 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D2_PT_3_1252,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_IN3
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_IN4 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D2_PT_4_1253,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_IN4
    );
  NlwBufferBlock_OpTx_INV_99_INT_D2_IN5 : X_BUF
    port map (
      I => Q_OpTx_INV_99_INT_D2_PT_5_1254,
      O => NlwBufferSignal_OpTx_INV_99_INT_D2_IN5
    );
  NlwBufferBlock_EXP22_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP22_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(7),
      O => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_0_IN0 : X_BUF
    port map (
      I => EXP22_EXP_1256,
      O => NlwBufferSignal_EXP23_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_0_IN1 : X_BUF
    port map (
      I => EXP22_EXP_1256,
      O => NlwBufferSignal_EXP23_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_EXP23_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_1_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(4),
      O => NlwBufferSignal_EXP23_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_EXP23_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_2_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(4),
      O => NlwBufferSignal_EXP23_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_3_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(2),
      O => NlwBufferSignal_EXP23_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_18_IBUF_61,
      O => NlwBufferSignal_EXP23_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_4_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(3),
      O => NlwBufferSignal_EXP23_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_19_IBUF_59,
      O => NlwBufferSignal_EXP23_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_5_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(3),
      O => NlwBufferSignal_EXP23_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_5_IN1 : X_BUF
    port map (
      I => A_19_IBUF_59,
      O => NlwBufferSignal_EXP23_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP23_EXP_PT_0_1259,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP23_EXP_PT_1_1260,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP23_EXP_PT_2_1261,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP23_EXP_PT_3_1262,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP23_EXP_PT_4_1263,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP23_EXP_PT_5_1264,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP24_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_30_IBUF_1,
      O => NlwBufferSignal_EXP24_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_30_IBUF_1,
      O => NlwBufferSignal_EXP24_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_29_IBUF_3,
      O => NlwBufferSignal_EXP24_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_29_IBUF_3,
      O => NlwBufferSignal_EXP24_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_28_IBUF_5,
      O => NlwBufferSignal_EXP24_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_28_IBUF_5,
      O => NlwBufferSignal_EXP24_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_3_IN0 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_EXP24_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_EXP24_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_4_IN0 : X_BUF
    port map (
      I => A_31_IBUF_17,
      O => NlwBufferSignal_EXP24_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_31_IBUF_17,
      O => NlwBufferSignal_EXP24_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_5_IN0 : X_BUF
    port map (
      I => EXP23_EXP_1258,
      O => NlwBufferSignal_EXP24_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_5_IN1 : X_BUF
    port map (
      I => EXP23_EXP_1258,
      O => NlwBufferSignal_EXP24_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP24_EXP_PT_0_1266,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP24_EXP_PT_1_1267,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP24_EXP_PT_2_1268,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP24_EXP_PT_3_1269,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP24_EXP_PT_4_1270,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP24_EXP_PT_5_1271,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP25_EXP_PT_0_IN0 : X_BUF
    port map (
      I => EXP26_EXP_1273,
      O => NlwBufferSignal_EXP25_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_0_IN1 : X_BUF
    port map (
      I => EXP26_EXP_1273,
      O => NlwBufferSignal_EXP25_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_1_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(0),
      O => NlwBufferSignal_EXP25_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_16_IBUF_65,
      O => NlwBufferSignal_EXP25_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_2_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(0),
      O => NlwBufferSignal_EXP25_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_16_IBUF_65,
      O => NlwBufferSignal_EXP25_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_3_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(1),
      O => NlwBufferSignal_EXP25_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_17_IBUF_63,
      O => NlwBufferSignal_EXP25_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_4_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(1),
      O => NlwBufferSignal_EXP25_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_17_IBUF_63,
      O => NlwBufferSignal_EXP25_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_5_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(2),
      O => NlwBufferSignal_EXP25_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_5_IN1 : X_BUF
    port map (
      I => A_18_IBUF_61,
      O => NlwBufferSignal_EXP25_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP25_EXP_PT_0_1274,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP25_EXP_PT_1_1275,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP25_EXP_PT_2_1276,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP25_EXP_PT_3_1277,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP25_EXP_PT_4_1278,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP25_EXP_PT_5_1279,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP26_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_EXP26_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_0_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(7),
      O => NlwBufferSignal_EXP26_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_EXP26_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_1_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(6),
      O => NlwBufferSignal_EXP26_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_EXP26_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_2_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(6),
      O => NlwBufferSignal_EXP26_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_3_IN0 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_EXP26_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_3_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(5),
      O => NlwBufferSignal_EXP26_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_4_IN0 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_EXP26_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_4_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(5),
      O => NlwBufferSignal_EXP26_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP26_EXP_PT_0_1281,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP26_EXP_PT_1_1282,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP26_EXP_PT_2_1283,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP26_EXP_PT_3_1284,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP26_EXP_PT_4_1285,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN0 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_381,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN1 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_381,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN3 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN3 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP27_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP27_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_5_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP27_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_5_IN3 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP27_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_5_IN4 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP27_EXP_PT_5_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_5_IN5 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP27_EXP_PT_5_IN5
    );
  NlwBufferBlock_EXP27_EXP_PT_5_IN6 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_EXP27_EXP_PT_5_IN6
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP27_EXP_PT_0_1287,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP27_EXP_PT_1_1288,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP27_EXP_PT_2_1289,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP27_EXP_PT_3_1290,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP27_EXP_PT_4_1291,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP27_EXP_PT_5_1292,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP28_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_EXP28_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP28_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_EXP28_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN5 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN6 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP28_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP28_EXP_PT_0_1294,
      O => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP28_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP28_EXP_PT_1_1295,
      O => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => IDE_RESET_OBUF_28,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => nAS_PLL_C_N_404,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN8 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN8
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN9 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN9
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN10 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN10
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN11 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN11
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN12 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN12
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN13 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN13
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN14 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN14
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN15 : X_BUF
    port map (
      I => Vcc_270,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN15
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => A_23_IBUF_19,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => A_22_IBUF_21,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => A_21_IBUF_23,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP31_EXP_PT_0_IN0 : X_BUF
    port map (
      I => LDQ1_OBUF_EXP_634,
      O => NlwBufferSignal_EXP31_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_0_IN1 : X_BUF
    port map (
      I => LDQ1_OBUF_EXP_634,
      O => NlwBufferSignal_EXP31_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN0 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN2 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN4 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN6 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN3 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN5 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN6 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN7 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN7
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN3 : X_BUF
    port map (
      I => TRANSFER_273,
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN5 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd5_541,
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN7 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN7
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN0 : X_BUF
    port map (
      I => nAS_IBUF_35,
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN1 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_265,
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN4 : X_BUF
    port map (
      I => CBREQ_IBUF_67,
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN5 : X_BUF
    port map (
      I => RAM_ACCESS_377,
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN5
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN6 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN6
    );
  NlwBufferBlock_EXP31_EXP_PT_5_IN7 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP31_EXP_PT_5_IN7
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP31_EXP_PT_0_1299,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP31_EXP_PT_1_1300,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP31_EXP_PT_2_1301,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP31_EXP_PT_3_1302,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP31_EXP_PT_4_1303,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP31_EXP_PT_5_1304,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP33_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP33_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP33_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP33_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP33_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP33_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP33_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP33_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP33_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP33_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP33_EXP_PT_1_IN2 : X_BUF
    port map (
      I => ARAM_9_805,
      O => NlwBufferSignal_EXP33_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP33_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP33_EXP_PT_0_1307,
      O => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP33_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP33_EXP_PT_1_1308,
      O => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP34_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP34_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP34_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP34_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP34_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => A_14_IBUF_93,
      O => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => A_13_IBUF_91,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_10_660,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_10_660,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP36_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP36_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP36_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP36_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP36_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP36_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP36_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP36_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP36_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP36_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP36_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_10_660,
      O => NlwBufferSignal_EXP36_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP36_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP36_EXP_PT_0_1312,
      O => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP36_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP36_EXP_PT_1_1313,
      O => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP36_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP36_EXP_PT_2_1314,
      O => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => A_12_IBUF_89,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => IDE_A_2_OBUF_87,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_EXP40_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_EXP40_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP40_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP40_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP40_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP40_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP40_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP40_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP40_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP40_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP40_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP40_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP40_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP40_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP40_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP40_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP40_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP40_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP40_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP40_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP40_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_1_685,
      O => NlwBufferSignal_EXP40_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP40_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP40_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP40_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP40_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP40_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP40_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP40_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP40_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP40_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP40_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP40_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_1_685,
      O => NlwBufferSignal_EXP40_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP40_EXP_PT_3_IN7 : X_BUF
    port map (
      I => ARAM_LOW(1),
      O => NlwBufferSignal_EXP40_EXP_PT_3_IN7
    );
  NlwBufferBlock_EXP40_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP40_EXP_PT_0_1319,
      O => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP40_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP40_EXP_PT_1_1320,
      O => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP40_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP40_EXP_PT_2_1321,
      O => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP40_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP40_EXP_PT_3_1322,
      O => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN4 : X_BUF
    port map (
      I => IDE_A_1_OBUF_85,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN4 : X_BUF
    port map (
      I => ARAM_5_754,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP41_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP41_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP41_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP41_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP41_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP41_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP41_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP41_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP41_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_5_754,
      O => NlwBufferSignal_EXP41_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP41_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP41_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP41_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP41_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP41_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP41_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP41_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP41_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP41_EXP_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_5_754,
      O => NlwBufferSignal_EXP41_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP41_EXP_PT_4_IN7 : X_BUF
    port map (
      I => ARAM_LOW(5),
      O => NlwBufferSignal_EXP41_EXP_PT_4_IN7
    );
  NlwBufferBlock_EXP41_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP41_EXP_PT_0_1324,
      O => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP41_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP41_EXP_PT_1_1325,
      O => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP41_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP41_EXP_PT_2_1326,
      O => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP41_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP41_EXP_PT_3_1327,
      O => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP41_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP41_EXP_PT_4_1328,
      O => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP42_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP42_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP42_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP42_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP42_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP42_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP42_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP42_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP42_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_4_742,
      O => NlwBufferSignal_EXP42_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP42_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP42_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP42_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP42_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP42_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP42_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP42_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP42_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP42_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP42_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP42_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_4_742,
      O => NlwBufferSignal_EXP42_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP42_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP42_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP42_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP42_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP42_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP42_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP42_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP42_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP42_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP42_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP42_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_4_742,
      O => NlwBufferSignal_EXP42_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd13_257,
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd15_258,
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd8_259,
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd12_260,
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd19_261,
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_262,
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd17_263,
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP42_EXP_PT_3_IN7 : X_BUF
    port map (
      I => ARAM_LOW(4),
      O => NlwBufferSignal_EXP42_EXP_PT_3_IN7
    );
  NlwBufferBlock_EXP42_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP42_EXP_PT_0_1330,
      O => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP42_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP42_EXP_PT_1_1331,
      O => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP42_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP42_EXP_PT_2_1332,
      O => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP42_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP42_EXP_PT_3_1333,
      O => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_EXP43_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_EXP43_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP43_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_EXP43_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_EXP43_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN5 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN5 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP43_EXP_PT_0_1335,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP43_EXP_PT_1_1336,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP43_EXP_PT_2_1337,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_EXP44_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_EXP44_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP44_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_EXP44_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP44_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_EXP44_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_31,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_37,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_39,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_41,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_6_IBUF_43,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN5 : X_BUF
    port map (
      I => A_1_IBUF_45,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP44_EXP_PT_0_1339,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP44_EXP_PT_1_1340,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_Dout2_0_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D_IN0,
      O => NlwInverterSignal_Dout2_0_D_IN0
    );
  NlwInverterBlock_Dout2_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_1_IN1,
      O => NlwInverterSignal_Dout2_0_D2_PT_1_IN1
    );
  NlwInverterBlock_Dout2_0_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_1_IN2,
      O => NlwInverterSignal_Dout2_0_D2_PT_1_IN2
    );
  NlwInverterBlock_Dout2_0_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_1_IN4,
      O => NlwInverterSignal_Dout2_0_D2_PT_1_IN4
    );
  NlwInverterBlock_Dout2_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_2_IN1,
      O => NlwInverterSignal_Dout2_0_D2_PT_2_IN1
    );
  NlwInverterBlock_Dout2_0_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_2_IN3,
      O => NlwInverterSignal_Dout2_0_D2_PT_2_IN3
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN0,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN0
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN1,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN1
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN2,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN2
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN3,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN3
    );
  NlwInverterBlock_Dout2_0_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_TRST_IN1,
      O => NlwInverterSignal_Dout2_0_TRST_IN1
    );
  NlwInverterBlock_Dout2_0_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_CE_IN1,
      O => NlwInverterSignal_Dout2_0_CE_IN1
    );
  NlwInverterBlock_Dout2_2_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D_IN0,
      O => NlwInverterSignal_Dout2_2_D_IN0
    );
  NlwInverterBlock_Dout2_2_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_1_IN1,
      O => NlwInverterSignal_Dout2_2_D2_PT_1_IN1
    );
  NlwInverterBlock_Dout2_2_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_1_IN2,
      O => NlwInverterSignal_Dout2_2_D2_PT_1_IN2
    );
  NlwInverterBlock_Dout2_2_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_1_IN3,
      O => NlwInverterSignal_Dout2_2_D2_PT_1_IN3
    );
  NlwInverterBlock_Dout2_2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_2_IN1,
      O => NlwInverterSignal_Dout2_2_D2_PT_2_IN1
    );
  NlwInverterBlock_Dout2_2_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_2_IN2,
      O => NlwInverterSignal_Dout2_2_D2_PT_2_IN2
    );
  NlwInverterBlock_Dout2_2_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_2_IN3,
      O => NlwInverterSignal_Dout2_2_D2_PT_2_IN3
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN0,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN0
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN1,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN1
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN2,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN2
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN3,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN3
    );
  NlwInverterBlock_Dout2_2_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_TRST_IN1,
      O => NlwInverterSignal_Dout2_2_TRST_IN1
    );
  NlwInverterBlock_Dout2_2_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_CE_IN1,
      O => NlwInverterSignal_Dout2_2_CE_IN1
    );
  NlwInverterBlock_Dout2_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D_IN0,
      O => NlwInverterSignal_Dout2_1_D_IN0
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN0,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN0
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN1,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN1
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN2,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN2
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN3,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN3
    );
  NlwInverterBlock_Dout2_1_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_2_IN3,
      O => NlwInverterSignal_Dout2_1_D2_PT_2_IN3
    );
  NlwInverterBlock_Dout2_1_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_2_IN4,
      O => NlwInverterSignal_Dout2_1_D2_PT_2_IN4
    );
  NlwInverterBlock_Dout2_1_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_3_IN2,
      O => NlwInverterSignal_Dout2_1_D2_PT_3_IN2
    );
  NlwInverterBlock_Dout2_1_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_3_IN3,
      O => NlwInverterSignal_Dout2_1_D2_PT_3_IN3
    );
  NlwInverterBlock_Dout2_1_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_3_IN4,
      O => NlwInverterSignal_Dout2_1_D2_PT_3_IN4
    );
  NlwInverterBlock_Dout2_1_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_TRST_IN1,
      O => NlwInverterSignal_Dout2_1_TRST_IN1
    );
  NlwInverterBlock_Dout2_1_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_CE_IN1,
      O => NlwInverterSignal_Dout2_1_CE_IN1
    );
  NlwInverterBlock_Dout2_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D_IN0,
      O => NlwInverterSignal_Dout2_3_D_IN0
    );
  NlwInverterBlock_Dout2_3_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D2_PT_1_IN2,
      O => NlwInverterSignal_Dout2_3_D2_PT_1_IN2
    );
  NlwInverterBlock_Dout2_3_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D2_PT_1_IN3,
      O => NlwInverterSignal_Dout2_3_D2_PT_1_IN3
    );
  NlwInverterBlock_Dout2_3_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D2_PT_2_IN0,
      O => NlwInverterSignal_Dout2_3_D2_PT_2_IN0
    );
  NlwInverterBlock_Dout2_3_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D2_PT_2_IN1,
      O => NlwInverterSignal_Dout2_3_D2_PT_2_IN1
    );
  NlwInverterBlock_Dout2_3_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D2_PT_2_IN2,
      O => NlwInverterSignal_Dout2_3_D2_PT_2_IN2
    );
  NlwInverterBlock_Dout2_3_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D2_PT_2_IN3,
      O => NlwInverterSignal_Dout2_3_D2_PT_2_IN3
    );
  NlwInverterBlock_Dout2_3_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_TRST_IN1,
      O => NlwInverterSignal_Dout2_3_TRST_IN1
    );
  NlwInverterBlock_Dout2_3_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_Dout2_3_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_Dout2_3_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_Dout2_3_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_Dout2_3_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_Dout2_3_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_Dout2_3_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_Dout2_3_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_CE_IN1,
      O => NlwInverterSignal_Dout2_3_CE_IN1
    );
  NlwInverterBlock_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0,
      O => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0
    );
  NlwInverterBlock_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0,
      O => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0
    );
  NlwInverterBlock_TRANSFER_IN_PROGRES_TRST_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN0,
      O => NlwInverterSignal_TRANSFER_IN_PROGRES_TRST_IN0
    );
  NlwInverterBlock_TRANSFER_IN_PROGRES_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_TRST_IN1,
      O => NlwInverterSignal_TRANSFER_IN_PROGRES_TRST_IN1
    );
  NlwInverterBlock_STERM_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D_IN0,
      O => NlwInverterSignal_STERM_S_D_IN0
    );
  NlwInverterBlock_STERM_S_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D2_PT_1_IN1,
      O => NlwInverterSignal_STERM_S_D2_PT_1_IN1
    );
  NlwInverterBlock_STERM_S_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D2_PT_1_IN2,
      O => NlwInverterSignal_STERM_S_D2_PT_1_IN2
    );
  NlwInverterBlock_STERM_S_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_CLKF_IN0,
      O => NlwInverterSignal_STERM_S_CLKF_IN0
    );
  NlwInverterBlock_STERM_S_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_CLKF_IN1,
      O => NlwInverterSignal_STERM_S_CLKF_IN1
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN1,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CE_IN1
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN0,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN0
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN3,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN3
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN4,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN4
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN2,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN2
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN3,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN3
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN10
    );
  NlwInverterBlock_IDE_ENABLE_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_ENABLE_CE_IN0,
      O => NlwInverterSignal_IDE_ENABLE_CE_IN0
    );
  NlwInverterBlock_IDE_ENABLE_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_ENABLE_CE_IN1,
      O => NlwInverterSignal_IDE_ENABLE_CE_IN1
    );
  NlwInverterBlock_CBACK_S_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_2_IN0,
      O => NlwInverterSignal_CBACK_S_D2_PT_2_IN0
    );
  NlwInverterBlock_CBACK_S_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_3_IN0,
      O => NlwInverterSignal_CBACK_S_D2_PT_3_IN0
    );
  NlwInverterBlock_CBACK_S_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_3_IN1,
      O => NlwInverterSignal_CBACK_S_D2_PT_3_IN1
    );
  NlwInverterBlock_CBACK_S_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_5_IN1,
      O => NlwInverterSignal_CBACK_S_D2_PT_5_IN1
    );
  NlwInverterBlock_nDSACK_1_OBUFE_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN0,
      O => NlwInverterSignal_nDSACK_1_OBUFE_D2_IN0
    );
  NlwInverterBlock_nDSACK_1_OBUFE_TRST_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN0,
      O => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN0
    );
  NlwInverterBlock_nDSACK_1_OBUFE_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN1,
      O => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN1
    );
  NlwInverterBlock_nDSACK_1_OBUFE_TRST_IN2 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN2,
      O => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN2
    );
  NlwInverterBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_RAM_ACCESS_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D_IN0,
      O => NlwInverterSignal_RAM_ACCESS_D_IN0
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN0,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN0
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN1,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN1
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN1,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_3_IN1
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_4_IN0,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_4_IN0
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_4_IN1,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_4_IN1
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_5_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_5_IN6,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_5_IN6
    );
  NlwInverterBlock_NQ_0_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D_IN0,
      O => NlwInverterSignal_NQ_0_D_IN0
    );
  NlwInverterBlock_NQ_0_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_0_IN1,
      O => NlwInverterSignal_NQ_0_D2_PT_0_IN1
    );
  NlwInverterBlock_NQ_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_1_IN1,
      O => NlwInverterSignal_NQ_0_D2_PT_1_IN1
    );
  NlwInverterBlock_NQ_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_2_IN1,
      O => NlwInverterSignal_NQ_0_D2_PT_2_IN1
    );
  NlwInverterBlock_NQ_0_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_3_IN0,
      O => NlwInverterSignal_NQ_0_D2_PT_3_IN0
    );
  NlwInverterBlock_NQ_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_3_IN1,
      O => NlwInverterSignal_NQ_0_D2_PT_3_IN1
    );
  NlwInverterBlock_NQ_0_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_3_IN2,
      O => NlwInverterSignal_NQ_0_D2_PT_3_IN2
    );
  NlwInverterBlock_NQ_0_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_3_IN3,
      O => NlwInverterSignal_NQ_0_D2_PT_3_IN3
    );
  NlwInverterBlock_RQ_0_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_0_IN0,
      O => NlwInverterSignal_RQ_0_D2_PT_0_IN0
    );
  NlwInverterBlock_RQ_0_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_0_IN1,
      O => NlwInverterSignal_RQ_0_D2_PT_0_IN1
    );
  NlwInverterBlock_RQ_0_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_0_IN3,
      O => NlwInverterSignal_RQ_0_D2_PT_0_IN3
    );
  NlwInverterBlock_RQ_0_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_1_IN0,
      O => NlwInverterSignal_RQ_0_D2_PT_1_IN0
    );
  NlwInverterBlock_RQ_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_1_IN1,
      O => NlwInverterSignal_RQ_0_D2_PT_1_IN1
    );
  NlwInverterBlock_RQ_0_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_1_IN2,
      O => NlwInverterSignal_RQ_0_D2_PT_1_IN2
    );
  NlwInverterBlock_RQ_0_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_0_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_2_IN1,
      O => NlwInverterSignal_RQ_0_D2_PT_2_IN1
    );
  NlwInverterBlock_NQ_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D_IN0,
      O => NlwInverterSignal_NQ_1_D_IN0
    );
  NlwInverterBlock_NQ_1_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_0_IN0,
      O => NlwInverterSignal_NQ_1_D2_PT_0_IN0
    );
  NlwInverterBlock_NQ_1_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_0_IN1,
      O => NlwInverterSignal_NQ_1_D2_PT_0_IN1
    );
  NlwInverterBlock_NQ_1_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_1_IN2,
      O => NlwInverterSignal_NQ_1_D2_PT_1_IN2
    );
  NlwInverterBlock_NQ_1_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_2_IN2,
      O => NlwInverterSignal_NQ_1_D2_PT_2_IN2
    );
  NlwInverterBlock_NQ_1_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_3_IN0,
      O => NlwInverterSignal_NQ_1_D2_PT_3_IN0
    );
  NlwInverterBlock_NQ_1_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_3_IN1,
      O => NlwInverterSignal_NQ_1_D2_PT_3_IN1
    );
  NlwInverterBlock_NQ_1_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_3_IN2,
      O => NlwInverterSignal_NQ_1_D2_PT_3_IN2
    );
  NlwInverterBlock_NQ_1_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_3_IN3,
      O => NlwInverterSignal_NQ_1_D2_PT_3_IN3
    );
  NlwInverterBlock_NQ_2_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D_IN0,
      O => NlwInverterSignal_NQ_2_D_IN0
    );
  NlwInverterBlock_NQ_2_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_0_IN0,
      O => NlwInverterSignal_NQ_2_D2_PT_0_IN0
    );
  NlwInverterBlock_NQ_2_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_0_IN1,
      O => NlwInverterSignal_NQ_2_D2_PT_0_IN1
    );
  NlwInverterBlock_NQ_2_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_1_IN0,
      O => NlwInverterSignal_NQ_2_D2_PT_1_IN0
    );
  NlwInverterBlock_NQ_2_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_1_IN1,
      O => NlwInverterSignal_NQ_2_D2_PT_1_IN1
    );
  NlwInverterBlock_NQ_2_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_2_IN0,
      O => NlwInverterSignal_NQ_2_D2_PT_2_IN0
    );
  NlwInverterBlock_NQ_2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_2_IN1,
      O => NlwInverterSignal_NQ_2_D2_PT_2_IN1
    );
  NlwInverterBlock_NQ_2_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_2_IN2,
      O => NlwInverterSignal_NQ_2_D2_PT_2_IN2
    );
  NlwInverterBlock_NQ_2_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_2_IN3,
      O => NlwInverterSignal_NQ_2_D2_PT_2_IN3
    );
  NlwInverterBlock_NQ_2_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_3_IN3,
      O => NlwInverterSignal_NQ_2_D2_PT_3_IN3
    );
  NlwInverterBlock_RQ_1_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_0_IN0,
      O => NlwInverterSignal_RQ_1_D2_PT_0_IN0
    );
  NlwInverterBlock_RQ_1_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_0_IN1,
      O => NlwInverterSignal_RQ_1_D2_PT_0_IN1
    );
  NlwInverterBlock_RQ_1_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_0_IN2,
      O => NlwInverterSignal_RQ_1_D2_PT_0_IN2
    );
  NlwInverterBlock_RQ_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_1_IN0,
      O => NlwInverterSignal_RQ_1_D2_PT_1_IN0
    );
  NlwInverterBlock_RQ_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_1_IN1,
      O => NlwInverterSignal_RQ_1_D2_PT_1_IN1
    );
  NlwInverterBlock_RQ_1_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_1_IN3,
      O => NlwInverterSignal_RQ_1_D2_PT_1_IN3
    );
  NlwInverterBlock_RQ_1_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_1_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_1_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_2_IN1,
      O => NlwInverterSignal_RQ_1_D2_PT_2_IN1
    );
  NlwInverterBlock_RQ_1_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_2_IN3,
      O => NlwInverterSignal_RQ_1_D2_PT_2_IN3
    );
  NlwInverterBlock_RQ_1_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_3_IN0,
      O => NlwInverterSignal_RQ_1_D2_PT_3_IN0
    );
  NlwInverterBlock_RQ_1_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_3_IN1,
      O => NlwInverterSignal_RQ_1_D2_PT_3_IN1
    );
  NlwInverterBlock_RQ_3_EXP_PT_0_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_EXP_PT_0_IN6,
      O => NlwInverterSignal_RQ_3_EXP_PT_0_IN6
    );
  NlwInverterBlock_RQ_3_EXP_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_EXP_PT_1_IN6,
      O => NlwInverterSignal_RQ_3_EXP_PT_1_IN6
    );
  NlwInverterBlock_RQ_3_EXP_PT_2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_EXP_PT_2_IN6,
      O => NlwInverterSignal_RQ_3_EXP_PT_2_IN6
    );
  NlwInverterBlock_RQ_3_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_EXP_PT_3_IN0,
      O => NlwInverterSignal_RQ_3_EXP_PT_3_IN0
    );
  NlwInverterBlock_RQ_3_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_EXP_PT_3_IN1,
      O => NlwInverterSignal_RQ_3_EXP_PT_3_IN1
    );
  NlwInverterBlock_RQ_3_EXP_PT_3_IN7 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_EXP_PT_3_IN7,
      O => NlwInverterSignal_RQ_3_EXP_PT_3_IN7
    );
  NlwInverterBlock_NQ_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D_IN0,
      O => NlwInverterSignal_NQ_3_D_IN0
    );
  NlwInverterBlock_NQ_3_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_0_IN0,
      O => NlwInverterSignal_NQ_3_D2_PT_0_IN0
    );
  NlwInverterBlock_NQ_3_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_0_IN1,
      O => NlwInverterSignal_NQ_3_D2_PT_0_IN1
    );
  NlwInverterBlock_NQ_3_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_1_IN0,
      O => NlwInverterSignal_NQ_3_D2_PT_1_IN0
    );
  NlwInverterBlock_NQ_3_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_1_IN1,
      O => NlwInverterSignal_NQ_3_D2_PT_1_IN1
    );
  NlwInverterBlock_NQ_3_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_2_IN0,
      O => NlwInverterSignal_NQ_3_D2_PT_2_IN0
    );
  NlwInverterBlock_NQ_3_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_2_IN1,
      O => NlwInverterSignal_NQ_3_D2_PT_2_IN1
    );
  NlwInverterBlock_NQ_3_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_3_IN0,
      O => NlwInverterSignal_NQ_3_D2_PT_3_IN0
    );
  NlwInverterBlock_NQ_3_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_3_IN1,
      O => NlwInverterSignal_NQ_3_D2_PT_3_IN1
    );
  NlwInverterBlock_NQ_3_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_3_IN2,
      O => NlwInverterSignal_NQ_3_D2_PT_3_IN2
    );
  NlwInverterBlock_NQ_3_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_D2_PT_3_IN3,
      O => NlwInverterSignal_NQ_3_D2_PT_3_IN3
    );
  NlwInverterBlock_RQ_2_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_1_IN0,
      O => NlwInverterSignal_RQ_2_D2_PT_1_IN0
    );
  NlwInverterBlock_RQ_2_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_1_IN1,
      O => NlwInverterSignal_RQ_2_D2_PT_1_IN1
    );
  NlwInverterBlock_RQ_2_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_1_IN2,
      O => NlwInverterSignal_RQ_2_D2_PT_1_IN2
    );
  NlwInverterBlock_RQ_2_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_2_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_2_IN1,
      O => NlwInverterSignal_RQ_2_D2_PT_2_IN1
    );
  NlwInverterBlock_RQ_2_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_2_IN2,
      O => NlwInverterSignal_RQ_2_D2_PT_2_IN2
    );
  NlwInverterBlock_RQ_2_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_3_IN0,
      O => NlwInverterSignal_RQ_2_D2_PT_3_IN0
    );
  NlwInverterBlock_RQ_2_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_3_IN1,
      O => NlwInverterSignal_RQ_2_D2_PT_3_IN1
    );
  NlwInverterBlock_RQ_2_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_RQ_2_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_RQ_2_EXP_tsimrenamed_net_IN8 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_EXP_tsimrenamed_net_IN8,
      O => NlwInverterSignal_RQ_2_EXP_tsimrenamed_net_IN8
    );
  NlwInverterBlock_RQ_4_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_EXP_PT_0_IN0,
      O => NlwInverterSignal_RQ_4_EXP_PT_0_IN0
    );
  NlwInverterBlock_RQ_4_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_EXP_PT_0_IN1,
      O => NlwInverterSignal_RQ_4_EXP_PT_0_IN1
    );
  NlwInverterBlock_RQ_4_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_EXP_PT_0_IN3,
      O => NlwInverterSignal_RQ_4_EXP_PT_0_IN3
    );
  NlwInverterBlock_RQ_4_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_EXP_PT_1_IN0,
      O => NlwInverterSignal_RQ_4_EXP_PT_1_IN0
    );
  NlwInverterBlock_RQ_4_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_EXP_PT_1_IN1,
      O => NlwInverterSignal_RQ_4_EXP_PT_1_IN1
    );
  NlwInverterBlock_RQ_4_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_EXP_PT_1_IN4,
      O => NlwInverterSignal_RQ_4_EXP_PT_1_IN4
    );
  NlwInverterBlock_RQ_5_D2_PT_3_IN7 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_D2_PT_3_IN7,
      O => NlwInverterSignal_RQ_5_D2_PT_3_IN7
    );
  NlwInverterBlock_RQ_5_D2_PT_4_IN7 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_D2_PT_4_IN7,
      O => NlwInverterSignal_RQ_5_D2_PT_4_IN7
    );
  NlwInverterBlock_RQ_6_D2_PT_2_IN8 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_2_IN8,
      O => NlwInverterSignal_RQ_6_D2_PT_2_IN8
    );
  NlwInverterBlock_RQ_6_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_3_IN0,
      O => NlwInverterSignal_RQ_6_D2_PT_3_IN0
    );
  NlwInverterBlock_RQ_6_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_3_IN1,
      O => NlwInverterSignal_RQ_6_D2_PT_3_IN1
    );
  NlwInverterBlock_RQ_6_D2_PT_3_IN9 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_3_IN9,
      O => NlwInverterSignal_RQ_6_D2_PT_3_IN9
    );
  NlwInverterBlock_burst_counter_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_2_IN1,
      O => NlwInverterSignal_burst_counter_0_D2_PT_2_IN1
    );
  NlwInverterBlock_burst_counter_0_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_3_IN0,
      O => NlwInverterSignal_burst_counter_0_D2_PT_3_IN0
    );
  NlwInverterBlock_burst_counter_0_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_4_IN0,
      O => NlwInverterSignal_burst_counter_0_D2_PT_4_IN0
    );
  NlwInverterBlock_burst_counter_0_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_4_IN1,
      O => NlwInverterSignal_burst_counter_0_D2_PT_4_IN1
    );
  NlwInverterBlock_burst_counter_0_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_4_IN2,
      O => NlwInverterSignal_burst_counter_0_D2_PT_4_IN2
    );
  NlwInverterBlock_burst_counter_0_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_5_IN1,
      O => NlwInverterSignal_burst_counter_0_D2_PT_5_IN1
    );
  NlwInverterBlock_burst_counter_0_D2_PT_5_IN3 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_5_IN3,
      O => NlwInverterSignal_burst_counter_0_D2_PT_5_IN3
    );
  NlwInverterBlock_burst_counter_0_D2_PT_5_IN5 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_5_IN5,
      O => NlwInverterSignal_burst_counter_0_D2_PT_5_IN5
    );
  NlwInverterBlock_REFRESH_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_0_IN0,
      O => NlwInverterSignal_REFRESH_D2_PT_0_IN0
    );
  NlwInverterBlock_REFRESH_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_0_IN1,
      O => NlwInverterSignal_REFRESH_D2_PT_0_IN1
    );
  NlwInverterBlock_REFRESH_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_1_IN0,
      O => NlwInverterSignal_REFRESH_D2_PT_1_IN0
    );
  NlwInverterBlock_REFRESH_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_1_IN1,
      O => NlwInverterSignal_REFRESH_D2_PT_1_IN1
    );
  NlwInverterBlock_RQ_7_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_0_IN0,
      O => NlwInverterSignal_RQ_7_D2_PT_0_IN0
    );
  NlwInverterBlock_RQ_7_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_0_IN1,
      O => NlwInverterSignal_RQ_7_D2_PT_0_IN1
    );
  NlwInverterBlock_RQ_7_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_1_IN0,
      O => NlwInverterSignal_RQ_7_D2_PT_1_IN0
    );
  NlwInverterBlock_RQ_7_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_1_IN1,
      O => NlwInverterSignal_RQ_7_D2_PT_1_IN1
    );
  NlwInverterBlock_burst_counter_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_1_IN1,
      O => NlwInverterSignal_burst_counter_1_D2_PT_1_IN1
    );
  NlwInverterBlock_burst_counter_1_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_2_IN2,
      O => NlwInverterSignal_burst_counter_1_D2_PT_2_IN2
    );
  NlwInverterBlock_burst_counter_1_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN0,
      O => NlwInverterSignal_burst_counter_1_EXP_PT_0_IN0
    );
  NlwInverterBlock_burst_counter_1_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN1,
      O => NlwInverterSignal_burst_counter_1_EXP_PT_0_IN1
    );
  NlwInverterBlock_burst_counter_1_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_EXP_PT_0_IN3,
      O => NlwInverterSignal_burst_counter_1_EXP_PT_0_IN3
    );
  NlwInverterBlock_burst_counter_1_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN0,
      O => NlwInverterSignal_burst_counter_1_EXP_PT_1_IN0
    );
  NlwInverterBlock_burst_counter_1_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN1,
      O => NlwInverterSignal_burst_counter_1_EXP_PT_1_IN1
    );
  NlwInverterBlock_burst_counter_1_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_EXP_PT_1_IN2,
      O => NlwInverterSignal_burst_counter_1_EXP_PT_1_IN2
    );
  NlwInverterBlock_AUTO_CONFIG_D0_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN0,
      O => NlwInverterSignal_AUTO_CONFIG_D0_D2_IN0
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN0,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN0
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN2,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN2
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN2,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_2_IN2
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN1,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN1
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN2,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN2
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_4_IN7 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN7,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN7
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN2,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN2
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN3,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN3
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN4,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN4
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN0,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN0
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN1,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN1
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN2,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN2
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN3,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN3
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN1,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN1
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN2,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN2
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN4,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN4
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN5,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN5
    );
  NlwInverterBlock_SHUT_UP_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN0,
      O => NlwInverterSignal_SHUT_UP_CE_IN0
    );
  NlwInverterBlock_SHUT_UP_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN1,
      O => NlwInverterSignal_SHUT_UP_CE_IN1
    );
  NlwInverterBlock_SHUT_UP_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN2,
      O => NlwInverterSignal_SHUT_UP_CE_IN2
    );
  NlwInverterBlock_SHUT_UP_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN3,
      O => NlwInverterSignal_SHUT_UP_CE_IN3
    );
  NlwInverterBlock_SHUT_UP_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN5,
      O => NlwInverterSignal_SHUT_UP_CE_IN5
    );
  NlwInverterBlock_SHUT_UP_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN7,
      O => NlwInverterSignal_SHUT_UP_CE_IN7
    );
  NlwInverterBlock_SHUT_UP_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN9,
      O => NlwInverterSignal_SHUT_UP_CE_IN9
    );
  NlwInverterBlock_SHUT_UP_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN10,
      O => NlwInverterSignal_SHUT_UP_CE_IN10
    );
  NlwInverterBlock_DSACK_16BIT_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN1,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN1
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN3,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN3
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN4
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN1,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN1
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN2,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN2
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN1,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN1
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN3,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN3
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN4
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN3,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN3
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN4
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN1,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN1
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN5,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN5
    );
  NlwInverterBlock_nAS_D0_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_0_IN0,
      O => NlwInverterSignal_nAS_D0_EXP_PT_0_IN0
    );
  NlwInverterBlock_nAS_D0_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_0_IN3,
      O => NlwInverterSignal_nAS_D0_EXP_PT_0_IN3
    );
  NlwInverterBlock_nAS_D0_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_1_IN0,
      O => NlwInverterSignal_nAS_D0_EXP_PT_1_IN0
    );
  NlwInverterBlock_nAS_D0_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_1_IN1,
      O => NlwInverterSignal_nAS_D0_EXP_PT_1_IN1
    );
  NlwInverterBlock_nAS_D0_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_1_IN4,
      O => NlwInverterSignal_nAS_D0_EXP_PT_1_IN4
    );
  NlwInverterBlock_nAS_D0_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_2_IN0,
      O => NlwInverterSignal_nAS_D0_EXP_PT_2_IN0
    );
  NlwInverterBlock_nAS_D0_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_2_IN1,
      O => NlwInverterSignal_nAS_D0_EXP_PT_2_IN1
    );
  NlwInverterBlock_nAS_D0_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_nAS_D0_EXP_PT_2_IN4,
      O => NlwInverterSignal_nAS_D0_EXP_PT_2_IN4
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN3,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_1_IN3
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN3,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_2_IN3
    );
  NlwInverterBlock_LDQ0_OBUF_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_LDQ0_OBUF_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_LDQ0_OBUF_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_LDQ0_OBUF_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_CE_IN1,
      O => NlwInverterSignal_LDQ0_OBUF_CE_IN1
    );
  NlwInverterBlock_LDQ0_OBUF_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_CE_IN3,
      O => NlwInverterSignal_LDQ0_OBUF_CE_IN3
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN0,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_0_IN0
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN3,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_1_IN3
    );
  NlwInverterBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_LDQ1_OBUF_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_LDQ1_OBUF_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_LDQ1_OBUF_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_CE_IN1,
      O => NlwInverterSignal_LDQ1_OBUF_CE_IN1
    );
  NlwInverterBlock_LDQ1_OBUF_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_CE_IN3,
      O => NlwInverterSignal_LDQ1_OBUF_CE_IN3
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN0,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_0_IN0
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN3,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_1_IN3
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN1,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN1
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN4,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN4
    );
  NlwInverterBlock_UDQ0_OBUF_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_CE_IN1,
      O => NlwInverterSignal_UDQ0_OBUF_CE_IN1
    );
  NlwInverterBlock_UDQ0_OBUF_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_CE_IN3,
      O => NlwInverterSignal_UDQ0_OBUF_CE_IN3
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN0,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_0_IN0
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_UDQ1_OBUF_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_CE_IN1,
      O => NlwInverterSignal_UDQ1_OBUF_CE_IN1
    );
  NlwInverterBlock_UDQ1_OBUF_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_CE_IN3,
      O => NlwInverterSignal_UDQ1_OBUF_CE_IN3
    );
  NlwInverterBlock_ARAM_10_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_10_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_10_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_10_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_10_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_10_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_10_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_2_IN0,
      O => NlwInverterSignal_ARAM_10_D2_PT_2_IN0
    );
  NlwInverterBlock_ARAM_10_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_10_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_10_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_10_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_10_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_10_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_10_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_10_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_10_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_10_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_10_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_10_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_10_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_10_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_10_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_10_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_0_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_0_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_0_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_0_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_0_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_0_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_0_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_0_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_0_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_0_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_0_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_0_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_0_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_0_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN4,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN4
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN6,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN6
    );
  NlwInverterBlock_ARAM_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_1_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_1_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_1_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_1_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_1_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_1_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_1_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_1_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_1_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_1_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_1_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_1_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_1_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_1_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_1_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_1_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_1_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_1_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_1_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_1_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_1_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_4_IN2,
      O => NlwInverterSignal_ARAM_1_D2_PT_4_IN2
    );
  NlwInverterBlock_ARAM_1_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_1_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_11_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_0_IN1,
      O => NlwInverterSignal_ARAM_11_D2_PT_0_IN1
    );
  NlwInverterBlock_ARAM_11_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_0_IN2,
      O => NlwInverterSignal_ARAM_11_D2_PT_0_IN2
    );
  NlwInverterBlock_ARAM_11_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_0_IN3,
      O => NlwInverterSignal_ARAM_11_D2_PT_0_IN3
    );
  NlwInverterBlock_ARAM_11_D2_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_0_IN4,
      O => NlwInverterSignal_ARAM_11_D2_PT_0_IN4
    );
  NlwInverterBlock_ARAM_11_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_11_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_11_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_11_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_11_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_11_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_11_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_11_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN0,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN0
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_11_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_11_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_11_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_11_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_11_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_11_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_11_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_11_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_11_D2_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_3_IN5,
      O => NlwInverterSignal_ARAM_11_D2_PT_3_IN5
    );
  NlwInverterBlock_ARAM_11_D2_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_3_IN6,
      O => NlwInverterSignal_ARAM_11_D2_PT_3_IN6
    );
  NlwInverterBlock_ARAM_12_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_0_IN1,
      O => NlwInverterSignal_ARAM_12_D2_PT_0_IN1
    );
  NlwInverterBlock_ARAM_12_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_0_IN2,
      O => NlwInverterSignal_ARAM_12_D2_PT_0_IN2
    );
  NlwInverterBlock_ARAM_12_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_0_IN3,
      O => NlwInverterSignal_ARAM_12_D2_PT_0_IN3
    );
  NlwInverterBlock_ARAM_12_D2_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_0_IN4,
      O => NlwInverterSignal_ARAM_12_D2_PT_0_IN4
    );
  NlwInverterBlock_ARAM_12_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_12_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_12_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_12_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_12_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_12_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_12_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_12_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN0,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN0
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN5,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN5
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN6,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN6
    );
  NlwInverterBlock_ARAM_2_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_2_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_2_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_2_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_2_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_2_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_2_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_2_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_2_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_2_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_2_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_2_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_2_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_2_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_2_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN4,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN4
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN6,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN6
    );
  NlwInverterBlock_ARAM_3_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_3_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_3_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_3_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_3_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_3_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_3_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_3_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_3_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_3_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_3_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_3_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_3_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_3_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_3_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_3_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN4,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN4
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN6,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN6
    );
  NlwInverterBlock_ARAM_4_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_4_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_4_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_4_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_4_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_4_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_4_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_4_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_4_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_4_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_4_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_4_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_4_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_4_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_4_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_4_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_4_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_4_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_4_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_4_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_4_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_4_IN2,
      O => NlwInverterSignal_ARAM_4_D2_PT_4_IN2
    );
  NlwInverterBlock_ARAM_4_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_4_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_5_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_5_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_5_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_5_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_5_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_5_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_5_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_5_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_5_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_5_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_5_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_5_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_5_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_5_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_5_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_5_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_5_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_5_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_5_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_ARAM_5_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_ARAM_5_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_ARAM_5_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_ARAM_5_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_ARAM_5_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_ARAM_5_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_ARAM_6_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_6_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_6_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_6_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_6_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_6_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_6_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_6_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_6_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_6_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_6_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_6_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_6_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_6_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_6_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_6_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN4,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN4
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN6,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN6
    );
  NlwInverterBlock_ARAM_7_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_7_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_7_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_7_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_7_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_7_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_7_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_7_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_7_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_7_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_7_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_7_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_7_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_7_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_7_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_7_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN4,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN4
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN6,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN6
    );
  NlwInverterBlock_ARAM_8_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_8_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_8_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_8_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_8_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_8_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_8_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_1_IN4,
      O => NlwInverterSignal_ARAM_8_D2_PT_1_IN4
    );
  NlwInverterBlock_ARAM_8_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_8_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_8_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_8_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_8_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_8_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_8_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_8_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN4,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN4
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN6,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN6
    );
  NlwInverterBlock_ARAM_9_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D_IN0,
      O => NlwInverterSignal_ARAM_9_D_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd15_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd15_D_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_0_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_0_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_0_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_0_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_1_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_1_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_1_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_1_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd15_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd15_D2_PT_2_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd15_D2_PT_2_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd8_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd12_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd12_D2_PT_0_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd12_D2_PT_0_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN0
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN0,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN0
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN1,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN1
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN2,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN2
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN3,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN3
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN4,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN4
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN5,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN5
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN6,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN6
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN7 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN7,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN7
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN8 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN8,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN8
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN12 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN12,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN12
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN14 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN14,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN14
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN15 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN15,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN15
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN16 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN16,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN16
    );
  NlwInverterBlock_ADR_AC_HIT_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_CLKF_IN0,
      O => NlwInverterSignal_ADR_AC_HIT_CLKF_IN0
    );
  NlwInverterBlock_ADR_AC_HIT_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_CLKF_IN1,
      O => NlwInverterSignal_ADR_AC_HIT_CLKF_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd10_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd10_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd10_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd10_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd10_D2_PT_2_IN4,
      O => NlwInverterSignal_CQ_FSM_FFd10_D2_PT_2_IN4
    );
  NlwInverterBlock_TRANSFER_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_CLKF_IN0,
      O => NlwInverterSignal_TRANSFER_CLKF_IN0
    );
  NlwInverterBlock_TRANSFER_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_CLKF_IN1,
      O => NlwInverterSignal_TRANSFER_CLKF_IN1
    );
  NlwInverterBlock_ADR_IDE_HIT_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_D_IN0,
      O => NlwInverterSignal_ADR_IDE_HIT_D_IN0
    );
  NlwInverterBlock_ADR_IDE_HIT_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN0,
      O => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN0
    );
  NlwInverterBlock_ADR_IDE_HIT_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN1,
      O => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd11_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_2_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd11_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_2_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_2_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd11_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_3_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_3_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd11_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd11_D2_PT_4_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd11_D2_PT_4_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd14_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd14_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd14_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd14_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd14_D2_PT_2_IN4,
      O => NlwInverterSignal_CQ_FSM_FFd14_D2_PT_2_IN4
    );
  NlwInverterBlock_CQ_FSM_FFd16_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd16_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd16_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN4,
      O => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN4
    );
  NlwInverterBlock_CQ_FSM_FFd16_D2_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd16_D2_PT_1_IN5,
      O => NlwInverterSignal_CQ_FSM_FFd16_D2_PT_1_IN5
    );
  NlwInverterBlock_CQ_FSM_FFd18_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd18_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd18_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_1_IN4,
      O => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_1_IN4
    );
  NlwInverterBlock_CQ_FSM_FFd18_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd18_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd18_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd18_D2_PT_2_IN4,
      O => NlwInverterSignal_CQ_FSM_FFd18_D2_PT_2_IN4
    );
  NlwInverterBlock_IDE_CYCLE_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CYCLE_D_IN0,
      O => NlwInverterSignal_IDE_CYCLE_D_IN0
    );
  NlwInverterBlock_IDE_CYCLE_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CYCLE_D2_IN0,
      O => NlwInverterSignal_IDE_CYCLE_D2_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd9_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd9_EXP_PT_2_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd9_EXP_PT_2_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd20_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd20_D2_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd20_D2_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd20_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd20_D2_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd20_D2_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd3_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd3_D2_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd3_D2_IN1
    );
  NlwInverterBlock_IDE_DSACK_D_2_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_2_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_2_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_2_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_2_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_D2_IN2,
      O => NlwInverterSignal_IDE_DSACK_D_2_D2_IN2
    );
  NlwInverterBlock_ARAM_LOW_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_3_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_3_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_3_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_3_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_3_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_4_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_4_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_4_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_4_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_4_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_4_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_5_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_5_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_5_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_5_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_5_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_5_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_6_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_6_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_6_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_6_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_6_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_6_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_7_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_7_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_7_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_7_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_7_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_7_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_8_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_8_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_8_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_8_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_8_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_8_D2_IN0
    );
  NlwInverterBlock_CLK_PE_0_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CLK_PE_0_D2_IN1,
      O => NlwInverterSignal_CLK_PE_0_D2_IN1
    );
  NlwInverterBlock_IDE_DSACK_D_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_1_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_1_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_1_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_1_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_D2_IN1,
      O => NlwInverterSignal_IDE_DSACK_D_1_D2_IN1
    );
  NlwInverterBlock_IDE_DSACK_D_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_3_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_3_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_3_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_3_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_D2_IN2,
      O => NlwInverterSignal_IDE_DSACK_D_3_D2_IN2
    );
  NlwInverterBlock_IDE_DSACK_D_4_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_4_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_4_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_4_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_4_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_D2_IN2,
      O => NlwInverterSignal_IDE_DSACK_D_4_D2_IN2
    );
  NlwInverterBlock_BA_0_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D_IN0,
      O => NlwInverterSignal_BA_0_D_IN0
    );
  NlwInverterBlock_BA_0_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_0_IN0,
      O => NlwInverterSignal_BA_0_D2_PT_0_IN0
    );
  NlwInverterBlock_BA_0_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_0_IN1,
      O => NlwInverterSignal_BA_0_D2_PT_0_IN1
    );
  NlwInverterBlock_BA_0_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_1_IN0,
      O => NlwInverterSignal_BA_0_D2_PT_1_IN0
    );
  NlwInverterBlock_BA_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_1_IN1,
      O => NlwInverterSignal_BA_0_D2_PT_1_IN1
    );
  NlwInverterBlock_BA_0_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_1_IN2,
      O => NlwInverterSignal_BA_0_D2_PT_1_IN2
    );
  NlwInverterBlock_BA_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_2_IN1,
      O => NlwInverterSignal_BA_0_D2_PT_2_IN1
    );
  NlwInverterBlock_BA_0_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_2_IN3,
      O => NlwInverterSignal_BA_0_D2_PT_2_IN3
    );
  NlwInverterBlock_BA_0_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_2_IN4,
      O => NlwInverterSignal_BA_0_D2_PT_2_IN4
    );
  NlwInverterBlock_BA_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_3_IN1,
      O => NlwInverterSignal_BA_0_D2_PT_3_IN1
    );
  NlwInverterBlock_BA_0_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_3_IN3,
      O => NlwInverterSignal_BA_0_D2_PT_3_IN3
    );
  NlwInverterBlock_BA_0_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_3_IN4,
      O => NlwInverterSignal_BA_0_D2_PT_3_IN4
    );
  NlwInverterBlock_BA_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D_IN0,
      O => NlwInverterSignal_BA_1_D_IN0
    );
  NlwInverterBlock_BA_1_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_0_IN0,
      O => NlwInverterSignal_BA_1_D2_PT_0_IN0
    );
  NlwInverterBlock_BA_1_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_0_IN1,
      O => NlwInverterSignal_BA_1_D2_PT_0_IN1
    );
  NlwInverterBlock_BA_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_1_IN0,
      O => NlwInverterSignal_BA_1_D2_PT_1_IN0
    );
  NlwInverterBlock_BA_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_1_IN1,
      O => NlwInverterSignal_BA_1_D2_PT_1_IN1
    );
  NlwInverterBlock_BA_1_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_1_IN2,
      O => NlwInverterSignal_BA_1_D2_PT_1_IN2
    );
  NlwInverterBlock_BA_1_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_2_IN1,
      O => NlwInverterSignal_BA_1_D2_PT_2_IN1
    );
  NlwInverterBlock_BA_1_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_2_IN3,
      O => NlwInverterSignal_BA_1_D2_PT_2_IN3
    );
  NlwInverterBlock_BA_1_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_2_IN4,
      O => NlwInverterSignal_BA_1_D2_PT_2_IN4
    );
  NlwInverterBlock_BA_1_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_3_IN1,
      O => NlwInverterSignal_BA_1_D2_PT_3_IN1
    );
  NlwInverterBlock_BA_1_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_3_IN3,
      O => NlwInverterSignal_BA_1_D2_PT_3_IN3
    );
  NlwInverterBlock_BA_1_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_3_IN4,
      O => NlwInverterSignal_BA_1_D2_PT_3_IN4
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN1,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN1
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN3,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN3
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN0,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN1,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN1
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN3,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN3
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN0,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_4_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN1,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_4_IN1
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_4_IN3,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_4_IN3
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN0,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_5_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN1,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_5_IN1
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_5_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_5_IN3,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_5_IN3
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN0,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN0
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN1,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN1
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN2,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN2
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN3,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN3
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN4,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_0_IN4
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN3,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN3
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN4,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN4
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN5,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN5
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN1,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN1
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN3,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN3
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN4,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN4
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN5,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN5
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_2_IN6,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_2_IN6
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN1,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN1
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN2,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN2
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN3,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN3
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN4,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_0_IN4
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN3,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN3
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN4,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN4
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN5,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN5
    );
  NlwInverterBlock_CLK_EN_OBUF_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D_IN0,
      O => NlwInverterSignal_CLK_EN_OBUF_D_IN0
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN0,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN0
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN1,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN1
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN2,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN2
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN3,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN3
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN4,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN4
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN5,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN5
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN6 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN6,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN6
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN7 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN7,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN7
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN8 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN8,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN8
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN9 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN9,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN9
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN10 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN10,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN10
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN11 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN11,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN11
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN12 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN12,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN12
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN13 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN13,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN13
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN14 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN14,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN14
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN15 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN15,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN15
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN16 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN16,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN16
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN17 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN17,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN17
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN3,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN3
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN4,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN4
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN5,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN5
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN6,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN6
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN7 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN7,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN7
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN8 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN8,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN8
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN9 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN9,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN9
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN10 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN10,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN10
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN11 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN11,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN11
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN12 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN12,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN12
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN13 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN13,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN13
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN14 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN14,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN14
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN15 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN15,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN15
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN16 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN16,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN16
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN17 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN17,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN17
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN18 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN18,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN18
    );
  NlwInverterBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_IDE_BUF_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_D_IN0,
      O => NlwInverterSignal_IDE_BUF_S_D_IN0
    );
  NlwInverterBlock_IDE_BUF_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_D2_IN1,
      O => NlwInverterSignal_IDE_BUF_S_D2_IN1
    );
  NlwInverterBlock_IDE_R_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_R_S_D_IN0,
      O => NlwInverterSignal_IDE_R_S_D_IN0
    );
  NlwInverterBlock_IDE_R_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_R_S_D2_IN1,
      O => NlwInverterSignal_IDE_R_S_D2_IN1
    );
  NlwInverterBlock_IDE_W_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_D_IN0,
      O => NlwInverterSignal_IDE_W_S_D_IN0
    );
  NlwInverterBlock_IDE_W_S_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_D2_IN0,
      O => NlwInverterSignal_IDE_W_S_D2_IN0
    );
  NlwInverterBlock_IDE_W_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_D2_IN1,
      O => NlwInverterSignal_IDE_W_S_D2_IN1
    );
  NlwInverterBlock_OE_30_RAM_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_OE_30_RAM_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_OE_30_RAM_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_OE_30_RAM_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_OE_30_RAM_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_OE_RAM_30_OBUF_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_0_IN0,
      O => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_0_IN0
    );
  NlwInverterBlock_OE_RAM_30_OBUF_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_0_IN1,
      O => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_0_IN1
    );
  NlwInverterBlock_OE_RAM_30_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_OE_RAM_30_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_OE_RAM_30_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_OE_RAM_30_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_ROM_OE_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ROM_OE_S_D_IN0,
      O => NlwInverterSignal_ROM_OE_S_D_IN0
    );
  NlwInverterBlock_ROM_OE_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ROM_OE_S_D2_IN1,
      O => NlwInverterSignal_ROM_OE_S_D2_IN1
    );
  NlwInverterBlock_ROM_OE_S_D2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ROM_OE_S_D2_IN3,
      O => NlwInverterSignal_ROM_OE_S_D2_IN3
    );
  NlwInverterBlock_S_0_OBUF_TRST_IN0 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_TRST_IN0,
      O => NlwInverterSignal_S_0_OBUF_TRST_IN0
    );
  NlwInverterBlock_S_0_OBUF_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_TRST_IN1,
      O => NlwInverterSignal_S_0_OBUF_TRST_IN1
    );
  NlwInverterBlock_S_0_OBUF_TRST_IN2 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_TRST_IN2,
      O => NlwInverterSignal_S_0_OBUF_TRST_IN2
    );
  NlwInverterBlock_S_0_OBUF_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_S_0_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_S_0_OBUF_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_S_0_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_ADR_IDE_HIT_0_not0000_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN0,
      O => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN0
    );
  NlwInverterBlock_ADR_IDE_HIT_0_not0000_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN1,
      O => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN1
    );
  NlwInverterBlock_IDE_CS_0_OBUF_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN0,
      O => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN0
    );
  NlwInverterBlock_IDE_CS_0_OBUF_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN1,
      O => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN1
    );
  NlwInverterBlock_IDE_CS_1_OBUF_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN0,
      O => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN0
    );
  NlwInverterBlock_IDE_CS_1_OBUF_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN1,
      O => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN1
    );
  NlwInverterBlock_nRAM_SEL_OBUF_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN0,
      O => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN0
    );
  NlwInverterBlock_nRAM_SEL_OBUF_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN1,
      O => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN1
    );
  NlwInverterBlock_nRAM_SEL_OBUF_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN2,
      O => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN2
    );
  NlwInverterBlock_OpTx_INV_99_INT_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_2_IN0,
      O => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_2_IN0
    );
  NlwInverterBlock_OpTx_INV_99_INT_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_3_IN0,
      O => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_3_IN0
    );
  NlwInverterBlock_OpTx_INV_99_INT_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_3_IN1,
      O => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_3_IN1
    );
  NlwInverterBlock_OpTx_INV_99_INT_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_4_IN0,
      O => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_4_IN0
    );
  NlwInverterBlock_OpTx_INV_99_INT_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_4_IN1,
      O => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_4_IN1
    );
  NlwInverterBlock_OpTx_INV_99_INT_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_99_INT_D2_PT_5_IN0,
      O => NlwInverterSignal_OpTx_INV_99_INT_D2_PT_5_IN0
    );
  NlwInverterBlock_EXP22_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP22_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP23_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP23_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP23_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP23_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP23_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP23_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP23_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP23_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP23_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP23_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP25_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP25_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP25_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP25_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP25_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP25_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP25_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP25_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP25_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP25_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP26_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP26_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP26_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP26_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP26_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP26_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP26_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP26_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP26_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP26_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP27_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_5_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_5_IN1
    );
  NlwInverterBlock_EXP28_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP28_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP28_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP28_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP28_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP28_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP28_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_1_IN5,
      O => NlwInverterSignal_EXP28_EXP_PT_1_IN5
    );
  NlwInverterBlock_EXP29_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP29_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP29_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_EXP29_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_EXP29_EXP_tsimrenamed_net_IN8 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN8,
      O => NlwInverterSignal_EXP29_EXP_tsimrenamed_net_IN8
    );
  NlwInverterBlock_EXP31_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP31_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP31_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP31_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP31_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP31_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP31_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP31_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP31_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP31_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP31_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_2_IN5,
      O => NlwInverterSignal_EXP31_EXP_PT_2_IN5
    );
  NlwInverterBlock_EXP31_EXP_PT_2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_2_IN6,
      O => NlwInverterSignal_EXP31_EXP_PT_2_IN6
    );
  NlwInverterBlock_EXP31_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP31_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP31_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP31_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP31_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP31_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP31_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP31_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP31_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP31_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP31_EXP_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_4_IN4,
      O => NlwInverterSignal_EXP31_EXP_PT_4_IN4
    );
  NlwInverterBlock_EXP31_EXP_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_4_IN6,
      O => NlwInverterSignal_EXP31_EXP_PT_4_IN6
    );
  NlwInverterBlock_EXP31_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP31_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP31_EXP_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_5_IN1,
      O => NlwInverterSignal_EXP31_EXP_PT_5_IN1
    );
  NlwInverterBlock_EXP31_EXP_PT_5_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_5_IN4,
      O => NlwInverterSignal_EXP31_EXP_PT_5_IN4
    );
  NlwInverterBlock_EXP32_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_EXP32_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_EXP32_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_EXP32_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_EXP32_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_EXP33_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP33_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP33_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP33_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP33_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP33_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP33_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP33_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP33_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP33_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP34_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP34_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP34_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_EXP34_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_EXP34_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_EXP35_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP35_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP35_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_EXP35_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_EXP35_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_EXP35_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_EXP35_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP36_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP36_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP36_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP36_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP36_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP36_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP36_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP36_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN7,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN7
    );
  NlwInverterBlock_EXP39_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP39_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP39_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_EXP39_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_EXP39_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_EXP39_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_EXP39_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_EXP40_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP40_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP40_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP40_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP40_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP40_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP40_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP40_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP40_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP40_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP40_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP40_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP40_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP40_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP40_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP40_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP40_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP40_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP40_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP40_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP40_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP40_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP40_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP40_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP40_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP40_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP40_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP40_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP40_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP40_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP40_EXP_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_3_IN5,
      O => NlwInverterSignal_EXP40_EXP_PT_3_IN5
    );
  NlwInverterBlock_EXP40_EXP_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_PT_3_IN6,
      O => NlwInverterSignal_EXP40_EXP_PT_3_IN6
    );
  NlwInverterBlock_EXP41_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP41_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP41_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP41_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP41_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP41_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP41_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP41_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP41_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP41_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP41_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP41_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP41_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP41_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP41_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP41_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP41_EXP_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_3_IN2,
      O => NlwInverterSignal_EXP41_EXP_PT_3_IN2
    );
  NlwInverterBlock_EXP41_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP41_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP41_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP41_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP41_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP41_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP41_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP41_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP41_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP41_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP41_EXP_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_4_IN4,
      O => NlwInverterSignal_EXP41_EXP_PT_4_IN4
    );
  NlwInverterBlock_EXP41_EXP_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_4_IN5,
      O => NlwInverterSignal_EXP41_EXP_PT_4_IN5
    );
  NlwInverterBlock_EXP41_EXP_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_4_IN6,
      O => NlwInverterSignal_EXP41_EXP_PT_4_IN6
    );
  NlwInverterBlock_EXP42_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP42_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP42_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP42_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP42_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP42_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP42_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP42_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP42_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP42_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP42_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP42_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP42_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP42_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP42_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP42_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP42_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP42_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP42_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP42_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP42_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP42_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP42_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP42_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP42_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP42_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP42_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP42_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP42_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP42_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP42_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP42_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP42_EXP_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_3_IN5,
      O => NlwInverterSignal_EXP42_EXP_PT_3_IN5
    );
  NlwInverterBlock_EXP42_EXP_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_PT_3_IN6,
      O => NlwInverterSignal_EXP42_EXP_PT_3_IN6
    );
  NlwInverterBlock_EXP43_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP43_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP43_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP43_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP43_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP43_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP43_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP43_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP43_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP43_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP43_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP43_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP43_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP43_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP43_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_1_IN5,
      O => NlwInverterSignal_EXP43_EXP_PT_1_IN5
    );
  NlwInverterBlock_EXP43_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP43_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP43_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP43_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP43_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP43_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP43_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_2_IN5,
      O => NlwInverterSignal_EXP43_EXP_PT_2_IN5
    );
  NlwInverterBlock_EXP44_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP44_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP44_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP44_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP44_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP44_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP44_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP44_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP44_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP44_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP44_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP44_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP44_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_1_IN5,
      O => NlwInverterSignal_EXP44_EXP_PT_1_IN5
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => PRLD);

end Structure;

