<module name="PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MII_RT_RXCFG0" acronym="MII_RT_RXCFG0" offset="0x0" width="32" description="RX Configuration 0 Register. This register contains the configuration variables for the RX path. is attached to PRU0 core and controls which RX port is attached to PRU0.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_EOF_SCLR_DIS0" width="1" begin="9" end="9" resetval="0x0" description="0h = RX_EOF flag in R31 and RXL2 is selfcleared by HW when RX2L is enabled" range="" rwaccess="RW"/>
    <bitfield id="RX_ERR_RAW0" width="1" begin="8" end="8" resetval="0x0" description="0h = ERR Raw Mode Disabled" range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_RAW0" width="1" begin="7" end="7" resetval="0x0" description="0h = SFD Raw Mode Disabled" range="" rwaccess="RW"/>
    <bitfield id="RX_AUTO_FWD_PRE0" width="1" begin="6" end="6" resetval="0x0" description="Auto Forward Preamble Mode" range="" rwaccess="RW"/>
    <bitfield id="RX_BYTE_SWAP0" width="1" begin="5" end="5" resetval="0x0" description="Controls the order of the Byte0/1 placement for RX R31 and RX L2." range="" rwaccess="RW"/>
    <bitfield id="RX_L2_EN0" width="1" begin="4" end="4" resetval="0x0" description="0h = Disables RX L2 buffer." range="" rwaccess="RW"/>
    <bitfield id="RX_MUX_SEL0" width="1" begin="3" end="3" resetval="0x0" description="0h = Select MII RX Data from Port 0" range="" rwaccess="RW"/>
    <bitfield id="RX_CUT_PREAMBLE0" width="1" begin="2" end="2" resetval="0x0" description="0h = All data from Ethernet PHY are passed on to PRU register." range="" rwaccess="RW"/>
    <bitfield id="RX_DATA_RDY_MODE_DIS0" width="1" begin="1" end="1" resetval="0x0" description="0h = R31:16 is DATA_RDY mapeed" range="" rwaccess="RW"/>
    <bitfield id="RX_ENABLE0" width="1" begin="0" end="0" resetval="0x0" description="This enables RX traffic which is currently selected by RX_MUX_SELECT" range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_RXCFG1" acronym="MII_RT_RXCFG1" offset="0x4" width="32" description="RX Configuration 1 Register. This register contains the configuration variables for the RX path. is attached to PRU1 core and controls which RX port is attached to PRU1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_EOF_SCLR_DIS1" width="1" begin="9" end="9" resetval="0x0" description="0h = RX_EOF flag in R31 and RXL2 is selfcleared by HW when RX2L is enabled" range="" rwaccess="RW"/>
    <bitfield id="RX_ERR_RAW1" width="1" begin="8" end="8" resetval="0x0" description="0h = ERR Raw Mode Disabled" range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_RAW1" width="1" begin="7" end="7" resetval="0x0" description="0h = SFD Raw Mode Disabled" range="" rwaccess="RW"/>
    <bitfield id="RX_AUTO_FWD_PRE1" width="1" begin="6" end="6" resetval="0x0" description="Auto Forward Preamble Mode" range="" rwaccess="RW"/>
    <bitfield id="RX_BYTE_SWAP1" width="1" begin="5" end="5" resetval="0x0" description="Controls the order of the Byte0/1 placement for RX R31 and RX L2." range="" rwaccess="RW"/>
    <bitfield id="RX_L2_EN1" width="1" begin="4" end="4" resetval="0x0" description="0h = Disables RX L2 buffer." range="" rwaccess="RW"/>
    <bitfield id="RX_MUX_SEL1" width="1" begin="3" end="3" resetval="0x1" description="0h = Select MII RX Data from Port 0" range="" rwaccess="RW"/>
    <bitfield id="RX_CUT_PREAMBLE1" width="1" begin="2" end="2" resetval="0x0" description="0h = All data from Ethernet PHY are passed on to PRU register." range="" rwaccess="RW"/>
    <bitfield id="RX_DATA_RDY_MODE_DIS1" width="1" begin="1" end="1" resetval="0x0" description="0h = R31:16 is DATA_RDY mapeed" range="" rwaccess="RW"/>
    <bitfield id="RX_ENABLE1" width="1" begin="0" end="0" resetval="0x0" description="This enables RX traffic which is currently selected by RX_MUX_SELECT" range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_TXCFG0" acronym="MII_RT_TXCFG0" offset="0x10" width="32" description="TX Control Register 0. This register contains the control information for the transmit path on one of the MII interfaces. is attached to Port TX0 and controls which PRU core is selected for TX0.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_CLK_DELAY0" width="3" begin="30" end="28" resetval="0x0" description="Number of MII_RT clock cycles to wait before launching data on the MII interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_START_DELAY0" width="10" begin="25" end="16" resetval="0x40" description="The time interval after which transmit interface starts sending data to MII interface after receiving RXDV for the current frame." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_IPG_WIRE_CLK_EN" width="1" begin="12" end="12" resetval="0x0" description="0h = Use ICSSGn_CORE_CLK (where n = 0 to 1) core clock for the TX_IPG counter 1h = Use the TX interface clock for the TX_IPG counter Note: Using TX interface clock the user should see zero jitter as long as the data is ready to transmit." range="" rwaccess="RW"/>
    <bitfield id="TX_32_MODE_EN0" width="1" begin="11" end="11" resetval="0x0" description="0h = Disable 32-bit Data Push mode" range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_ESC_ERR0" width="1" begin="10" end="10" resetval="0x0" description="This bit enables the HW actions required to implement the ESC Error handing table." range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_SEQUENCE0" width="1" begin="9" end="9" resetval="0x0" description="When set to one, it enables automated sequencing of transmit state machine based on events on receiver path that is connected to the respective transmitter." range="" rwaccess="RW"/>
    <bitfield id="TX_MUX_SEL0" width="1" begin="8" end="8" resetval="0x1" description="0h = TX data from PRU0 is selected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_BYTE_SWAP0" width="1" begin="3" end="3" resetval="0x0" description="Controls the order of the Byte0/1 placement for TX R30." range="" rwaccess="RW"/>
    <bitfield id="TX_EN_MODE0" width="1" begin="2" end="2" resetval="0x0" description="0h = Disables TX_ENABLE self clr for a TX_EOF event iep_cmp[3] for TX0 and iep_cmp[4] for TX1" range="" rwaccess="RW"/>
    <bitfield id="TX_AUTO_PREAMBLE0" width="1" begin="1" end="1" resetval="0x0" description="0h = PRU will provide full pre-amble" range="" rwaccess="RW"/>
    <bitfield id="TX_ENABLE0" width="1" begin="0" end="0" resetval="0x0" description="0h = TX PORT is disabled/stopped immediately" range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_TXCFG1" acronym="MII_RT_TXCFG1" offset="0x14" width="32" description="TX Control Register 1. This register contains the control information for the transmit path on one of the MII interfaces. is attached to Port TX1 and controls which PRU core is selected for TX1.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_CLK_DELAY1" width="3" begin="30" end="28" resetval="0x0" description="Number of MII_RT clock cycles to wait before launching data on the MII interface. Note: In order to guarantee the MII_G_RT I/O timing values published in the device data sheet, the PRU_ICSSG ICSSGn_CORE_CLK (where n = 0 to 2) core clock must be configured for 200 MHz, 225 MHz or 250 MHz and the TX_CLK_DELAY0 bit field in the" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_START_DELAY1" width="10" begin="25" end="16" resetval="0x40" description="The time interval after which transmit interface starts sending data to MII interface after receiving RXDV for the current frame." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_32_MODE_EN1" width="1" begin="11" end="11" resetval="0x0" description="0h = Disable 32-bit Data Push mode" range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_ESC_ERR1" width="1" begin="10" end="10" resetval="0x0" description="This bit enables the HW actions required to implement the ESC Error handing table." range="" rwaccess="RW"/>
    <bitfield id="PRE_TX_AUTO_SEQUENCE1" width="1" begin="9" end="9" resetval="0x0" description="When set to one, it enables automated sequencing of transmit state machine based on events on receiver path that is connected to the respective transmitter." range="" rwaccess="RW"/>
    <bitfield id="TX_MUX_SEL1" width="1" begin="8" end="8" resetval="0x0" description="0h = TX data from PRU0 is selected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_BYTE_SWAP1" width="1" begin="3" end="3" resetval="0x0" description="Controls the order of the Byte0/1 placement for TX R30." range="" rwaccess="RW"/>
    <bitfield id="TX_EN_MODE1" width="1" begin="2" end="2" resetval="0x0" description="0h = Disables TX_ENABLE self clr for a TX_EOF event iep_cmp[3] for TX0 and iep_cmp[4] for TX1" range="" rwaccess="RW"/>
    <bitfield id="TX_AUTO_PREAMBLE1" width="1" begin="1" end="1" resetval="0x0" description="0h = PRU will provide full pre-amble" range="" rwaccess="RW"/>
    <bitfield id="TX_ENABLE1" width="1" begin="0" end="0" resetval="0x0" description="0h = TX PORT is disabled/stopped immediately" range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_TX_CRC0" acronym="MII_RT_TX_CRC0" offset="0x20" width="32" description="Transmit CRC32 Register 0. It contains CRC which PRU core can read.">
    <bitfield id="TX_CRC0" width="32" begin="31" end="0" resetval="0x0" description="FCS (CRC32) data can be read by PRU core for diagnostics" range="" rwaccess="R"/>
  </register>
  <register id="MII_RT_TX_CRC1" acronym="MII_RT_TX_CRC1" offset="0x24" width="32" description="Transmit CRC32 Register 1. It contains CRC which PRU core can read.">
    <bitfield id="TX_CRC1" width="32" begin="31" end="0" resetval="0x0" description="FCS (CRC32) data can be read by PRU for diagnostics" range="" rwaccess="R"/>
  </register>
  <register id="MII_RT_TX_IPG0" acronym="MII_RT_TX_IPG0" offset="0x30" width="32" description="TX IPG Register 0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_IPG0" width="16" begin="15" end="0" resetval="0x28" description="Define the minimum Inter Packet Gap. When When TX_IPG_WIRE_CLK_EN = 1h. This defines the minimum of TX interface clock cycles between the end of a frame and the start of a new frame 0h = 1 TX interface clock Note: In SGMII 100M mode, it will be &amp;amp;lt;n&amp;amp;gt; = &amp;amp;lt;n&amp;amp;gt; +5 TX interface clocks When software does an update, it takes 4 SGMII/RGMII/MII TX_CLKs before it goes into effect Min Values: If the user violate, will get a jitter. The root cause most likely is that the data is not ready. TX MII Odd Nibble is NOT supported in this mode." range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_TX_IPG1" acronym="MII_RT_TX_IPG1" offset="0x34" width="32" description="TX IPG Register 1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_IPG1" width="16" begin="15" end="0" resetval="0x28" description="Define the minimum Inter Packet Gap. When When TX_IPG_WIRE_CLK_EN = 1h. This defines the minimum of TX interface clock cycles between the end of a frame and the start of a new frame 0h = 1 TX interface clock Note: In SGMII 100M mode, it will be &amp;amp;lt;n&amp;amp;gt; = &amp;amp;lt;n&amp;amp;gt; +5 TX interface clocks When software does an update, it takes 4 SGMII/RGMII/MII TX_CLKs before it goes into effect Min Values: If the user violate, will get a jitter. The root cause most likely is that the data is not ready. TX MII Odd Nibble is NOT supported in this mode." range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_PRS0" acronym="MII_RT_PRS0" offset="0x38" width="32" description="PORT_RAW_STATUS Register 0.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII0_CRS" width="1" begin="1" end="1" resetval="0x0" description="Read the current state of PR1_MII0_CRS" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII0_COL" width="1" begin="0" end="0" resetval="0x0" description="Read the current state of PR1_MII0_COL" range="" rwaccess="R"/>
  </register>
  <register id="MII_RT_PRS1" acronym="MII_RT_PRS1" offset="0x3C" width="32" description="PORT_RAW_STATUS Register 1.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII1_CRS" width="1" begin="1" end="1" resetval="0x0" description="Read the current state of PR1_MII1_CRS" range="" rwaccess="R"/>
    <bitfield id="SYNC_MII1_COL" width="1" begin="0" end="0" resetval="0x0" description="Read the current state of PR1_MII1_COL" range="" rwaccess="R"/>
  </register>
  <register id="MII_RT_RX_FRMS0" acronym="MII_RT_RX_FRMS0" offset="0x40" width="32" description="RX Frame Size Register 0.">
    <bitfield id="RX_MAX_FRM0" width="16" begin="31" end="16" resetval="0x5F1" description="If the FRAME total byte count is more than defined value, RX_MAX_FRM_ERR will get set." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM0" width="16" begin="15" end="0" resetval="0x3F" description="If the FRAME total byte count is less than defined value, RX_MIN_FRM_ERR will get set." range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_RX_FRMS1" acronym="MII_RT_RX_FRMS1" offset="0x44" width="32" description="RX Frame Size Register 1.">
    <bitfield id="RX_MAX_FRM1" width="16" begin="31" end="16" resetval="0x5F1" description="If the FRAME total byte count is more than defined value, RX_MAX_FRM_ERR will get set." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM1" width="16" begin="15" end="0" resetval="0x3F" description="If the FRAME total byte count is less than defined value, RX_MIN_FRM_ERR will get set." range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_RX_PCNT0" acronym="MII_RT_RX_PCNT0" offset="0x48" width="32" description="RX Preamble Cnt Register 0.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_PCNT0" width="5" begin="8" end="4" resetval="0xE" description="Define the max number of nibbles until first SFD/SMD is matched." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT0" width="4" begin="3" end="0" resetval="0x1" description="Define the minimum number of nibbles before SFD 0xD5" range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_RX_PCNT1" acronym="MII_RT_RX_PCNT1" offset="0x4C" width="32" description="RX Preamble Cnt Register 1.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_PCNT1" width="5" begin="8" end="4" resetval="0xE" description="Define the max number of nibbles until first SFD/SMD is matched." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT1" width="4" begin="3" end="0" resetval="0x1" description="Define the minimum number of nibbles before SFD 0xD5" range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_RX_ERR0" acronym="MII_RT_RX_ERR0" offset="0x50" width="32" description="RX Error Register 0.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_FRM_ERR0" width="1" begin="3" end="3" resetval="0x0" description="Set when the FRAME total byte count is more than defined value." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM_ERR0" width="1" begin="2" end="2" resetval="0x0" description="Set when the FRAME total byte count is less than defined value." range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_PCNT_ERR0" width="1" begin="1" end="1" resetval="0x0" description="Set when of x nibbles before SFD 0xD5 is more than defined value." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT_ERR0" width="1" begin="0" end="0" resetval="0x0" description="Set when of 0x5 before SFD 0xD5 is less than defined value." range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_RX_ERR1" acronym="MII_RT_RX_ERR1" offset="0x54" width="32" description="RX Error Register 1.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_MAX_FRM_ERR1" width="1" begin="3" end="3" resetval="0x0" description="Set when the FRAME total byte count is more than defined value." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_FRM_ERR1" width="1" begin="2" end="2" resetval="0x0" description="Set when the FRAME total byte count is less than defined value." range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_PCNT_ERR1" width="1" begin="1" end="1" resetval="0x0" description="Set when of x nibbles before SFD 0xD5 is more than defined value." range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_PCNT_ERR1" width="1" begin="0" end="0" resetval="0x0" description="Set when of 0x5 before SFD 0xD5 is less than defined value." range="" rwaccess="RW"/>
  </register>
  <register id="MII_RT_RX_FIFO_LEVEL0" acronym="MII_RT_RX_FIFO_LEVEL0" offset="0x60" width="32" description="RX FIFO Level 0 Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_LEVEL0" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid bytes in the RX FIFO." range="" rwaccess="R"/>
  </register>
  <register id="MII_RT_RX_FIFO_LEVEL1" acronym="MII_RT_RX_FIFO_LEVEL1" offset="0x64" width="32" description="RX FIFO Level 1 Register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RX_FIFO_LEVEL1" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid bytes in the RX FIFO." range="" rwaccess="R"/>
  </register>
  <register id="MII_RT_TX_FIFO_LEVEL0" acronym="MII_RT_TX_FIFO_LEVEL0" offset="0x68" width="32" description="TX FIFO Register 0.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_LEVEL0" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid nibbles in the TX FIFO." range="" rwaccess="R"/>
  </register>
  <register id="MII_RT_TX_FIFO_LEVEL1" acronym="MII_RT_TX_FIFO_LEVEL1" offset="0x6C" width="32" description="TX FIFO Register 1.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FIFO_LEVEL1" width="8" begin="7" end="0" resetval="0x0" description="Define the number of valid nibbles in the TX FIFO." range="" rwaccess="R"/>
  </register>
</module>
