Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 20 17:09:23 2021
| Host         : DESKTOP-LUOLEOF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |              56 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                               Enable Signal                              |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                     | Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[3]_i_1_n_0  | Inst_output_module/Inst_prescaler/reset_n |                2 |              4 |         2.00 |
|  Inst_output_module/Inst_prescaler/clk_out_i_reg_0 |                                                                          | Inst_output_module/Inst_prescaler/reset_n |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                     | Inst_fsm_module/Inst_FSM_Master/E[0]                                     | Inst_output_module/Inst_prescaler/reset_n |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                                     | Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]_3[0] | Inst_output_module/Inst_prescaler/reset_n |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                                     | Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]_2[0] | Inst_output_module/Inst_prescaler/reset_n |                5 |              7 |         1.40 |
|  Inst_interface_module/Inst_counter/CLK            |                                                                          |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                     |                                                                          |                                           |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                     |                                                                          | Inst_output_module/Inst_prescaler/reset_n |               12 |             49 |         4.08 |
+----------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


