v 20100214 1
B 300 0  6100 5100 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 5250 5 10 1 1 0 0 1 1
device=wb_sdr_ctrl_def
T 400 5450 8 10 1 1 0 0 1 1
refdes=U?
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wb_sel_i[3:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=wb_dat_i[31:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 10 1 1 
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=wb_addr_i[24:0]
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 10 1 1 
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=sdr_din[SDR_DW-1:0]
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 10 1 1 
{
T 400 1000 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_width[1:0]
T 400 1000 5 10 0 1 0 1 1 1
pinseq=5
}
P 300 1200 0 1200 10 1 1 
{
T 400 1200 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_twr_d[3:0]
T 400 1200 5 10 0 1 0 1 1 1
pinseq=6
}
P 300 1400 0 1400 10 1 1 
{
T 400 1400 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_trp_d[3:0]
T 400 1400 5 10 0 1 0 1 1 1
pinseq=7
}
P 300 1600 0 1600 10 1 1 
{
T 400 1600 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_trcd_d[3:0]
T 400 1600 5 10 0 1 0 1 1 1
pinseq=8
}
P 300 1800 0 1800 10 1 1 
{
T 400 1800 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_trcar_d[3:0]
T 400 1800 5 10 0 1 0 1 1 1
pinseq=9
}
P 300 2000 0 2000 10 1 1 
{
T 400 2000 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_tras_d[3:0]
T 400 2000 5 10 0 1 0 1 1 1
pinseq=10
}
P 300 2200 0 2200 10 1 1 
{
T 400 2200 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_rfsh[SDR_RFSH_TIMER_W-1:0]
T 400 2200 5 10 0 1 0 1 1 1
pinseq=11
}
P 300 2400 0 2400 10 1 1 
{
T 400 2400 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_rfmax[SDR_RFSH_ROW_CNT_W-1:0]
T 400 2400 5 10 0 1 0 1 1 1
pinseq=12
}
P 300 2600 0 2600 10 1 1 
{
T 400 2600 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_mode_reg[11:0]
T 400 2600 5 10 0 1 0 1 1 1
pinseq=13
}
P 300 2800 0 2800 10 1 1 
{
T 400 2800 5 10 1 1 0 1 1 1
pinnumber=cfg_sdr_cas[2:0]
T 400 2800 5 10 0 1 0 1 1 1
pinseq=14
}
P 300 3000 0 3000 10 1 1 
{
T 400 3000 5 10 1 1 0 1 1 1
pinnumber=cfg_req_depth[1:0]
T 400 3000 5 10 0 1 0 1 1 1
pinseq=15
}
P 300 3200 0 3200 10 1 1 
{
T 400 3200 5 10 1 1 0 1 1 1
pinnumber=cfg_colbits[1:0]
T 400 3200 5 10 0 1 0 1 1 1
pinseq=16
}
P 300 3400 0 3400 4 0 1  
{
T 400 3400 5 10 1 1 0 1 1 1 
pinnumber=wb_we_i
T 400 3400 5 10 0 1 0 1 1 1 
pinseq=17
}
P 300 3600 0 3600 4 0 1  
{
T 400 3600 5 10 1 1 0 1 1 1 
pinnumber=wb_stb_i
T 400 3600 5 10 0 1 0 1 1 1 
pinseq=18
}
P 300 3800 0 3800 4 0 1  
{
T 400 3800 5 10 1 1 0 1 1 1 
pinnumber=wb_rst_i
T 400 3800 5 10 0 1 0 1 1 1 
pinseq=19
}
P 300 4000 0 4000 4 0 1  
{
T 400 4000 5 10 1 1 0 1 1 1 
pinnumber=wb_cyc_i
T 400 4000 5 10 0 1 0 1 1 1 
pinseq=20
}
P 300 4200 0 4200 4 0 1  
{
T 400 4200 5 10 1 1 0 1 1 1 
pinnumber=wb_clk_i
T 400 4200 5 10 0 1 0 1 1 1 
pinseq=21
}
P 300 4400 0 4400 4 0 1  
{
T 400 4400 5 10 1 1 0 1 1 1 
pinnumber=sdram_resetn
T 400 4400 5 10 0 1 0 1 1 1 
pinseq=22
}
P 300 4600 0 4600 4 0 1  
{
T 400 4600 5 10 1 1 0 1 1 1 
pinnumber=sdram_clk
T 400 4600 5 10 0 1 0 1 1 1 
pinseq=23
}
P 300 4800 0 4800 4 0 1  
{
T 400 4800 5 10 1 1 0 1 1 1 
pinnumber=cfg_sdr_en
T 400 4800 5 10 0 1 0 1 1 1 
pinseq=24
}
P 6400 200 6700 200 10 1 1
{
T 6300 200 5  10 1 1 0 7 1 1 
pinnumber=wb_dat_o[31:0]
T 6300 200 5  10 0 1 0 7 1 1 
pinseq=25
}
P 6400 400 6700 400 10 1 1
{
T 6300 400 5  10 1 1 0 7 1 1 
pinnumber=sdr_dqm[SDR_BW-1:0]
T 6300 400 5  10 0 1 0 7 1 1 
pinseq=26
}
P 6400 600 6700 600 10 1 1
{
T 6300 600 5  10 1 1 0 7 1 1 
pinnumber=sdr_dout[SDR_DW-1:0]
T 6300 600 5  10 0 1 0 7 1 1 
pinseq=27
}
P 6400 800 6700 800 10 1 1
{
T 6300 800 5  10 1 1 0 7 1 1 
pinnumber=sdr_ba[1:0]
T 6300 800 5  10 0 1 0 7 1 1 
pinseq=28
}
P 6400 1000 6700 1000 10 1 1
{
T 6300 1000 5  10 1 1 0 7 1 1 
pinnumber=sdr_addr[11:0]
T 6300 1000 5  10 0 1 0 7 1 1 
pinseq=29
}
P 6400 1200 6700 1200 4 0 1
{
T 6300 1200 5  10 1 1 0 7 1 1
pinnumber=wb_ack_o
T 6400 1200 5  10 0 1 0 7 1 1
pinseq=30
}
P 6400 1400 6700 1400 4 0 1
{
T 6300 1400 5  10 1 1 0 7 1 1
pinnumber=sdr_we_n
T 6400 1400 5  10 0 1 0 7 1 1
pinseq=31
}
P 6400 1600 6700 1600 4 0 1
{
T 6300 1600 5  10 1 1 0 7 1 1
pinnumber=sdr_ras_n
T 6400 1600 5  10 0 1 0 7 1 1
pinseq=32
}
P 6400 1800 6700 1800 4 0 1
{
T 6300 1800 5  10 1 1 0 7 1 1
pinnumber=sdr_init_done
T 6400 1800 5  10 0 1 0 7 1 1
pinseq=33
}
P 6400 2000 6700 2000 4 0 1
{
T 6300 2000 5  10 1 1 0 7 1 1
pinnumber=sdr_den
T 6400 2000 5  10 0 1 0 7 1 1
pinseq=34
}
P 6400 2200 6700 2200 4 0 1
{
T 6300 2200 5  10 1 1 0 7 1 1
pinnumber=sdr_cs_n
T 6400 2200 5  10 0 1 0 7 1 1
pinseq=35
}
P 6400 2400 6700 2400 4 0 1
{
T 6300 2400 5  10 1 1 0 7 1 1
pinnumber=sdr_cke
T 6400 2400 5  10 0 1 0 7 1 1
pinseq=36
}
P 6400 2600 6700 2600 4 0 1
{
T 6300 2600 5  10 1 1 0 7 1 1
pinnumber=sdr_cas_n
T 6400 2600 5  10 0 1 0 7 1 1
pinseq=37
}
P 6400 2800 6700 2800 10 1 1
{
T 6300 2800 5  10 1 1 0 7 1 1 
pinnumber=sdr_dq[SDR_DW-1:0]
T 6300 2800 5  10 0 1 0 7 1 1 
pinseq=38
}
