\relax 
\providecommand\hyper@newdestlabel[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {7}SYS\_02 — Hardware Primer}{79}{section.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {7.1}Moore’s Law e l’evoluzione del calcolo}{79}{subsection.7.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {7.2}Fine della crescita lineare e parallelismo}{79}{subsection.7.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {7.3}Pipeline e architettura superscalare}{79}{subsection.7.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {43}{\ignorespaces Architettura pipeline MIPS}}{79}{figure.caption.62}\protected@file@percent }
\newlabel{fig:pipeline}{{43}{79}{Architettura pipeline MIPS}{figure.caption.62}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {44}{\ignorespaces Esecuzione parallela di più istruzioni sulla stessa CPU}}{79}{figure.caption.62}\protected@file@percent }
\newlabel{fig:pipeline2}{{44}{79}{Esecuzione parallela di più istruzioni sulla stessa CPU}{figure.caption.62}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.4}Branch Prediction: principi e strategie}{79}{subsection.7.4}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.4.0.1}Perché serve una predizione}{80}{paragraph.7.4.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.4.0.2}Tipi di predizione}{80}{paragraph.7.4.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.4.0.3}Contatore a 2 bit saturante}{80}{paragraph.7.4.0.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {45}{\ignorespaces 2 bit saturating counter}}{80}{figure.caption.63}\protected@file@percent }
\newlabel{fig:twobit}{{45}{80}{2 bit saturating counter}{figure.caption.63}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.4.0.4}Predittori correlati e multilivello}{80}{paragraph.7.4.0.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {46}{\ignorespaces Pattern History Table}}{81}{figure.caption.64}\protected@file@percent }
\newlabel{fig:pht}{{46}{81}{Pattern History Table}{figure.caption.64}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.4.0.5}Ottimizzazioni hardware}{81}{paragraph.7.4.0.5}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.4.0.6}Importanza crescente della predizione}{81}{paragraph.7.4.0.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {7.5}Simultaneous Multithreading (SMT)}{82}{subsection.7.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {7.6}Pipeline interna nei processori Intel Xeon}{82}{subsection.7.6}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {47}{\ignorespaces Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph  {retirement} nel \textbf  {Reorder Buffer}, che garantisce il commit in ordine architetturale.}}{82}{figure.caption.65}\protected@file@percent }
\newlabel{fig:xeon_ooo}{{47}{82}{Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph {retirement} nel \textbf {Reorder Buffer}, che garantisce il commit in ordine architetturale}{figure.caption.65}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {48}{\ignorespaces Flusso del \textbf  {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph  {µops}) e memorizzate nella \textbf  {Trace Cache}. In caso di \emph  {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode.}}{83}{figure.caption.66}\protected@file@percent }
\newlabel{fig:trace_cache_pipeline}{{48}{83}{Flusso del \textbf {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph {µops}) e memorizzate nella \textbf {Trace Cache}. In caso di \emph {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode}{figure.caption.66}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.7}Gerarchia di memoria}{83}{subsection.7.7}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {49}{\ignorespaces Schema piramidale della gerarchia di memoria}}{83}{figure.caption.67}\protected@file@percent }
\newlabel{fig:memory}{{49}{83}{Schema piramidale della gerarchia di memoria}{figure.caption.67}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.7.0.1}Inclusività e mappatura}{83}{paragraph.7.7.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {50}{\ignorespaces Direct mapped cache}}{84}{figure.caption.68}\protected@file@percent }
\newlabel{fig:dm}{{50}{84}{Direct mapped cache}{figure.caption.68}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {51}{\ignorespaces Fully associative cache}}{85}{figure.caption.69}\protected@file@percent }
\newlabel{fig:fac}{{51}{85}{Fully associative cache}{figure.caption.69}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {52}{\ignorespaces 4way set Associative cache}}{85}{figure.caption.70}\protected@file@percent }
\newlabel{fig:4way}{{52}{85}{4way set Associative cache}{figure.caption.70}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.7.0.2}Sostituzione ed aggiornamento}{85}{paragraph.7.7.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {7.8}Cache coherence nei multicore}{86}{subsection.7.8}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.8.0.1}Protocolli di coerenza}{87}{paragraph.7.8.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {53}{\ignorespaces Snooping cache system model}}{88}{figure.caption.71}\protected@file@percent }
\newlabel{fig: snooping}{{53}{88}{Snooping cache system model}{figure.caption.71}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.9}Protocolli MOESI e VI}{88}{subsection.7.9}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {54}{\ignorespaces The vi protocol}}{89}{figure.caption.72}\protected@file@percent }
\newlabel{fig:vi}{{54}{89}{The vi protocol}{figure.caption.72}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.9.0.1}Virtual vs. Physical Cache Indexing}{89}{paragraph.7.9.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {55}{\ignorespaces Virtual Vs Physical cache indexing}}{90}{figure.caption.73}\protected@file@percent }
\newlabel{fig:cache}{{55}{90}{Virtual Vs Physical cache indexing}{figure.caption.73}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.10}Hardware Transactional Memory (HTM)}{90}{subsection.7.10}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {56}{\ignorespaces Confronto tra implementazione C e assembly di una transazione TSX}}{90}{figure.caption.74}\protected@file@percent }
\newlabel{fig:tsx_confronto}{{56}{90}{Confronto tra implementazione C e assembly di una transazione TSX}{figure.caption.74}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.10.0.1}Principio di funzionamento}{90}{paragraph.7.10.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.10.0.2}Casi di abort e codici di stato}{91}{paragraph.7.10.0.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Codici di stato restituiti nel registro \texttt  {EAX} in caso di abort transazionale}}{91}{table.caption.75}\protected@file@percent }
\newlabel{tab:tsx_abort_codes}{{1}{91}{Codici di stato restituiti nel registro \texttt {EAX} in caso di abort transazionale}{table.caption.75}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {7.11}DRAM e Refresh}{91}{subsection.7.11}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {7.11.0.1}Effetti del refresh}{91}{paragraph.7.11.0.1}\protected@file@percent }
\@setckpt{sezioni/sys02}{
\setcounter{page}{93}
\setcounter{equation}{0}
\setcounter{enumi}{2}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{0}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{section}{7}
\setcounter{subsection}{11}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{1}
\setcounter{subparagraph}{0}
\setcounter{figure}{56}
\setcounter{table}{1}
\setcounter{parentequation}{0}
\setcounter{section@level}{4}
\setcounter{Item}{54}
\setcounter{Hfootnote}{0}
\setcounter{bookmark@seq@number}{248}
\setcounter{lstnumber}{8}
\setcounter{float@type}{8}
\setcounter{LT@tables}{0}
\setcounter{LT@chunks}{0}
\setcounter{nlinenum}{0}
\setcounter{caption@flags}{2}
\setcounter{continuedfloat}{0}
\setcounter{lstlisting}{15}
}
