#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul 12 08:37:09 2024
# Process ID: 1959724
# Current directory: /home/user/vivado_project
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5500.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :120478 MB
#-----------------------------------------------------------
source vivado_top.tcl
# read_verilog rtl.v
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.074 ; gain = 106.836 ; free physical = 4297 ; free virtual = 114914
# synth_design -top top -flatten_hierarchy none -gated_clock_conversion auto -bufg 13 -directive RuntimeOptimized -fsm_extraction johnson -resource_sharing auto -control_set_opt_threshold 27 -shreg_min_size 13
Command: synth_design -top top -flatten_hierarchy none -gated_clock_conversion auto -bufg 13 -directive RuntimeOptimized -fsm_extraction johnson -resource_sharing auto -control_set_opt_threshold 27 -shreg_min_size 13
Starting synth_design
Using part: xc7vx485tffg1157-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1959991
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1899.668 ; gain = 426.645 ; free physical = 3708 ; free virtual = 114353
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module63' [/home/user/vivado_project/rtl.v:427]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module69' [/home/user/vivado_project/rtl.v:752]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module88' [/home/user/vivado_project/rtl.v:1156]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module95' [/home/user/vivado_project/rtl.v:2030]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'module95' (0#1) [/home/user/vivado_project/rtl.v:2030]
WARNING: [Synth 8-689] width (17) of port connection 'wire98' does not match port width (9) of module 'module95' [/home/user/vivado_project/rtl.v:1264]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (933) of module 'module95' [/home/user/vivado_project/rtl.v:1264]
WARNING: [Synth 8-689] width (20) of port connection 'wire97' does not match port width (17) of module 'module95' [/home/user/vivado_project/rtl.v:1264]
INFO: [Synth 8-6157] synthesizing module 'module210' [/home/user/vivado_project/rtl.v:1492]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:1939]
INFO: [Synth 8-6155] done synthesizing module 'module210' (0#1) [/home/user/vivado_project/rtl.v:1492]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (1226) of module 'module210' [/home/user/vivado_project/rtl.v:1478]
WARNING: [Synth 8-689] width (15) of port connection 'wire214' does not match port width (13) of module 'module210' [/home/user/vivado_project/rtl.v:1478]
WARNING: [Synth 8-689] width (15) of port connection 'wire213' does not match port width (8) of module 'module210' [/home/user/vivado_project/rtl.v:1478]
WARNING: [Synth 8-689] width (23) of port connection 'wire212' does not match port width (14) of module 'module210' [/home/user/vivado_project/rtl.v:1478]
WARNING: [Synth 8-689] width (24) of port connection 'wire211' does not match port width (17) of module 'module210' [/home/user/vivado_project/rtl.v:1478]
INFO: [Synth 8-6155] done synthesizing module 'module88' (0#1) [/home/user/vivado_project/rtl.v:1156]
WARNING: [Synth 8-689] width (23) of port connection 'wire89' does not match port width (20) of module 'module88' [/home/user/vivado_project/rtl.v:856]
WARNING: [Synth 8-689] width (20) of port connection 'wire91' does not match port width (12) of module 'module88' [/home/user/vivado_project/rtl.v:856]
WARNING: [Synth 8-689] width (19) of port connection 'wire92' does not match port width (17) of module 'module88' [/home/user/vivado_project/rtl.v:856]
WARNING: [Synth 8-689] width (17) of port connection 'y' does not match port width (596) of module 'module88' [/home/user/vivado_project/rtl.v:856]
INFO: [Synth 8-6157] synthesizing module 'module326' [/home/user/vivado_project/rtl.v:875]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg334' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:999]
WARNING: [Synth 8-6090] variable 'reg334' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1010]
WARNING: [Synth 8-6090] variable 'reg334' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:999]
WARNING: [Synth 8-6090] variable 'reg334' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1010]
WARNING: [Synth 8-6090] variable 'reg334' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:999]
WARNING: [Synth 8-6090] variable 'reg334' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:1010]
INFO: [Synth 8-6157] synthesizing module 'module374' [/home/user/vivado_project/rtl.v:3387]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg433' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3830]
WARNING: [Synth 8-6090] variable 'reg433' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3838]
WARNING: [Synth 8-6090] variable 'reg433' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3830]
WARNING: [Synth 8-6090] variable 'reg433' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3838]
INFO: [Synth 8-6155] done synthesizing module 'module374' (0#1) [/home/user/vivado_project/rtl.v:3387]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (1215) of module 'module374' [/home/user/vivado_project/rtl.v:1138]
WARNING: [Synth 8-689] width (15) of port connection 'wire377' does not match port width (4) of module 'module374' [/home/user/vivado_project/rtl.v:1138]
WARNING: [Synth 8-689] width (20) of port connection 'wire376' does not match port width (13) of module 'module374' [/home/user/vivado_project/rtl.v:1138]
WARNING: [Synth 8-689] width (21) of port connection 'wire375' does not match port width (18) of module 'module374' [/home/user/vivado_project/rtl.v:1138]
INFO: [Synth 8-6157] synthesizing module 'module478' [/home/user/vivado_project/rtl.v:2675]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6090] variable 'reg530' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3084]
WARNING: [Synth 8-6090] variable 'reg531' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3096]
WARNING: [Synth 8-6090] variable 'reg530' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3100]
WARNING: [Synth 8-6090] variable 'reg531' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3101]
WARNING: [Synth 8-6090] variable 'reg530' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3084]
WARNING: [Synth 8-6090] variable 'reg531' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3096]
WARNING: [Synth 8-6090] variable 'reg530' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3100]
WARNING: [Synth 8-6090] variable 'reg531' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3101]
WARNING: [Synth 8-6090] variable 'reg547' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3180]
WARNING: [Synth 8-6090] variable 'reg547' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3195]
WARNING: [Synth 8-6090] variable 'reg547' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3180]
WARNING: [Synth 8-6090] variable 'reg547' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3195]
WARNING: [Synth 8-6090] variable 'reg547' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3180]
WARNING: [Synth 8-6090] variable 'reg547' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:3195]
INFO: [Synth 8-6155] done synthesizing module 'module478' (0#1) [/home/user/vivado_project/rtl.v:2675]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (1403) of module 'module478' [/home/user/vivado_project/rtl.v:1140]
WARNING: [Synth 8-689] width (20) of port connection 'wire482' does not match port width (4) of module 'module478' [/home/user/vivado_project/rtl.v:1140]
INFO: [Synth 8-6157] synthesizing module 'module609' [/home/user/vivado_project/rtl.v:2439]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:2566]
INFO: [Synth 8-6155] done synthesizing module 'module609' (0#1) [/home/user/vivado_project/rtl.v:2439]
WARNING: [Synth 8-689] width (6) of port connection 'y' does not match port width (472) of module 'module609' [/home/user/vivado_project/rtl.v:1142]
WARNING: [Synth 8-689] width (18) of port connection 'wire612' does not match port width (6) of module 'module609' [/home/user/vivado_project/rtl.v:1142]
WARNING: [Synth 8-689] width (22) of port connection 'wire611' does not match port width (12) of module 'module609' [/home/user/vivado_project/rtl.v:1142]
INFO: [Synth 8-6155] done synthesizing module 'module326' (0#1) [/home/user/vivado_project/rtl.v:875]
WARNING: [Synth 8-689] width (23) of port connection 'wire328' does not match port width (9) of module 'module326' [/home/user/vivado_project/rtl.v:859]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (677) of module 'module326' [/home/user/vivado_project/rtl.v:859]
WARNING: [Synth 8-689] width (22) of port connection 'wire327' does not match port width (11) of module 'module326' [/home/user/vivado_project/rtl.v:859]
WARNING: [Synth 8-689] width (23) of port connection 'y' does not match port width (472) of module 'module609' [/home/user/vivado_project/rtl.v:860]
WARNING: [Synth 8-689] width (17) of port connection 'wire614' does not match port width (6) of module 'module609' [/home/user/vivado_project/rtl.v:860]
WARNING: [Synth 8-689] width (22) of port connection 'wire612' does not match port width (6) of module 'module609' [/home/user/vivado_project/rtl.v:860]
WARNING: [Synth 8-689] width (13) of port connection 'wire611' does not match port width (12) of module 'module609' [/home/user/vivado_project/rtl.v:860]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (677) of module 'module326' [/home/user/vivado_project/rtl.v:863]
WARNING: [Synth 8-689] width (20) of port connection 'wire327' does not match port width (11) of module 'module326' [/home/user/vivado_project/rtl.v:863]
WARNING: [Synth 8-689] width (23) of port connection 'wire328' does not match port width (9) of module 'module326' [/home/user/vivado_project/rtl.v:863]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (1215) of module 'module374' [/home/user/vivado_project/rtl.v:865]
WARNING: [Synth 8-689] width (19) of port connection 'wire379' does not match port width (11) of module 'module374' [/home/user/vivado_project/rtl.v:865]
WARNING: [Synth 8-689] width (23) of port connection 'wire377' does not match port width (4) of module 'module374' [/home/user/vivado_project/rtl.v:865]
WARNING: [Synth 8-689] width (14) of port connection 'wire376' does not match port width (13) of module 'module374' [/home/user/vivado_project/rtl.v:865]
WARNING: [Synth 8-689] width (20) of port connection 'wire375' does not match port width (18) of module 'module374' [/home/user/vivado_project/rtl.v:865]
INFO: [Synth 8-6155] done synthesizing module 'module69' (0#1) [/home/user/vivado_project/rtl.v:752]
WARNING: [Synth 8-689] width (24) of port connection 'y' does not match port width (434) of module 'module69' [/home/user/vivado_project/rtl.v:576]
WARNING: [Synth 8-689] width (15) of port connection 'wire73' does not match port width (3) of module 'module69' [/home/user/vivado_project/rtl.v:576]
WARNING: [Synth 8-689] width (17) of port connection 'wire74' does not match port width (13) of module 'module69' [/home/user/vivado_project/rtl.v:576]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (677) of module 'module326' [/home/user/vivado_project/rtl.v:667]
WARNING: [Synth 8-689] width (20) of port connection 'wire327' does not match port width (11) of module 'module326' [/home/user/vivado_project/rtl.v:667]
WARNING: [Synth 8-689] width (10) of port connection 'wire328' does not match port width (9) of module 'module326' [/home/user/vivado_project/rtl.v:667]
WARNING: [Synth 8-689] width (13) of port connection 'wire614' does not match port width (6) of module 'module609' [/home/user/vivado_project/rtl.v:668]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (472) of module 'module609' [/home/user/vivado_project/rtl.v:668]
WARNING: [Synth 8-689] width (14) of port connection 'wire612' does not match port width (6) of module 'module609' [/home/user/vivado_project/rtl.v:668]
WARNING: [Synth 8-689] width (23) of port connection 'wire98' does not match port width (9) of module 'module95' [/home/user/vivado_project/rtl.v:669]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (933) of module 'module95' [/home/user/vivado_project/rtl.v:669]
WARNING: [Synth 8-689] width (23) of port connection 'wire99' does not match port width (17) of module 'module95' [/home/user/vivado_project/rtl.v:669]
WARNING: [Synth 8-6090] variable 'reg727' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:705]
WARNING: [Synth 8-6090] variable 'reg727' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:711]
WARNING: [Synth 8-6090] variable 'reg727' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:705]
WARNING: [Synth 8-6090] variable 'reg727' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/user/vivado_project/rtl.v:711]
INFO: [Synth 8-6155] done synthesizing module 'module63' (0#1) [/home/user/vivado_project/rtl.v:427]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (859) of module 'module63' [/home/user/vivado_project/rtl.v:393]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (859) of module 'module63' [/home/user/vivado_project/rtl.v:394]
WARNING: [Synth 8-689] width (21) of port connection 'wire67' does not match port width (15) of module 'module63' [/home/user/vivado_project/rtl.v:394]
WARNING: [Synth 8-689] width (21) of port connection 'wire66' does not match port width (17) of module 'module63' [/home/user/vivado_project/rtl.v:394]
WARNING: [Synth 8-689] width (24) of port connection 'wire378' does not match port width (23) of module 'module374' [/home/user/vivado_project/rtl.v:417]
WARNING: [Synth 8-689] width (21) of port connection 'wire379' does not match port width (11) of module 'module374' [/home/user/vivado_project/rtl.v:417]
WARNING: [Synth 8-689] width (18) of port connection 'wire376' does not match port width (13) of module 'module374' [/home/user/vivado_project/rtl.v:417]
WARNING: [Synth 8-689] width (13) of port connection 'wire377' does not match port width (4) of module 'module374' [/home/user/vivado_project/rtl.v:417]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (1215) of module 'module374' [/home/user/vivado_project/rtl.v:417]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg164_reg was removed.  [/home/user/vivado_project/rtl.v:2119]
WARNING: [Synth 8-6014] Unused sequential element reg165_reg was removed.  [/home/user/vivado_project/rtl.v:2118]
WARNING: [Synth 8-6014] Unused sequential element reg166_reg was removed.  [/home/user/vivado_project/rtl.v:2117]
WARNING: [Synth 8-6014] Unused sequential element reg167_reg was removed.  [/home/user/vivado_project/rtl.v:2116]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg304_reg' and it is trimmed from '13' to '9' bits. [/home/user/vivado_project/rtl.v:1609]
WARNING: [Synth 8-6014] Unused sequential element reg306_reg was removed.  [/home/user/vivado_project/rtl.v:1607]
WARNING: [Synth 8-6014] Unused sequential element reg321_reg was removed.  [/home/user/vivado_project/rtl.v:1213]
WARNING: [Synth 8-6014] Unused sequential element reg468_reg was removed.  [/home/user/vivado_project/rtl.v:3499]
WARNING: [Synth 8-6014] Unused sequential element reg593_reg was removed.  [/home/user/vivado_project/rtl.v:2820]
WARNING: [Synth 8-6014] Unused sequential element reg594_reg was removed.  [/home/user/vivado_project/rtl.v:2819]
WARNING: [Synth 8-6014] Unused sequential element reg595_reg was removed.  [/home/user/vivado_project/rtl.v:2818]
WARNING: [Synth 8-6014] Unused sequential element reg596_reg was removed.  [/home/user/vivado_project/rtl.v:2817]
WARNING: [Synth 8-6014] Unused sequential element reg597_reg was removed.  [/home/user/vivado_project/rtl.v:2816]
WARNING: [Synth 8-6014] Unused sequential element reg599_reg was removed.  [/home/user/vivado_project/rtl.v:2814]
WARNING: [Synth 8-6014] Unused sequential element reg600_reg was removed.  [/home/user/vivado_project/rtl.v:2813]
WARNING: [Synth 8-6014] Unused sequential element reg601_reg was removed.  [/home/user/vivado_project/rtl.v:2812]
WARNING: [Synth 8-6014] Unused sequential element reg602_reg was removed.  [/home/user/vivado_project/rtl.v:2811]
WARNING: [Synth 8-6014] Unused sequential element reg603_reg was removed.  [/home/user/vivado_project/rtl.v:2810]
WARNING: [Synth 8-6014] Unused sequential element reg741_reg was removed.  [/home/user/vivado_project/rtl.v:511]
WARNING: [Synth 8-6014] Unused sequential element reg737_reg was removed.  [/home/user/vivado_project/rtl.v:506]
WARNING: [Synth 8-3917] design top has port y[1084] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1083] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1082] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1081] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1080] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1079] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1078] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1077] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1076] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1075] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1074] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1073] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1072] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1071] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1070] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1069] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1055] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1054] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1053] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1052] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1051] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1050] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1049] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1048] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1047] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1046] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1045] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1044] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1043] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1042] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1041] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1040] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1039] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1038] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1037] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1036] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1035] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1034] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1033] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1032] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1031] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1030] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1029] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1028] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1027] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1026] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1025] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1024] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1023] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1022] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1021] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1020] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1019] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1018] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1017] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1016] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1015] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1014] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1013] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1012] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1011] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1010] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1009] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1008] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1007] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1006] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1005] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1004] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1003] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1002] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1001] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1000] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[999] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[998] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[997] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[996] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[995] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[994] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[993] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[992] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[991] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[990] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[989] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[988] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[987] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[986] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[985] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[984] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[983] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[982] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[981] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[980] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[979] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[978] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[977] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[976] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[975] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[974] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[973] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[972] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port wire611[11] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[10] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[9] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[8] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[7] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[6] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[5] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[4] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[3] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[2] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire611[0] in module module609 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire73[2] in module module69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire73[0] in module module69 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2008.637 ; gain = 535.613 ; free physical = 3524 ; free virtual = 114209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2026.449 ; gain = 553.426 ; free physical = 3674 ; free virtual = 114370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2034.453 ; gain = 561.430 ; free physical = 3679 ; free virtual = 114375
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'forvar148' [/home/user/vivado_project/rtl.v:2137]
WARNING: [Synth 8-327] inferring latch for variable 'forvar152' [/home/user/vivado_project/rtl.v:2133]
WARNING: [Synth 8-327] inferring latch for variable 'forvar146' [/home/user/vivado_project/rtl.v:2122]
WARNING: [Synth 8-327] inferring latch for variable 'forvar176' [/home/user/vivado_project/rtl.v:1257]
WARNING: [Synth 8-327] inferring latch for variable 'forvar181' [/home/user/vivado_project/rtl.v:1251]
WARNING: [Synth 8-327] inferring latch for variable 'forvar393' [/home/user/vivado_project/rtl.v:3566]
WARNING: [Synth 8-327] inferring latch for variable 'forvar452' [/home/user/vivado_project/rtl.v:3515]
WARNING: [Synth 8-327] inferring latch for variable 'forvar534' [/home/user/vivado_project/rtl.v:2882]
WARNING: [Synth 8-327] inferring latch for variable 'forvar558' [/home/user/vivado_project/rtl.v:2851]
WARNING: [Synth 8-327] inferring latch for variable 'forvar563' [/home/user/vivado_project/rtl.v:2850]
WARNING: [Synth 8-5577] Initial value set on signal reg336 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:896]
WARNING: [Synth 8-327] inferring latch for variable 'forvar340' [/home/user/vivado_project/rtl.v:953]
WARNING: [Synth 8-327] inferring latch for variable 'forvar737' [/home/user/vivado_project/rtl.v:515]
WARNING: [Synth 8-327] inferring latch for variable 'forvar58' [/home/user/vivado_project/rtl.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'forvar41' [/home/user/vivado_project/rtl.v:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2080.055 ; gain = 607.031 ; free physical = 3437 ; free virtual = 114243
---------------------------------------------------------------------------------
INFO: Gated Clock Conversion is not possible as flatten_hierarchy is auto or none
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  167 Bit       Adders := 6     
	   3 Input   40 Bit       Adders := 2     
	   2 Input   40 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 15    
	   2 Input   22 Bit       Adders := 6     
	   2 Input   21 Bit       Adders := 6     
	   3 Input   20 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 9     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 9     
	   2 Input   13 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 12    
	   2 Input    6 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input    176 Bit         XORs := 6     
	   2 Input    160 Bit         XORs := 6     
	   2 Input     48 Bit         XORs := 11    
	   2 Input     40 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 6     
	   2 Input     24 Bit         XORs := 1     
	   2 Input     23 Bit         XORs := 28    
	   2 Input     22 Bit         XORs := 4     
	   2 Input     21 Bit         XORs := 17    
	   2 Input     20 Bit         XORs := 8     
	   2 Input     19 Bit         XORs := 9     
	   2 Input     18 Bit         XORs := 17    
	   2 Input     17 Bit         XORs := 16    
	   2 Input     15 Bit         XORs := 4     
	   2 Input     14 Bit         XORs := 11    
	   2 Input     13 Bit         XORs := 8     
	   2 Input     12 Bit         XORs := 8     
	   2 Input     11 Bit         XORs := 8     
	   2 Input      9 Bit         XORs := 9     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 11    
	   2 Input      6 Bit         XORs := 9     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 8     
+---XORs : 
	              176 Bit    Wide XORs := 9     
	               39 Bit    Wide XORs := 2     
	               31 Bit    Wide XORs := 2     
	               24 Bit    Wide XORs := 2     
	               23 Bit    Wide XORs := 15    
	               22 Bit    Wide XORs := 4     
	               21 Bit    Wide XORs := 6     
	               19 Bit    Wide XORs := 13    
	               18 Bit    Wide XORs := 10    
	               17 Bit    Wide XORs := 4     
	               16 Bit    Wide XORs := 28    
	               14 Bit    Wide XORs := 25    
	               13 Bit    Wide XORs := 17    
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 16    
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 6     
	                7 Bit    Wide XORs := 15    
	                6 Bit    Wide XORs := 4     
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
	                1 Bit    Wide XORs := 12    
+---Registers : 
	               24 Bit    Registers := 39    
	               23 Bit    Registers := 87    
	               22 Bit    Registers := 44    
	               21 Bit    Registers := 82    
	               20 Bit    Registers := 73    
	               19 Bit    Registers := 83    
	               18 Bit    Registers := 52    
	               17 Bit    Registers := 77    
	               16 Bit    Registers := 60    
	               15 Bit    Registers := 101   
	               14 Bit    Registers := 57    
	               13 Bit    Registers := 45    
	               12 Bit    Registers := 75    
	               11 Bit    Registers := 21    
	               10 Bit    Registers := 63    
	                9 Bit    Registers := 61    
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 102   
	                6 Bit    Registers := 58    
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 103   
	                3 Bit    Registers := 128   
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 71    
+---Multipliers : 
	              20x21  Multipliers := 6     
	               1x23  Multipliers := 2     
	              19x21  Multipliers := 6     
	               8x18  Multipliers := 2     
	              19x19  Multipliers := 9     
	               9x18  Multipliers := 1     
	              12x16  Multipliers := 4     
	              11x14  Multipliers := 9     
	              13x13  Multipliers := 9     
	               2x12  Multipliers := 6     
	               4x12  Multipliers := 2     
	                7x7  Multipliers := 9     
	                1x7  Multipliers := 2     
	                2x2  Multipliers := 2     
+---Muxes : 
	   2 Input  175 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 2     
	   2 Input  167 Bit        Muxes := 10    
	   2 Input  160 Bit        Muxes := 6     
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  152 Bit        Muxes := 6     
	   2 Input  143 Bit        Muxes := 4     
	   2 Input  135 Bit        Muxes := 4     
	   2 Input  127 Bit        Muxes := 6     
	   2 Input  119 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 12    
	   2 Input   88 Bit        Muxes := 6     
	   2 Input   79 Bit        Muxes := 6     
	   2 Input   71 Bit        Muxes := 20    
	   2 Input   55 Bit        Muxes := 4     
	   2 Input   45 Bit        Muxes := 6     
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 65    
	   2 Input   23 Bit        Muxes := 72    
	   3 Input   23 Bit        Muxes := 4     
	   3 Input   22 Bit        Muxes := 18    
	   2 Input   22 Bit        Muxes := 32    
	   2 Input   21 Bit        Muxes := 66    
	   4 Input   21 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 91    
	   3 Input   20 Bit        Muxes := 6     
	   2 Input   19 Bit        Muxes := 81    
	   4 Input   19 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 49    
	   2 Input   17 Bit        Muxes := 87    
	   3 Input   17 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 36    
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 123   
	   6 Input   15 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 15    
	   2 Input   13 Bit        Muxes := 61    
	   3 Input   13 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 31    
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 12    
	   2 Input   10 Bit        Muxes := 46    
	   2 Input    9 Bit        Muxes := 73    
	   2 Input    8 Bit        Muxes := 81    
	   3 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 84    
	   3 Input    7 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 9     
	   2 Input    6 Bit        Muxes := 28    
	   2 Input    5 Bit        Muxes := 90    
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 50    
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 69    
	   3 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 138   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7vx485tffg1157-1 does not have CEAM library.
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (forvar393) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__0) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__1) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__2) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__3) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__4) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__5) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__6) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__7) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__8) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__9) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__10) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar393__11) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__0) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__1) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__2) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__3) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__4) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__5) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__6) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar452__7) is unused and will be removed from module module374__1.
WARNING: [Synth 8-3332] Sequential element (forvar534) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__0) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__1) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__2) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__3) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__4) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__5) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__6) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__7) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__8) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__9) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__10) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar534__11) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__0) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__1) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__2) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__3) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__4) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__5) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__6) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__7) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__8) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__9) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar558__10) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__0) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__1) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__2) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__3) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__4) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__5) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__6) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__7) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__8) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__9) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__10) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__11) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__12) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__13) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__14) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__15) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__16) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__17) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__18) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__19) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar563__20) is unused and will be removed from module module478.
WARNING: [Synth 8-3332] Sequential element (forvar340) is unused and will be removed from module module326.
WARNING: [Synth 8-3332] Sequential element (forvar340__1) is unused and will be removed from module module326.
WARNING: [Synth 8-3332] Sequential element (forvar148) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__0) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__1) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__2) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__3) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__4) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__5) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__6) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__7) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__8) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__9) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__10) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__11) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__12) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar148__13) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__0) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__1) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__2) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__3) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__4) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__5) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__6) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__7) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__8) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__9) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__10) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__11) is unused and will be removed from module module95__1.
WARNING: [Synth 8-3332] Sequential element (forvar152__12) is unused and will be removed from module module95__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
