// Seed: 2345380563
module module_0 (
    input id_0
);
  assign id_1 = id_0;
  logic id_2, id_3;
  assign id_3 = 1 + 1'b0;
  for (id_4 = 1; 1; id_4 = 1) begin
    begin : id_5
      logic id_6;
    end
  end
endmodule
`timescale 1ps / 1 ps
