
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Oct 13 11:14:55 2023
| Design       : ov5640_hdmi_img_binarization
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3382           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      70           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     174           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 ov5640_hdmi_img_binarization|cam_pclk          1000.0000    {0.0000 500.0000}   Declared                434           0  {cam_pclk}                                                   
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               ov5640_hdmi_img_binarization|cam_pclk     
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    136.4256 MHz        10.0000         7.3300          2.670
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    228.1022 MHz        20.0000         4.3840         15.616
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    506.8424 MHz         2.6660         1.9730          0.693
 ov5640_hdmi_img_binarization|cam_pclk
                             1.0000 MHz    173.6111 MHz      1000.0000         5.7600        994.240
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz     76.5814 MHz        13.3330        13.0580          0.275
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       2.670       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -5.188     -60.694             14             15
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.616       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.610       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.693       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.581       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   994.240       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.275       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.489     -24.594             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.125       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -4.087      -4.087              1             15
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.254       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.882       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.315       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.102       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     0.264       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.320       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.404       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.822       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       1.899       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     8.941       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   997.391       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -5.088    -251.176             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.387       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.661       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.502    -141.465             44           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.730       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     0.712       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.369       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.650       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3382
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 ov5640_hdmi_img_binarization|cam_pclk             498.862       0.000              0            434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.821       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -2.740     -29.550             14             15
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.859       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.760       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.216       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.347       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   995.982       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.319       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -0.048      -0.048              1             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.103       0.000              0          12391
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -2.166      -2.166              1             15
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.199       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.393       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.255       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.213       0.000              0             74
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     0.252       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.260       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.104       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.286       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       4.094       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    12.296       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                   998.281       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.911     -68.123             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.899       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.500       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -1.799     -68.584             44           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.556       0.000              0             62
 ov5640_hdmi_img_binarization|cam_pclk
                        ov5640_hdmi_img_binarization|cam_pclk
                                                     0.566       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.782       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.518       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3382
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 ov5640_hdmi_img_binarization|cam_pclk             499.090       0.000              0            434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.948       0.000              0            174
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.063
  Launch Clock Delay      :  8.560
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.094       8.560         ntclkbufg_0      
 CLMS_206_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_206_149/Q3                   tco                   0.288       8.848 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.583       9.431         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_214_152/Y3                   td                    0.197       9.628 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        1.115      10.743         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMA_222_100/Y1                   td                    0.468      11.211 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=3)        0.408      11.619         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      12.096 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.096         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4978
 CLMA_222_104/Y3                   td                    0.501      12.597 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Y1
                                   net (fanout=4)        0.271      12.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [3]
 CLMA_222_108/Y1                   td                    0.316      13.184 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       1.268      14.452         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11906
 CLMS_238_73/Y1                    td                    0.468      14.920 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[4]/gateop/F
                                   net (fanout=2)        0.261      15.181         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11935
 CLMA_238_72/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  15.181         Logic Levels: 5  
                                                                                   Logic: 2.715ns(41.006%), Route: 3.906ns(58.994%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.748      17.063         ntclkbufg_0      
 CLMA_238_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.214                          
 clock uncertainty                                      -0.150      18.064                          

 Setup time                                             -0.213      17.851                          

 Data required time                                                 17.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.851                          
 Data arrival time                                                  15.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.063
  Launch Clock Delay      :  8.564
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.098       8.564         ntclkbufg_0      
 CLMA_218_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_152/Q1                   tco                   0.291       8.855 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.410       9.265         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d [0]
 CLMS_214_153/Y2                   td                    0.494       9.759 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N157_5/gateop_perm/Z
                                   net (fanout=3)        1.202      10.961         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/read_cmd [0]
 CLMA_234_76/Y0                    td                    0.210      11.171 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=10)       0.412      11.583         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_230_77/Y0                    td                    0.210      11.793 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.457      12.250         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8434
 CLMA_234_88/Y6AB                  td                    0.262      12.512 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.587      13.099         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_230_77/Y1                    td                    0.212      13.311 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_4[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.556      13.867         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N39769
 CLMA_238_72/Y3                    td                    0.210      14.077 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.405      14.482         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMA_238_68/Y1                    td                    0.288      14.770 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/gateop/F
                                   net (fanout=1)        0.415      15.185         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11992
 CLMA_238_72/AD                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  15.185         Logic Levels: 7  
                                                                                   Logic: 2.177ns(32.880%), Route: 4.444ns(67.120%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.748      17.063         ntclkbufg_0      
 CLMA_238_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.214                          
 clock uncertainty                                      -0.150      18.064                          

 Setup time                                             -0.196      17.868                          

 Data required time                                                 17.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.868                          
 Data arrival time                                                  15.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.068
  Launch Clock Delay      :  8.560
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.094       8.560         ntclkbufg_0      
 CLMS_206_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_206_149/Q3                   tco                   0.288       8.848 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.583       9.431         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_214_152/Y3                   td                    0.197       9.628 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        1.115      10.743         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMA_222_100/Y1                   td                    0.468      11.211 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=3)        0.408      11.619         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      12.096 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.096         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4978
 CLMA_222_104/Y3                   td                    0.501      12.597 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Y1
                                   net (fanout=4)        0.271      12.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [3]
 CLMA_222_108/Y1                   td                    0.316      13.184 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       1.268      14.452         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11906
 CLMS_238_73/Y1                    td                    0.468      14.920 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[4]/gateop/F
                                   net (fanout=2)        0.266      15.186         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11935
 CLMS_238_77/A0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  15.186         Logic Levels: 5  
                                                                                   Logic: 2.715ns(40.975%), Route: 3.911ns(59.025%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.753      17.068         ntclkbufg_0      
 CLMS_238_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.151      18.219                          
 clock uncertainty                                      -0.150      18.069                          

 Setup time                                             -0.194      17.875                          

 Data required time                                                 17.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.875                          
 Data arrival time                                                  15.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.613
  Launch Clock Delay      :  7.111
  Clock Pessimism Removal :  -1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.796       7.111         ntclkbufg_0      
 CLMS_222_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_129/Q0                   tco                   0.222       7.333 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.219       7.552         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt [1]
 CLMA_222_124/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.552         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.340%), Route: 0.219ns(49.660%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.147       8.613         ntclkbufg_0      
 CLMA_222_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.151       7.462                          
 clock uncertainty                                       0.000       7.462                          

 Hold time                                              -0.035       7.427                          

 Data required time                                                  7.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.427                          
 Data arrival time                                                   7.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_37/ram16x1d/WADM0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.537
  Launch Clock Delay      :  7.031
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.716       7.031         ntclkbufg_0      
 CLMA_154_168/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_154_168/Q0                   tco                   0.222       7.253 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.428       7.681         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_162_153/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_37/ram16x1d/WADM0

 Data arrival time                                                   7.681         Logic Levels: 0  
                                                                                   Logic: 0.222ns(34.154%), Route: 0.428ns(65.846%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.071       8.537         ntclkbufg_0      
 CLMS_162_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_37/ram16x1d/WCLK
 clock pessimism                                        -1.378       7.159                          
 clock uncertainty                                       0.000       7.159                          

 Hold time                                               0.380       7.539                          

 Data required time                                                  7.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.539                          
 Data arrival time                                                   7.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.505
  Launch Clock Delay      :  7.031
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.716       7.031         ntclkbufg_0      
 CLMA_154_168/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_154_168/Q0                   tco                   0.222       7.253 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.397       7.650         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_166_173/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0

 Data arrival time                                                   7.650         Logic Levels: 0  
                                                                                   Logic: 0.222ns(35.864%), Route: 0.397ns(64.136%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.039       8.505         ntclkbufg_0      
 CLMS_166_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WCLK
 clock pessimism                                        -1.378       7.127                          
 clock uncertainty                                       0.000       7.127                          

 Hold time                                               0.380       7.507                          

 Data required time                                                  7.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.507                          
 Data arrival time                                                   7.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.046
  Launch Clock Delay      :  4.447
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.075      31.113         ntclkbufg_2      
 CLMA_130_76/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK

 CLMA_130_76/Q0                    tco                   0.289      31.402 r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.402      31.804         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_130_73/Y2                    td                    0.494      32.298 f       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        9.811      42.109         u_hdmi_top/u_video_driver/_N40156
 CLMA_130_73/A2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  42.109         Logic Levels: 1  
                                                                                   Logic: 0.783ns(7.121%), Route: 10.213ns(92.879%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.731      37.046         ntclkbufg_0      
 CLMA_130_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      37.467                          
 clock uncertainty                                      -0.150      37.317                          

 Setup time                                             -0.396      36.921                          

 Data required time                                                 36.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.921                          
 Data arrival time                                                  42.109                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.080
  Launch Clock Delay      :  4.467
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.095      31.133         ntclkbufg_2      
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_154_104/Q0                   tco                   0.287      31.420 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.255      34.675         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMA_74_24/Y6CD                   td                    0.134      34.809 f       CLKROUTE_44/Z    
                                   net (fanout=1)        0.271      35.080         ntR1259          
 CLMA_74_29/Y6CD                   td                    0.134      35.214 f       CLKROUTE_43/Z    
                                   net (fanout=1)        3.552      38.766         ntR1258          
 CLMA_74_29/Y6AB                   td                    0.132      38.898 f       CLKROUTE_42/Z    
                                   net (fanout=1)        2.921      41.819         ntR1257          
 CLMS_150_109/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                  41.819         Logic Levels: 3  
                                                                                   Logic: 0.687ns(6.429%), Route: 9.999ns(93.571%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.765      37.080         ntclkbufg_0      
 CLMS_150_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                         0.421      37.501                          
 clock uncertainty                                      -0.150      37.351                          

 Setup time                                             -0.088      37.263                          

 Data required time                                                 37.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.263                          
 Data arrival time                                                  41.819                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.063
  Launch Clock Delay      :  4.465
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093      31.131         ntclkbufg_2      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q1                   tco                   0.289      31.420 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       10.271      41.691         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_150_96/M0                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  41.691         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.737%), Route: 10.271ns(97.263%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      31.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      31.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      35.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.748      37.063         ntclkbufg_0      
 CLMA_150_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.421      37.484                          
 clock uncertainty                                      -0.150      37.334                          

 Setup time                                             -0.088      37.246                          

 Data required time                                                 37.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.246                          
 Data arrival time                                                  41.691                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.551
  Launch Clock Delay      :  3.600
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753       3.600         ntclkbufg_2      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q2                   tco                   0.228       3.828 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.351       4.179         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_93/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   4.179         Logic Levels: 0  
                                                                                   Logic: 0.228ns(39.378%), Route: 0.351ns(60.622%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.085       8.551         ntclkbufg_0      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421       8.130                          
 clock uncertainty                                       0.150       8.280                          

 Hold time                                              -0.014       8.266                          

 Data required time                                                  8.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.266                          
 Data arrival time                                                   4.179                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.087                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.543  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.536
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.725       3.572         ntclkbufg_2      
 CLMA_130_68/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMA_130_68/Q3                    tco                   0.226       3.798 r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q1
                                   net (fanout=5)        2.279       6.077         u_hdmi_top/u_video_driver/cnt_v [4]
 CLMA_82_152/Y6AB                  td                    0.115       6.192 r       CLKROUTE_63/Z    
                                   net (fanout=1)        0.211       6.403         ntR1278          
 CLMA_78_152/Y6AB                  td                    0.115       6.518 r       CLKROUTE_62/Z    
                                   net (fanout=1)        0.244       6.762         ntR1277          
 CLMA_62_153/Y6AB                  td                    0.115       6.877 r       CLKROUTE_61/Z    
                                   net (fanout=1)        0.968       7.845         ntR1276          
 CLMA_50_128/Y6CD                  td                    0.116       7.961 r       CLKROUTE_60/Z    
                                   net (fanout=1)        0.244       8.205         ntR1275          
 CLMA_50_144/Y6CD                  td                    0.116       8.321 r       CLKROUTE_59/Z    
                                   net (fanout=1)        0.483       8.804         ntR1274          
 CLMA_50_148/Y6CD                  td                    0.116       8.920 r       CLKROUTE_58/Z    
                                   net (fanout=1)        0.211       9.131         ntR1273          
 CLMA_50_152/Y6CD                  td                    0.116       9.247 r       CLKROUTE_57/Z    
                                   net (fanout=1)        2.320      11.567         ntR1272          
 CLMA_130_73/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.567         Logic Levels: 7  
                                                                                   Logic: 1.035ns(12.946%), Route: 6.960ns(87.054%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.070       8.536         ntclkbufg_0      
 CLMA_130_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       8.115                          
 clock uncertainty                                       0.150       8.265                          

 Hold time                                              -0.047       8.218                          

 Data required time                                                  8.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.218                          
 Data arrival time                                                  11.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.543  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.536
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.725       3.572         ntclkbufg_2      
 CLMA_130_68/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMA_130_68/Q1                    tco                   0.224       3.796 f       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.216       4.012         u_hdmi_top/u_video_driver/cnt_v [2]
 CLMA_130_73/Y1                    td                    0.163       4.175 r       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        7.574      11.749         u_hdmi_top/u_video_driver/_N1788
 CLMA_130_73/A0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L0

 Data arrival time                                                  11.749         Logic Levels: 1  
                                                                                   Logic: 0.387ns(4.733%), Route: 7.790ns(95.267%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.070       8.536         ntclkbufg_0      
 CLMA_130_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       8.115                          
 clock uncertainty                                       0.150       8.265                          

 Hold time                                              -0.093       8.172                          

 Data required time                                                  8.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.172                          
 Data arrival time                                                  11.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.686
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.704         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.232 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.232         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       3.899 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       4.345         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.218         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.341 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.851         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.100 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.186         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.030       8.216                          
 clock uncertainty                                      -0.150       8.066                          

 Setup time                                             -0.136       7.930                          

 Data required time                                                  7.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.930                          
 Data arrival time                                                   6.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.659
  Clock Pessimism Removal :  -1.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.659         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.080         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.730         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.030       4.700                          
 clock uncertainty                                       0.000       4.700                          

 Hold time                                              -0.064       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   5.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q2                    tco                   0.290       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       5.101         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_178_76/Y2                    td                    0.487       5.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.452       6.040         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44780
 CLMS_178_57/Y1                    td                    0.212       6.252 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=2)        0.465       6.717         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44783
 CLMA_178_68/Y1                    td                    0.288       7.005 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.135       7.140         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_178_68/Y2                    td                    0.210       7.350 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.269       7.619         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_178_72/CECO                  td                    0.184       7.803 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       7.803         ntR710           
 CLMA_178_76/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.803         Logic Levels: 5  
                                                                                   Logic: 1.671ns(49.205%), Route: 1.725ns(50.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.703      23.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.298                          
 clock uncertainty                                      -0.150      24.148                          

 Setup time                                             -0.729      23.419                          

 Data required time                                                 23.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.419                          
 Data arrival time                                                   7.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q2                    tco                   0.290       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       5.101         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_178_76/Y2                    td                    0.487       5.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.452       6.040         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44780
 CLMS_178_57/Y1                    td                    0.212       6.252 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=2)        0.465       6.717         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44783
 CLMA_178_68/Y1                    td                    0.288       7.005 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.135       7.140         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_178_68/Y2                    td                    0.210       7.350 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.269       7.619         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_178_72/CECO                  td                    0.184       7.803 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       7.803         ntR710           
 CLMA_178_76/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.803         Logic Levels: 5  
                                                                                   Logic: 1.671ns(49.205%), Route: 1.725ns(50.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.703      23.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.298                          
 clock uncertainty                                      -0.150      24.148                          

 Setup time                                             -0.729      23.419                          

 Data required time                                                 23.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.419                          
 Data arrival time                                                   7.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.529
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.407         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q2                    tco                   0.290       4.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.404       5.101         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_178_76/Y2                    td                    0.487       5.588 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.452       6.040         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44780
 CLMS_178_57/Y1                    td                    0.212       6.252 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=2)        0.465       6.717         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44783
 CLMA_178_68/Y1                    td                    0.288       7.005 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.135       7.140         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_178_68/Y2                    td                    0.196       7.336 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.399       7.735         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_60/CE                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q/CE

 Data arrival time                                                   7.735         Logic Levels: 4  
                                                                                   Logic: 1.473ns(44.261%), Route: 1.855ns(55.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.684      23.529         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.795      24.324                          
 clock uncertainty                                      -0.150      24.174                          

 Setup time                                             -0.617      23.557                          

 Data required time                                                 23.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.557                          
 Data arrival time                                                   7.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  3.529
  Clock Pessimism Removal :  -0.860

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.684       3.529         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK

 CLMS_182_61/Q2                    tco                   0.224       3.753 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.084       3.837         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/dll_update_ack_rst_ctrl
 CLMS_182_61/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   3.837         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.022       4.390         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.860       3.530                          
 clock uncertainty                                       0.000       3.530                          

 Hold time                                               0.053       3.583                          

 Data required time                                                  3.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.583                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.845 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        1.770       3.615         ntR1279          
 CLMA_130_101/CLK                                                          r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_130_101/Q3                   tco                   0.221       3.836 f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       3.922         u_ov5640_dri/u_i2c_dri/clk_cnt [3]
 CLMA_130_101/D4                                                           f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       2.368 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        2.110       4.478         ntR1279          
 CLMA_130_101/CLK                                                          r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                              -0.034       3.581                          

 Data required time                                                  3.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.581                          
 Data arrival time                                                   3.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695       3.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_68/Q0                    tco                   0.222       3.762 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       3.849         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_182_68/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.849         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.401         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Hold time                                              -0.035       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   3.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.545  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  8.624
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.158      18.624         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_234_124/Q3                   tco                   0.286      18.910 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.527      20.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_73/Y2                    td                    0.210      20.647 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.259      20.906         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_73/Y1                    td                    0.212      21.118 r       _N6601_inv/gateop_perm/Z
                                   net (fanout=8)        0.444      21.562         _N6601           
                                   td                    0.474      22.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.036         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_194_68/COUT                  td                    0.058      22.094 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.094         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
                                   td                    0.058      22.152 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.152         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5002
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  22.152         Logic Levels: 3  
                                                                                   Logic: 1.298ns(36.791%), Route: 2.230ns(63.209%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711      23.556         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.523      24.079                          
 clock uncertainty                                      -0.150      23.929                          

 Setup time                                             -0.167      23.762                          

 Data required time                                                 23.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.762                          
 Data arrival time                                                  22.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.545  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  8.624
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.158      18.624         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_234_124/Q3                   tco                   0.286      18.910 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.527      20.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_73/Y2                    td                    0.210      20.647 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.259      20.906         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_73/Y1                    td                    0.212      21.118 r       _N6601_inv/gateop_perm/Z
                                   net (fanout=8)        0.444      21.562         _N6601           
                                   td                    0.474      22.036 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.036         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_194_68/COUT                  td                    0.058      22.094 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.094         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
 CLMA_194_72/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.094         Logic Levels: 3  
                                                                                   Logic: 1.240ns(35.735%), Route: 2.230ns(64.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711      23.556         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.079                          
 clock uncertainty                                      -0.150      23.929                          

 Setup time                                             -0.170      23.759                          

 Data required time                                                 23.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.759                          
 Data arrival time                                                  22.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  8.624
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      11.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      12.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      16.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.158      18.624         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_234_124/Q3                   tco                   0.286      18.910 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.527      20.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_73/Y2                    td                    0.210      20.647 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.259      20.906         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_73/Y1                    td                    0.212      21.118 r       _N6601_inv/gateop_perm/Z
                                   net (fanout=8)        0.444      21.562         _N6601           
                                   td                    0.458      22.020 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.020         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.020         Logic Levels: 2  
                                                                                   Logic: 1.166ns(34.335%), Route: 2.230ns(65.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.705      23.550         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.523      24.073                          
 clock uncertainty                                      -0.150      23.923                          

 Setup time                                             -0.167      23.756                          

 Data required time                                                 23.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.756                          
 Data arrival time                                                  22.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.736                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.063
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.748      27.063         ntclkbufg_0      
 CLMA_218_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_85/Q0                    tco                   0.226      27.289 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.535      27.824         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_198_68/D1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.824         Logic Levels: 0  
                                                                                   Logic: 0.226ns(29.698%), Route: 0.535ns(70.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.047      24.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.892                          
 clock uncertainty                                       0.150      24.042                          

 Hold time                                              -0.100      23.942                          

 Data required time                                                 23.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.942                          
 Data arrival time                                                  27.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.063
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.748      27.063         ntclkbufg_0      
 CLMA_218_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_85/Q0                    tco                   0.226      27.289 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.638      27.927         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_198_68/C1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.927         Logic Levels: 0  
                                                                                   Logic: 0.226ns(26.157%), Route: 0.638ns(73.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.047      24.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.892                          
 clock uncertainty                                       0.150      24.042                          

 Hold time                                              -0.114      23.928                          

 Data required time                                                 23.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.928                          
 Data arrival time                                                  27.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  7.063
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      25.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.748      27.063         ntclkbufg_0      
 CLMA_218_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_85/Q0                    tco                   0.226      27.289 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.535      27.824         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_198_68/B3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  27.824         Logic Levels: 0  
                                                                                   Logic: 0.226ns(29.698%), Route: 0.535ns(70.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      21.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      22.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      22.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.047      24.415         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523      23.892                          
 clock uncertainty                                       0.150      24.042                          

 Hold time                                              -0.228      23.814                          

 Data required time                                                 23.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.814                          
 Data arrival time                                                  27.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.607
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.289       4.744 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.036       5.780         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_158_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.780         Logic Levels: 0  
                                                                                   Logic: 0.289ns(21.811%), Route: 1.036ns(78.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.764       6.273         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.023                          
 clock uncertainty                                      -0.150       6.873                          

 Setup time                                             -0.400       6.473                          

 Data required time                                                  6.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.473                          
 Data arrival time                                                   5.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.290       4.745 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.011       5.756         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_166_8/A2                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.756         Logic Levels: 0  
                                                                                   Logic: 0.290ns(22.291%), Route: 1.011ns(77.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757       6.266         ntclkbufg_3      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.016                          
 clock uncertainty                                      -0.150       6.866                          

 Setup time                                             -0.388       6.478                          

 Data required time                                                  6.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.478                          
 Data arrival time                                                   5.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  4.455
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.290       4.745 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.022       5.767         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_162_8/D2                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.767         Logic Levels: 0  
                                                                                   Logic: 0.290ns(22.104%), Route: 1.022ns(77.896%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.509 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760       6.269         ntclkbufg_3      
 CLMA_162_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       7.019                          
 clock uncertainty                                      -0.150       6.869                          

 Setup time                                             -0.368       6.501                          

 Data required time                                                  6.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.501                          
 Data arrival time                                                   5.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.482
  Launch Clock Delay      :  3.620
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.777       3.620         ntclkbufg_3      
 CLMA_206_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q/CLK

 CLMA_206_8/Q0                     tco                   0.222       3.842 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q/Q
                                   net (fanout=13)       0.088       3.930         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [1]
 CLMS_206_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.930         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.116       4.482         ntclkbufg_3      
 CLMS_206_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.650                          
 clock uncertainty                                       0.000       3.650                          

 Hold time                                              -0.035       3.615                          

 Data required time                                                  3.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.615                          
 Data arrival time                                                   3.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.603
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760       3.603         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.222       3.825 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.094       3.919         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMA_186_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.919         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.253%), Route: 0.094ns(29.747%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.633                          
 clock uncertainty                                       0.000       3.633                          

 Hold time                                              -0.035       3.598                          

 Data required time                                                  3.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.598                          
 Data arrival time                                                   3.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.750       3.593         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q1                     tco                   0.224       3.817 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.098       3.915         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [0]
 CLMA_174_9/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.915         Logic Levels: 0  
                                                                                   Logic: 0.224ns(69.565%), Route: 0.098ns(30.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.089       4.455         ntclkbufg_3      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.623                          
 clock uncertainty                                       0.000       3.623                          

 Hold time                                              -0.034       3.589                          

 Data required time                                                  3.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.589                          
 Data arrival time                                                   3.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.620
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081      31.119         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.291      31.410 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.850      32.260         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_206_9/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.260         Logic Levels: 0  
                                                                                   Logic: 0.291ns(25.504%), Route: 0.850ns(74.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.777      32.946         ntclkbufg_3      
 CLMS_206_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.367                          
 clock uncertainty                                      -0.150      33.217                          

 Setup time                                             -0.376      32.841                          

 Data required time                                                 32.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.841                          
 Data arrival time                                                  32.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.620
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081      31.119         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.291      31.410 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.850      32.260         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_206_9/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.260         Logic Levels: 0  
                                                                                   Logic: 0.291ns(25.504%), Route: 0.850ns(74.496%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.777      32.946         ntclkbufg_3      
 CLMS_206_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.367                          
 clock uncertainty                                      -0.150      33.217                          

 Setup time                                             -0.376      32.841                          

 Data required time                                                 32.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.841                          
 Data arrival time                                                  32.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.591
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081      31.119         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.291      31.410 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.779      32.189         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_178_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.189         Logic Levels: 0  
                                                                                   Logic: 0.291ns(27.196%), Route: 0.779ns(72.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N61             
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.748      32.917         ntclkbufg_3      
 CLMS_178_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.338                          
 clock uncertainty                                      -0.150      33.188                          

 Setup time                                             -0.376      32.812                          

 Data required time                                                 32.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.812                          
 Data arrival time                                                  32.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.614
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.767       3.614         ntclkbufg_2      
 CLMS_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK

 CLMS_194_9/Q3                     tco                   0.221       3.835 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.352       4.187         u_hdmi_top/u_rgb2dvi_0/red_10bit [2]
 CLMS_182_9/B1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.187         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.569%), Route: 0.352ns(61.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.041                          
 clock uncertainty                                       0.150       4.191                          

 Hold time                                              -0.106       4.085                          

 Data required time                                                  4.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.085                          
 Data arrival time                                                   4.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.614
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.767       3.614         ntclkbufg_2      
 CLMS_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/opit_0_L5Q_perm/CLK

 CLMS_194_9/Q2                     tco                   0.224       3.838 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.229       4.067         u_hdmi_top/u_rgb2dvi_0/red_10bit [3]
 CLMA_186_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.067         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.448%), Route: 0.229ns(50.552%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.044                          
 clock uncertainty                                       0.150       4.194                          

 Hold time                                              -0.238       3.956                          

 Data required time                                                  3.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.956                          
 Data arrival time                                                   4.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.621
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.774       3.621         ntclkbufg_2      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK

 CLMA_202_8/Q3                     tco                   0.221       3.842 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.384       4.226         u_hdmi_top/u_rgb2dvi_0/red_10bit [5]
 CLMA_186_8/B0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.226         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.529%), Route: 0.384ns(63.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.366 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.044                          
 clock uncertainty                                       0.150       4.194                          

 Hold time                                              -0.080       4.114                          

 Data required time                                                  4.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.114                          
 Data arrival time                                                   4.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.814
  Launch Clock Delay      :  5.954
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.054       5.954         ntclkbufg_1      
 CLMA_94_68/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_94_68/Q0                     tco                   0.289       6.243 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.846       7.089         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_74_53/Y1                     td                    0.304       7.393 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.402       7.795         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_49/Y3                     td                    0.210       8.005 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.398       8.403         u_vip/u_rgb2ycbcr/_N5612
 CLMA_82_48/Y3                     td                    0.287       8.690 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.412       9.102         u_vip/u_rgb2ycbcr/_N5616
 CLMA_74_53/Y3                     td                    0.468       9.570 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.552      10.122         u_vip/u_rgb2ycbcr/_N5620
 CLMS_78_61/Y2                     td                    0.210      10.332 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.409      10.741         u_vip/u_rgb2ycbcr/_N5627
 CLMS_82_57/COUT                   td                    0.515      11.256 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.256         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.058      11.314 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.314         u_vip/u_rgb2ycbcr/_N5577
 CLMS_82_61/COUT                   td                    0.058      11.372 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.372         u_vip/u_rgb2ycbcr/_N5579
 CLMS_82_69/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin

 Data arrival time                                                  11.372         Logic Levels: 7  
                                                                                   Logic: 2.399ns(44.278%), Route: 3.019ns(55.722%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.705    1004.814         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/CLK
 clock pessimism                                         1.018    1005.832                          
 clock uncertainty                                      -0.050    1005.782                          

 Setup time                                             -0.170    1005.612                          

 Data required time                                               1005.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.612                          
 Data arrival time                                                  11.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.803
  Launch Clock Delay      :  5.954
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.054       5.954         ntclkbufg_1      
 CLMA_94_68/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_94_68/Q0                     tco                   0.289       6.243 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.846       7.089         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_74_53/Y1                     td                    0.304       7.393 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.402       7.795         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_49/Y3                     td                    0.210       8.005 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.398       8.403         u_vip/u_rgb2ycbcr/_N5612
 CLMA_82_48/Y3                     td                    0.287       8.690 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.412       9.102         u_vip/u_rgb2ycbcr/_N5616
 CLMA_74_53/Y3                     td                    0.468       9.570 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.552      10.122         u_vip/u_rgb2ycbcr/_N5620
 CLMS_78_61/Y2                     td                    0.210      10.332 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.409      10.741         u_vip/u_rgb2ycbcr/_N5627
 CLMS_82_57/COUT                   td                    0.515      11.256 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.256         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.058      11.314 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.314         u_vip/u_rgb2ycbcr/_N5577
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.314         Logic Levels: 6  
                                                                                   Logic: 2.341ns(43.675%), Route: 3.019ns(56.325%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.694    1004.803         ntclkbufg_1      
 CLMS_82_61/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/CLK
 clock pessimism                                         1.018    1005.821                          
 clock uncertainty                                      -0.050    1005.771                          

 Setup time                                             -0.167    1005.604                          

 Data required time                                               1005.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.604                          
 Data arrival time                                                  11.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_binarization/ycbcr_de_d/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.843
  Launch Clock Delay      :  6.047
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.147       6.047         ntclkbufg_1      
 CLMS_110_125/CLK                                                          r       u_vip/u_binarization/ycbcr_de_d/opit_0/CLK

 CLMS_110_125/Q2                   tco                   0.289       6.336 f       u_vip/u_binarization/ycbcr_de_d/opit_0/Q
                                   net (fanout=10)       1.609       7.945         post_frame_de    
                                   td                    0.234       8.179 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.179         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4757
 CLMA_150_72/Y3                    td                    0.501       8.680 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=2)        0.484       9.164         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [3]
 CLMS_138_73/Y3                    td                    0.210       9.374 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.590       9.964         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N44970
                                   td                    0.477      10.441 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.441         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [2]
 CLMA_146_72/COUT                  td                    0.058      10.499 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.499         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                   td                    0.058      10.557 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.557         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_146_76/Y2                    td                    0.271      10.828 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.305      11.133         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_146_84/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.133         Logic Levels: 4  
                                                                                   Logic: 2.098ns(41.250%), Route: 2.988ns(58.750%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.734    1004.843         ntclkbufg_1      
 CLMA_146_84/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.791    1005.634                          
 clock uncertainty                                      -0.050    1005.584                          

 Setup time                                             -0.121    1005.463                          

 Data required time                                               1005.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.463                          
 Data arrival time                                                  11.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/img_y1[0]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/pre_img_y_d[0][0]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.036
  Launch Clock Delay      :  4.911
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.802       4.911         ntclkbufg_1      
 CLMS_110_121/CLK                                                          r       u_vip/u_rgb2ycbcr/img_y1[0]/opit_0/CLK

 CLMS_110_121/Q1                   tco                   0.224       5.135 f       u_vip/u_rgb2ycbcr/img_y1[0]/opit_0/Q
                                   net (fanout=1)        0.340       5.475         u_vip/u_rgb2ycbcr/img_y1 [0]
 CLMA_110_128/D4                                                           f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/pre_img_y_d[0][0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.475         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.136       6.036         ntclkbufg_1      
 CLMA_110_128/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/pre_img_y_d[0][0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                              -0.034       5.211                          

 Data required time                                                  5.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.211                          
 Data arrival time                                                   5.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p13[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p12[3]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.047
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.785       4.894         ntclkbufg_1      
 CLMA_110_136/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p13[3]/opit_0_L5Q_perm/CLK

 CLMA_110_136/Q3                   tco                   0.221       5.115 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p13[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.372       5.487         u_vip/u_vip_gray_median_filter/matrix_p13 [3]
 CLMS_110_125/A4                                                           f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p12[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.487         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.268%), Route: 0.372ns(62.732%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.147       6.047         ntclkbufg_1      
 CLMS_110_125/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p12[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.256                          
 clock uncertainty                                       0.000       5.256                          

 Hold time                                              -0.035       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p12[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_1/mid_data[6]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.023
  Launch Clock Delay      :  4.898
  Clock Pessimism Removal :  -0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.789       4.898         ntclkbufg_1      
 CLMA_102_117/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p12[6]/opit_0_L5Q_perm/CLK

 CLMA_102_117/Q0                   tco                   0.222       5.120 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p12[6]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.363       5.483         u_vip/u_vip_gray_median_filter/matrix_p12 [6]
 CLMA_102_133/A4                                                           f       u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_1/mid_data[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.483         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.949%), Route: 0.363ns(62.051%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.123       6.023         ntclkbufg_1      
 CLMA_102_133/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_1/mid_data[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.791       5.232                          
 clock uncertainty                                       0.000       5.232                          

 Hold time                                              -0.035       5.197                          

 Data required time                                                  5.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.197                          
 Data arrival time                                                   5.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.447
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.075       4.447         ntclkbufg_2      
 CLMA_130_76/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK

 CLMA_130_76/Q0                    tco                   0.289       4.736 r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.402       5.138         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_130_73/Y2                    td                    0.494       5.632 f       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        9.811      15.443         u_hdmi_top/u_video_driver/_N40156
 CLMA_130_73/Y0                    td                    0.490      15.933 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        1.226      17.159         video_vs         
 CLMS_166_21/M1                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  17.159         Logic Levels: 2  
                                                                                   Logic: 1.273ns(10.014%), Route: 11.439ns(89.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.740      16.920         ntclkbufg_2      
 CLMS_166_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.752      17.672                          
 clock uncertainty                                      -0.150      17.522                          

 Setup time                                             -0.088      17.434                          

 Data required time                                                 17.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.434                          
 Data arrival time                                                  17.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.595
  Launch Clock Delay      :  4.479
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.107       4.479         ntclkbufg_2      
 CLMA_202_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_202_13/Q0                    tco                   0.289       4.768 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.560       5.328         u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m [1]
 CLMA_198_16/Y1                    td                    0.565       5.893 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.402       6.295         _N11             
 CLMA_198_20/Y0                    td                    0.210       6.505 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.266       6.771         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_198_16/Y2                    td                    0.478       7.249 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.264       7.513         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMS_198_17/Y1                    td                    0.212       7.725 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.403       8.128         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.474       8.602 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.602         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMA_202_20/Y2                    td                    0.271       8.873 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.699       9.572         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [2]
 CLMA_202_21/COUT                  td                    0.502      10.074 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.074         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_202_25/Y0                    td                    0.269      10.343 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.396      10.739         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_198_24/A4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.739         Logic Levels: 7  
                                                                                   Logic: 3.270ns(52.236%), Route: 2.990ns(47.764%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.748      16.928         ntclkbufg_2      
 CLMA_198_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.680                          
 clock uncertainty                                      -0.150      17.530                          

 Setup time                                             -0.121      17.409                          

 Data required time                                                 17.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.409                          
 Data arrival time                                                  10.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.600
  Launch Clock Delay      :  4.479
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.107       4.479         ntclkbufg_2      
 CLMA_202_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_202_13/Q0                    tco                   0.289       4.768 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.560       5.328         u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m [1]
 CLMA_198_16/Y1                    td                    0.565       5.893 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.402       6.295         _N11             
 CLMA_198_20/Y0                    td                    0.210       6.505 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.266       6.771         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_198_16/Y2                    td                    0.478       7.249 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.264       7.513         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMS_198_17/Y1                    td                    0.212       7.725 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.403       8.128         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.474       8.602 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.602         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMA_202_20/Y2                    td                    0.271       8.873 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.699       9.572         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [2]
 CLMA_202_21/Y3                    td                    0.683      10.255 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.266      10.521         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [3]
 CLMS_198_21/D4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.521         Logic Levels: 6  
                                                                                   Logic: 3.182ns(52.665%), Route: 2.860ns(47.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753      16.933         ntclkbufg_2      
 CLMS_198_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.685                          
 clock uncertainty                                      -0.150      17.535                          

 Setup time                                             -0.120      17.415                          

 Data required time                                                 17.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.415                          
 Data arrival time                                                  10.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.606
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.759       3.606         ntclkbufg_2      
 CLMS_150_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_150_105/Q0                   tco                   0.222       3.828 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.093       3.921         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [12]
 CLMA_150_104/B4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.921         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.476%), Route: 0.093ns(29.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.098       4.470         ntclkbufg_2      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.834       3.636                          
 clock uncertainty                                       0.000       3.636                          

 Hold time                                              -0.035       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   3.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMA_150_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK

 CLMA_150_92/Q3                    tco                   0.226       3.815 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/Q
                                   net (fanout=1)        0.216       4.031         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
 CLMA_154_92/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D

 Data arrival time                                                   4.031         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.131%), Route: 0.216ns(48.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.078       4.450         ntclkbufg_2      
 CLMA_154_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.752       3.698                          
 clock uncertainty                                       0.000       3.698                          

 Hold time                                              -0.014       3.684                          

 Data required time                                                  3.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.684                          
 Data arrival time                                                   4.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.467
  Launch Clock Delay      :  3.606
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.759       3.606         ntclkbufg_2      
 CLMS_150_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_150_105/Q1                   tco                   0.224       3.830 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       4.048         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rbin [13]
 CLMA_154_104/B4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.048         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.095       4.467         ntclkbufg_2      
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.715                          
 clock uncertainty                                       0.000       3.715                          

 Hold time                                              -0.035       3.680                          

 Data required time                                                  3.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.680                          
 Data arrival time                                                   4.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.561  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  8.580
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.114      58.580         ntclkbufg_0      
 CLMS_138_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_109/Q0                   tco                   0.287      58.867 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.735      59.602         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_146_96/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  59.602         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.082%), Route: 0.735ns(71.918%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.751      56.930         ntclkbufg_2      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.421      57.351                          
 clock uncertainty                                      -0.150      57.201                          

 Setup time                                             -0.088      57.113                          

 Data required time                                                 57.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.113                          
 Data arrival time                                                  59.602                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  8.557
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.091      58.557         ntclkbufg_0      
 CLMS_138_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_93/Q2                    tco                   0.290      58.847 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.631      59.478         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_154_93/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  59.478         Logic Levels: 0  
                                                                                   Logic: 0.290ns(31.488%), Route: 0.631ns(68.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.739      56.918         ntclkbufg_2      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.421      57.339                          
 clock uncertainty                                      -0.150      57.189                          

 Setup time                                             -0.079      57.110                          

 Data required time                                                 57.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.110                          
 Data arrival time                                                  59.478                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.551
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.085      58.551         ntclkbufg_0      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_146_92/Q0                    tco                   0.287      58.838 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.566      59.404         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_150_92/M3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  59.404         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.646%), Route: 0.566ns(66.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742      56.921         ntclkbufg_2      
 CLMA_150_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.421      57.342                          
 clock uncertainty                                      -0.150      57.192                          

 Setup time                                             -0.088      57.104                          

 Data required time                                                 57.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.104                          
 Data arrival time                                                  59.404                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.450
  Launch Clock Delay      :  7.067
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.752      47.067         ntclkbufg_0      
 CLMS_138_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_138_93/Q1                    tco                   0.229      47.296 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.272      47.568         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_154_93/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  47.568         Logic Levels: 0  
                                                                                   Logic: 0.229ns(45.709%), Route: 0.272ns(54.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.078      44.449         ntclkbufg_2      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.421      44.028                          
 clock uncertainty                                       0.150      44.178                          

 Hold time                                              -0.014      44.164                          

 Data required time                                                 44.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.164                          
 Data arrival time                                                  47.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  7.077
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.762      47.077         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q3                   tco                   0.226      47.303 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.347      47.650         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_146_96/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  47.650         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.442%), Route: 0.347ns(60.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090      44.461         ntclkbufg_2      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421      44.040                          
 clock uncertainty                                       0.150      44.190                          

 Hold time                                              -0.014      44.176                          

 Data required time                                                 44.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.176                          
 Data arrival time                                                  47.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.467
  Launch Clock Delay      :  7.077
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.762      47.077         ntclkbufg_0      
 CLMA_146_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_105/Q1                   tco                   0.224      47.301 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.356      47.657         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_154_104/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  47.657         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.621%), Route: 0.356ns(61.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.095      44.466         ntclkbufg_2      
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.421      44.045                          
 clock uncertainty                                       0.150      44.195                          

 Hold time                                              -0.024      44.171                          

 Data required time                                                 44.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.171                          
 Data arrival time                                                  47.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.043
  Launch Clock Delay      :  8.503
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.037       8.503         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.291       8.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      1.047       9.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_80/RSCO                  td                    0.147       9.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.988         ntR401           
 CLMA_214_84/RSCO                  td                    0.147      10.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[105]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000      10.135         ntR400           
 CLMA_214_88/RSCO                  td                    0.147      10.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.282         ntR399           
 CLMA_214_92/RSCO                  td                    0.147      10.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[97]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.429         ntR398           
 CLMA_214_96/RSCO                  td                    0.147      10.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[96]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.576         ntR397           
 CLMA_214_100/RSCO                 td                    0.147      10.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.723         ntR396           
 CLMA_214_104/RSCO                 td                    0.147      10.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.870         ntR395           
 CLMA_214_108/RSCO                 td                    0.147      11.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.017         ntR394           
 CLMA_214_112/RSCO                 td                    0.147      11.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.164         ntR393           
 CLMA_214_116/RSCO                 td                    0.147      11.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.311         ntR392           
 CLMA_214_120/RSCO                 td                    0.147      11.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.458         ntR391           
 CLMA_214_124/RSCO                 td                    0.147      11.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/update_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.605         ntR390           
 CLMA_214_128/RSCO                 td                    0.147      11.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.752         ntR389           
 CLMA_214_132/RSCO                 td                    0.147      11.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.899         ntR388           
 CLMA_214_136/RSCO                 td                    0.147      12.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.046         ntR387           
 CLMA_214_140/RSCO                 td                    0.147      12.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q/RSOUT
                                   net (fanout=6)        0.000      12.193         ntR386           
 CLMA_214_144/RSCO                 td                    0.147      12.340 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.340         ntR385           
 CLMA_214_148/RSCO                 td                    0.147      12.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.487         ntR384           
 CLMA_214_152/RSCO                 td                    0.147      12.634 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.634         ntR383           
 CLMA_214_156/RSCO                 td                    0.147      12.781 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.781         ntR382           
 CLMA_214_160/RSCO                 td                    0.147      12.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.928         ntR381           
 CLMA_214_164/RSCO                 td                    0.147      13.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.075         ntR380           
 CLMA_214_168/RSCO                 td                    0.147      13.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.222         ntR379           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.222         Logic Levels: 23 
                                                                                   Logic: 3.672ns(77.813%), Route: 1.047ns(22.187%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.728      17.043         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.194                          
 clock uncertainty                                      -0.150      18.044                          

 Recovery time                                           0.000      18.044                          

 Data required time                                                 18.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.044                          
 Data arrival time                                                  13.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.043
  Launch Clock Delay      :  8.503
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.037       8.503         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.291       8.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      1.047       9.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_80/RSCO                  td                    0.147       9.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.988         ntR401           
 CLMA_214_84/RSCO                  td                    0.147      10.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[105]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000      10.135         ntR400           
 CLMA_214_88/RSCO                  td                    0.147      10.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.282         ntR399           
 CLMA_214_92/RSCO                  td                    0.147      10.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[97]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.429         ntR398           
 CLMA_214_96/RSCO                  td                    0.147      10.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[96]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.576         ntR397           
 CLMA_214_100/RSCO                 td                    0.147      10.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.723         ntR396           
 CLMA_214_104/RSCO                 td                    0.147      10.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.870         ntR395           
 CLMA_214_108/RSCO                 td                    0.147      11.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.017         ntR394           
 CLMA_214_112/RSCO                 td                    0.147      11.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.164         ntR393           
 CLMA_214_116/RSCO                 td                    0.147      11.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.311         ntR392           
 CLMA_214_120/RSCO                 td                    0.147      11.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.458         ntR391           
 CLMA_214_124/RSCO                 td                    0.147      11.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/update_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.605         ntR390           
 CLMA_214_128/RSCO                 td                    0.147      11.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.752         ntR389           
 CLMA_214_132/RSCO                 td                    0.147      11.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.899         ntR388           
 CLMA_214_136/RSCO                 td                    0.147      12.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.046         ntR387           
 CLMA_214_140/RSCO                 td                    0.147      12.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q/RSOUT
                                   net (fanout=6)        0.000      12.193         ntR386           
 CLMA_214_144/RSCO                 td                    0.147      12.340 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.340         ntR385           
 CLMA_214_148/RSCO                 td                    0.147      12.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.487         ntR384           
 CLMA_214_152/RSCO                 td                    0.147      12.634 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.634         ntR383           
 CLMA_214_156/RSCO                 td                    0.147      12.781 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.781         ntR382           
 CLMA_214_160/RSCO                 td                    0.147      12.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.928         ntR381           
 CLMA_214_164/RSCO                 td                    0.147      13.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.075         ntR380           
 CLMA_214_168/RSCO                 td                    0.147      13.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.222         ntR379           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.222         Logic Levels: 23 
                                                                                   Logic: 3.672ns(77.813%), Route: 1.047ns(22.187%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.728      17.043         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.194                          
 clock uncertainty                                      -0.150      18.044                          

 Recovery time                                           0.000      18.044                          

 Data required time                                                 18.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.044                          
 Data arrival time                                                  13.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.043
  Launch Clock Delay      :  8.503
  Clock Pessimism Removal :  1.151

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.037       8.503         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.291       8.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      1.047       9.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_80/RSCO                  td                    0.147       9.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.988         ntR401           
 CLMA_214_84/RSCO                  td                    0.147      10.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[105]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000      10.135         ntR400           
 CLMA_214_88/RSCO                  td                    0.147      10.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      10.282         ntR399           
 CLMA_214_92/RSCO                  td                    0.147      10.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[97]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.429         ntR398           
 CLMA_214_96/RSCO                  td                    0.147      10.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[96]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.576         ntR397           
 CLMA_214_100/RSCO                 td                    0.147      10.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.723         ntR396           
 CLMA_214_104/RSCO                 td                    0.147      10.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.870         ntR395           
 CLMA_214_108/RSCO                 td                    0.147      11.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.017         ntR394           
 CLMA_214_112/RSCO                 td                    0.147      11.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.164         ntR393           
 CLMA_214_116/RSCO                 td                    0.147      11.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.311         ntR392           
 CLMA_214_120/RSCO                 td                    0.147      11.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.458         ntR391           
 CLMA_214_124/RSCO                 td                    0.147      11.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/update_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.605         ntR390           
 CLMA_214_128/RSCO                 td                    0.147      11.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.752         ntR389           
 CLMA_214_132/RSCO                 td                    0.147      11.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.899         ntR388           
 CLMA_214_136/RSCO                 td                    0.147      12.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.046         ntR387           
 CLMA_214_140/RSCO                 td                    0.147      12.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q/RSOUT
                                   net (fanout=6)        0.000      12.193         ntR386           
 CLMA_214_144/RSCO                 td                    0.147      12.340 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      12.340         ntR385           
 CLMA_214_148/RSCO                 td                    0.147      12.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.487         ntR384           
 CLMA_214_152/RSCO                 td                    0.147      12.634 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.634         ntR383           
 CLMA_214_156/RSCO                 td                    0.147      12.781 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.781         ntR382           
 CLMA_214_160/RSCO                 td                    0.147      12.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.928         ntR381           
 CLMA_214_164/RSCO                 td                    0.147      13.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.075         ntR380           
 CLMA_214_168/RSCO                 td                    0.147      13.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.222         ntR379           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.222         Logic Levels: 23 
                                                                                   Logic: 3.672ns(77.813%), Route: 1.047ns(22.187%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.728      17.043         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.151      18.194                          
 clock uncertainty                                      -0.150      18.044                          

 Recovery time                                           0.000      18.044                          

 Data required time                                                 18.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.044                          
 Data arrival time                                                  13.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  7.014
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.699       7.014         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.224       7.238 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.464       7.702         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.105       7.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.807         ntR569           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.807         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.058       8.524         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.146                          
 clock uncertainty                                       0.000       7.146                          

 Removal time                                            0.000       7.146                          

 Data required time                                                  7.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.146                          
 Data arrival time                                                   7.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  7.014
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.699       7.014         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.224       7.238 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.464       7.702         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.105       7.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.807         ntR569           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.807         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.058       8.524         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.146                          
 clock uncertainty                                       0.000       7.146                          

 Removal time                                            0.000       7.146                          

 Data required time                                                  7.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.146                          
 Data arrival time                                                   7.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.524
  Launch Clock Delay      :  7.014
  Clock Pessimism Removal :  -1.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       5.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.699       7.014         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.224       7.238 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.464       7.702         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.105       7.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.807         ntR569           
 CLMS_198_77/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.807         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.058       8.524         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.378       7.146                          
 clock uncertainty                                       0.000       7.146                          

 Removal time                                            0.000       7.146                          

 Data required time                                                  7.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.146                          
 Data arrival time                                                   7.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.062       4.430         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.289       4.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)     10.185      14.904         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_92/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.904         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.759%), Route: 10.185ns(97.241%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.732      17.047         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.570                          
 clock uncertainty                                      -0.150      17.420                          

 Recovery time                                          -0.617      16.803                          

 Data required time                                                 16.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.803                          
 Data arrival time                                                  14.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.062       4.430         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.289       4.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)     10.185      14.904         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_92/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.904         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.759%), Route: 10.185ns(97.241%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.732      17.047         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.570                          
 clock uncertainty                                      -0.150      17.420                          

 Recovery time                                          -0.617      16.803                          

 Data required time                                                 16.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.803                          
 Data arrival time                                                  14.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.047
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.062       4.430         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.289       4.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)     10.185      14.904         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_92/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.904         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.759%), Route: 10.185ns(97.241%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      11.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      11.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      15.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.732      17.047         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      17.570                          
 clock uncertainty                                      -0.150      17.420                          

 Recovery time                                          -0.617      16.803                          

 Data required time                                                 16.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.803                          
 Data arrival time                                                  14.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.465  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.556
  Launch Clock Delay      :  3.568
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723       3.568         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.229       3.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      0.769       4.566         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_132/RSCO                 td                    0.115       4.681 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.681         ntR359           
 CLMA_166_136/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.681         Logic Levels: 1  
                                                                                   Logic: 0.344ns(30.907%), Route: 0.769ns(69.093%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.090       8.556         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       8.033                          
 clock uncertainty                                       0.150       8.183                          

 Removal time                                            0.000       8.183                          

 Data required time                                                  8.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.183                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.465  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.556
  Launch Clock Delay      :  3.568
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723       3.568         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.229       3.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      0.769       4.566         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_132/RSCO                 td                    0.115       4.681 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.681         ntR359           
 CLMA_166_136/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.681         Logic Levels: 1  
                                                                                   Logic: 0.344ns(30.907%), Route: 0.769ns(69.093%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.090       8.556         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       8.033                          
 clock uncertainty                                       0.150       8.183                          

 Removal time                                            0.000       8.183                          

 Data required time                                                  8.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.183                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.465  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.556
  Launch Clock Delay      :  3.568
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.723       3.568         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.229       3.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      0.769       4.566         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_133/RSCO                 td                    0.115       4.681 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.681         ntR365           
 CLMS_166_137/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.681         Logic Levels: 1  
                                                                                   Logic: 0.344ns(30.907%), Route: 0.769ns(69.093%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.090       8.556         ntclkbufg_0      
 CLMS_166_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       8.033                          
 clock uncertainty                                       0.150       8.183                          

 Removal time                                            0.000       8.183                          

 Data required time                                                  8.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.183                          
 Data arrival time                                                   4.681                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.062       4.430         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.289       4.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      9.869      14.588         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.588         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.845%), Route: 9.869ns(97.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.296                          
 clock uncertainty                                      -0.150      24.146                          

 Recovery time                                          -0.617      23.529                          

 Data required time                                                 23.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.529                          
 Data arrival time                                                  14.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.062       4.430         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.289       4.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      9.869      14.588         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q/RS

 Data arrival time                                                  14.588         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.845%), Route: 9.869ns(97.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.750      24.296                          
 clock uncertainty                                      -0.150      24.146                          

 Recovery time                                          -0.617      23.529                          

 Data required time                                                 23.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.529                          
 Data arrival time                                                  14.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.546
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.062       4.430         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.289       4.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      9.869      14.588         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.588         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.845%), Route: 9.869ns(97.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      21.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      21.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701      23.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.296                          
 clock uncertainty                                      -0.150      24.146                          

 Recovery time                                          -0.617      23.529                          

 Data required time                                                 23.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.529                          
 Data arrival time                                                  14.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_182_73/Q0                    tco                   0.222       3.768 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.312       4.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.080         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.573%), Route: 0.312ns(58.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.401         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.570                          
 clock uncertainty                                       0.000       3.570                          

 Removal time                                           -0.220       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   4.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_182_73/Q0                    tco                   0.222       3.768 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.312       4.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.080         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.573%), Route: 0.312ns(58.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.401         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.570                          
 clock uncertainty                                       0.000       3.570                          

 Removal time                                           -0.220       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   4.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446       1.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_182_73/Q0                    tco                   0.222       3.768 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.312       4.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.080         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.573%), Route: 0.312ns(58.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.401         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.831       3.570                          
 clock uncertainty                                       0.000       3.570                          

 Removal time                                           -0.220       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   4.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.878
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.791

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.079       5.979         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.289       6.268 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.123       6.391         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.197       6.588 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       1.525       8.113         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_128/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.113         Logic Levels: 1  
                                                                                   Logic: 0.486ns(22.774%), Route: 1.648ns(77.226%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.769    1004.878         ntclkbufg_1      
 DRM_210_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.791    1005.669                          
 clock uncertainty                                      -0.050    1005.619                          

 Recovery time                                          -0.115    1005.504                          

 Data required time                                               1005.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.504                          
 Data arrival time                                                   8.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.828
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.079       5.979         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.289       6.268 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.123       6.391         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.197       6.588 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.992       7.580         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_68/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.580         Logic Levels: 1  
                                                                                   Logic: 0.486ns(30.356%), Route: 1.115ns(69.644%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.719    1004.828         ntclkbufg_1      
 CLMA_138_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         1.018    1005.846                          
 clock uncertainty                                      -0.050    1005.796                          

 Recovery time                                          -0.617    1005.179                          

 Data required time                                               1005.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.179                          
 Data arrival time                                                   7.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.828
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.079       5.979         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.289       6.268 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.123       6.391         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.197       6.588 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.992       7.580         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_68/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   7.580         Logic Levels: 1  
                                                                                   Logic: 0.486ns(30.356%), Route: 1.115ns(69.644%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063    1003.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1003.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.719    1004.828         ntclkbufg_1      
 CLMA_138_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         1.018    1005.846                          
 clock uncertainty                                      -0.050    1005.796                          

 Recovery time                                          -0.617    1005.179                          

 Data required time                                               1005.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.179                          
 Data arrival time                                                   7.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.740       4.849         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.222       5.071 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.156         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.156       5.312 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.335       5.647         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.647         Logic Levels: 1  
                                                                                   Logic: 0.378ns(47.368%), Route: 0.420ns(52.632%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.099       5.999         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.981                          
 clock uncertainty                                       0.000       4.981                          

 Removal time                                           -0.046       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.971
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.740       4.849         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.222       5.071 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.156         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.156       5.312 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.509       5.821         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_68/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.821         Logic Levels: 1  
                                                                                   Logic: 0.378ns(38.889%), Route: 0.594ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.071       5.971         ntclkbufg_1      
 DRM_142_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.018       4.953                          
 clock uncertainty                                       0.000       4.953                          

 Removal time                                           -0.046       4.907                          

 Data required time                                                  4.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.907                          
 Data arrival time                                                   5.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.958
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.063       3.109         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.109 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.740       4.849         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.222       5.071 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       5.156         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.163       5.319 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.474       5.793         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_72/RSCO                  td                    0.105       5.898 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.898         ntR187           
 CLMA_150_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.898         Logic Levels: 2  
                                                                                   Logic: 0.490ns(46.711%), Route: 0.559ns(53.289%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.469       3.900         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       3.900 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      2.058       5.958         ntclkbufg_1      
 CLMA_150_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.018       4.940                          
 clock uncertainty                                       0.000       4.940                          

 Removal time                                            0.000       4.940                          

 Data required time                                                  4.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.940                          
 Data arrival time                                                   5.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.119      58.585         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_129/Q0                   tco                   0.289      58.874 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.617      59.491         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_134_121/Y1                   td                    0.197      59.688 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       1.975      61.663         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  61.663         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.789%), Route: 2.592ns(84.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742      56.921         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.421      57.342                          
 clock uncertainty                                      -0.150      57.192                          

 Recovery time                                          -0.617      56.575                          

 Data required time                                                 56.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.575                          
 Data arrival time                                                  61.663                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.119      58.585         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_129/Q0                   tco                   0.289      58.874 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.617      59.491         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_134_121/Y1                   td                    0.197      59.688 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       1.975      61.663         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  61.663         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.789%), Route: 2.592ns(84.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742      56.921         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421      57.342                          
 clock uncertainty                                      -0.150      57.192                          

 Recovery time                                          -0.617      56.575                          

 Data required time                                                 56.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.575                          
 Data arrival time                                                  61.663                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103      51.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543      52.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      56.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.119      58.585         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_129/Q0                   tco                   0.289      58.874 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.617      59.491         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_134_121/Y1                   td                    0.197      59.688 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       1.217      60.905         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_154_61/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                  60.905         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.948%), Route: 1.834ns(79.052%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      54.733 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      55.179         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.179 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.694      56.873         ntclkbufg_2      
 CLMS_154_61/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.421      57.294                          
 clock uncertainty                                      -0.150      57.144                          

 Recovery time                                          -0.617      56.527                          

 Data required time                                                 56.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.527                          
 Data arrival time                                                  60.905                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  7.107
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.792      47.107         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_120/Q2                   tco                   0.224      47.331 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.312      47.643         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_121/Y3                   td                    0.162      47.805 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=83)       0.536      48.341         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_150_105/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  48.341         Logic Levels: 1  
                                                                                   Logic: 0.386ns(31.280%), Route: 0.848ns(68.720%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.098      44.469         ntclkbufg_2      
 CLMS_150_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.421      44.048                          
 clock uncertainty                                       0.150      44.198                          

 Removal time                                           -0.226      43.972                          

 Data required time                                                 43.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.972                          
 Data arrival time                                                  48.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  7.107
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.792      47.107         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_120/Q2                   tco                   0.224      47.331 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.312      47.643         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_121/Y3                   td                    0.162      47.805 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=83)       0.536      48.341         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_150_104/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                  48.341         Logic Levels: 1  
                                                                                   Logic: 0.386ns(31.280%), Route: 0.848ns(68.720%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.098      44.469         ntclkbufg_2      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      44.048                          
 clock uncertainty                                       0.150      44.198                          

 Removal time                                           -0.226      43.972                          

 Data required time                                                 43.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.972                          
 Data arrival time                                                  48.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  7.107
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N61             
 PLL_122_55/CLK_OUT2               td                    0.098      41.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.446      41.845         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.718         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.841 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.351         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.600 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.600         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.600 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.315         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      45.315 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.792      47.107         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_120/Q2                   tco                   0.224      47.331 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.312      47.643         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_121/Y3                   td                    0.162      47.805 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=83)       0.536      48.341         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_150_104/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                  48.341         Logic Levels: 1  
                                                                                   Logic: 0.386ns(31.280%), Route: 0.848ns(68.720%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107      41.828 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      42.371         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.371 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.098      44.469         ntclkbufg_2      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      44.048                          
 clock uncertainty                                       0.150      44.198                          

 Removal time                                           -0.226      43.972                          

 Data required time                                                 43.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.972                          
 Data arrival time                                                  48.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.289       4.742 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.768       5.510         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_162_29/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.510         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.342%), Route: 0.768ns(72.658%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.732      16.912         ntclkbufg_2      
 CLMS_162_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.664                          
 clock uncertainty                                      -0.150      17.514                          

 Recovery time                                          -0.617      16.897                          

 Data required time                                                 16.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.897                          
 Data arrival time                                                   5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.289       4.742 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.742       5.484         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.484         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.031%), Route: 0.742ns(71.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.774      16.954         ntclkbufg_2      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.706                          
 clock uncertainty                                      -0.150      17.556                          

 Recovery time                                          -0.617      16.939                          

 Data required time                                                 16.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.939                          
 Data arrival time                                                   5.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  4.453
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.081       4.453         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.289       4.742 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.742       5.484         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.484         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.031%), Route: 0.742ns(71.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.774      16.954         ntclkbufg_2      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.706                          
 clock uncertainty                                      -0.150      17.556                          

 Recovery time                                          -0.617      16.939                          

 Data required time                                                 16.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.939                          
 Data arrival time                                                   5.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.327       4.140         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   4.140         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.653%), Route: 0.327ns(59.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.327       4.140         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.140         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.653%), Route: 0.327ns(59.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.090       4.462         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.710                          
 clock uncertainty                                       0.000       3.710                          

 Removal time                                           -0.220       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.589
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N61             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.742       3.589         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.224       3.813 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.328       4.141         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.141         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.580%), Route: 0.328ns(59.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.083       4.455         ntclkbufg_2      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.703                          
 clock uncertainty                                       0.000       3.703                          

 Removal time                                           -0.220       3.483                          

 Data required time                                                  3.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.483                          
 Data arrival time                                                   4.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.658                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N61             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.543       2.368         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.598         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.727 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.282         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.630 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.630         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.630 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.466         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       6.466 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     2.127       8.593         ntclkbufg_0      
 CLMA_218_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_218_132/Q2                   tco                   0.289       8.882 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.010       9.892         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_192/Y0                   td                    0.341      10.233 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.853      11.086         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.225 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.225         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.344 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.385         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.385         Logic Levels: 3  
                                                                                   Logic: 3.888ns(67.127%), Route: 1.904ns(32.873%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N61             
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.487 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.153       4.640         ntclkbufg_3      
 IOL_231_6/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.547       5.187 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.187         u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    3.056       8.243 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       8.299         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   8.299         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.470%), Route: 0.056ns(1.530%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N61             
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.487 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.146       4.633         ntclkbufg_3      
 IOL_223_5/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.547       5.180 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.180         u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    3.056       8.236 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       8.298         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.298         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.308%), Route: 0.062ns(1.692%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.070       0.070         nt_mem_dq[13]    
 IOBS_244_48/DIN                   td                    0.461       0.531 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.531         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_49/RX_DATA_DD             td                    0.461       0.992 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.287       1.279         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_238_48/Y1                    td                    0.156       1.435 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.084       1.519         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44828
 CLMS_238_49/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.519         Logic Levels: 3  
                                                                                   Logic: 1.078ns(70.968%), Route: 0.441ns(29.032%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.461       0.499 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.461       0.960 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.244         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_89/Y1                    td                    0.156       1.400 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.216       1.616         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44735
 CLMS_238_93/C2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.616         Logic Levels: 3  
                                                                                   Logic: 1.078ns(66.708%), Route: 0.538ns(33.292%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data[5] (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T2                                                      0.000       0.000 r       cam_data[5] (port)
                                   net (fanout=1)        0.069       0.069         cam_data[5]      
 IOBS_0_48/DIN                     td                    0.913       0.982 r       cam_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.982         cam_data_ibuf[5]/ntD
 IOL_7_49/RX_DATA_DD               td                    0.082       1.064 r       cam_data_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        0.947       2.011         nt_cam_data[5]   
 CLMA_82_48/M2                                                             r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/D

 Data arrival time                                                   2.011         Logic Levels: 2  
                                                                                   Logic: 0.995ns(49.478%), Route: 1.016ns(50.522%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_154_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_154_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_154_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_166_89/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_166_89/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_166_89/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_img_binarization|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width  APM_86_52/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_86_52/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.102     500.000         0.898           Low Pulse Width   DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_210_148/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_192/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.337
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.117       5.007         ntclkbufg_0      
 CLMS_206_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_206_149/Q3                   tco                   0.220       5.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.288       5.515         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_214_152/Y2                   td                    0.381       5.896 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.754       6.650         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.251       6.901 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.901         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_222_100/Y3                   td                    0.387       7.288 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.166       7.454         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_222_104/COUT                 td                    0.391       7.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.845         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4980
 CLMA_222_108/Y0                   td                    0.206       8.051 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.075       8.126         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_222_108/Y2                   td                    0.379       8.505 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=28)       0.581       9.086         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11837
 CLMA_238_76/Y1                    td                    0.359       9.445 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[4]/gateop_perm/Z
                                   net (fanout=1)        0.285       9.730         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11911
 CLMS_238_77/A1                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   9.730         Logic Levels: 6  
                                                                                   Logic: 2.574ns(54.499%), Route: 2.149ns(45.501%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.002      14.337         ntclkbufg_0      
 CLMS_238_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.892                          
 clock uncertainty                                      -0.150      14.742                          

 Setup time                                             -0.191      14.551                          

 Data required time                                                 14.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.551                          
 Data arrival time                                                   9.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.332
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.117       5.007         ntclkbufg_0      
 CLMS_206_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_206_149/Q3                   tco                   0.220       5.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.288       5.515         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_214_152/Y2                   td                    0.381       5.896 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.753       6.649         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
 CLMA_222_100/Y1                   td                    0.244       6.893 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=3)        0.259       7.152         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.368       7.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.520         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4978
 CLMA_222_104/Y3                   td                    0.387       7.907 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Y1
                                   net (fanout=4)        0.163       8.070         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [3]
 CLMA_222_108/Y1                   td                    0.244       8.314 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.870       9.184         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11906
 CLMS_238_73/Y1                    td                    0.360       9.544 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[4]/gateop/F
                                   net (fanout=2)        0.160       9.704         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11935
 CLMA_238_72/B1                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   9.704         Logic Levels: 5  
                                                                                   Logic: 2.204ns(46.924%), Route: 2.493ns(53.076%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.997      14.332         ntclkbufg_0      
 CLMA_238_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.887                          
 clock uncertainty                                      -0.150      14.737                          

 Setup time                                             -0.170      14.567                          

 Data required time                                                 14.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.567                          
 Data arrival time                                                   9.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.332
  Launch Clock Delay      :  5.007
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.117       5.007         ntclkbufg_0      
 CLMS_206_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_206_149/Q3                   tco                   0.220       5.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.288       5.515         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_214_152/Y2                   td                    0.381       5.896 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.753       6.649         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_cl [0]
 CLMA_222_100/Y1                   td                    0.244       6.893 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=3)        0.259       7.152         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.368       7.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.520         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4978
 CLMA_222_104/Y3                   td                    0.387       7.907 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Y1
                                   net (fanout=4)        0.163       8.070         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [3]
 CLMA_222_108/Y1                   td                    0.244       8.314 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_10/gateop_perm/Z
                                   net (fanout=20)       0.628       8.942         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11906
 CLMS_234_73/Y3                    td                    0.360       9.302 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/gateop/F
                                   net (fanout=1)        0.259       9.561         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11968
 CLMA_238_72/A2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                   9.561         Logic Levels: 5  
                                                                                   Logic: 2.204ns(48.397%), Route: 2.350ns(51.603%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.997      14.332         ntclkbufg_0      
 CLMA_238_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.555      14.887                          
 clock uncertainty                                      -0.150      14.737                          

 Setup time                                             -0.305      14.432                          

 Data required time                                                 14.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.432                          
 Data arrival time                                                   9.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM3
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.023
  Launch Clock Delay      :  4.339
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.004       4.339         ntclkbufg_0      
 CLMA_150_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_150_136/Q1                   tco                   0.180       4.519 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       4.759         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_150_129/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM3

 Data arrival time                                                   4.759         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.857%), Route: 0.240ns(57.143%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.133       5.023         ntclkbufg_0      
 CLMS_150_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.660       4.363                          
 clock uncertainty                                       0.000       4.363                          

 Hold time                                               0.293       4.656                          

 Data required time                                                  4.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.656                          
 Data arrival time                                                   4.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.023
  Launch Clock Delay      :  4.339
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.004       4.339         ntclkbufg_0      
 CLMA_150_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMA_150_136/Q1                   tco                   0.180       4.519 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       4.759         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_150_129/M3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM3

 Data arrival time                                                   4.759         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.857%), Route: 0.240ns(57.143%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.133       5.023         ntclkbufg_0      
 CLMS_150_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.660       4.363                          
 clock uncertainty                                       0.000       4.363                          

 Hold time                                               0.293       4.656                          

 Data required time                                                  4.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.656                          
 Data arrival time                                                   4.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.301
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.966       4.301         ntclkbufg_0      
 CLMA_154_168/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_154_168/Q0                   tco                   0.179       4.480 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.266       4.746         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_166_173/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WADM0

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.225%), Route: 0.266ns(59.775%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.071       4.961         ntclkbufg_0      
 CLMS_166_173/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_8/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.342                          
 clock uncertainty                                       0.000       4.342                          

 Hold time                                               0.293       4.635                          

 Data required time                                                  4.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.635                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  2.718
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.105      29.384         ntclkbufg_2      
 CLMA_130_76/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK

 CLMA_130_76/Q0                    tco                   0.221      29.605 f       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.256      29.861         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_130_73/Y2                    td                    0.381      30.242 f       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        6.631      36.873         u_hdmi_top/u_video_driver/_N40156
 CLMA_130_73/A2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  36.873         Logic Levels: 1  
                                                                                   Logic: 0.602ns(8.038%), Route: 6.887ns(91.962%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.981      34.316         ntclkbufg_0      
 CLMA_130_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      34.588                          
 clock uncertainty                                      -0.150      34.438                          

 Setup time                                             -0.305      34.133                          

 Data required time                                                 34.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.133                          
 Data arrival time                                                  36.873                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.882  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.339
  Launch Clock Delay      :  2.729
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.116      29.395         ntclkbufg_2      
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_154_104/Q0                   tco                   0.221      29.616 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.196      31.812         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMA_74_24/Y6CD                   td                    0.103      31.915 f       CLKROUTE_44/Z    
                                   net (fanout=1)        0.172      32.087         ntR1259          
 CLMA_74_29/Y6CD                   td                    0.103      32.190 f       CLKROUTE_43/Z    
                                   net (fanout=1)        2.324      34.514         ntR1258          
 CLMA_74_29/Y6AB                   td                    0.101      34.615 f       CLKROUTE_42/Z    
                                   net (fanout=1)        1.991      36.606         ntR1257          
 CLMS_150_109/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                  36.606         Logic Levels: 3  
                                                                                   Logic: 0.528ns(7.322%), Route: 6.683ns(92.678%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.004      34.339         ntclkbufg_0      
 CLMS_150_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                         0.272      34.611                          
 clock uncertainty                                      -0.150      34.461                          

 Setup time                                             -0.068      34.393                          

 Data required time                                                 34.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.393                          
 Data arrival time                                                  36.606                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.878  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  2.719
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.106      29.385         ntclkbufg_2      
 CLMA_150_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_150_92/Q2                    tco                   0.223      29.608 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.414      31.022         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMS_226_13/Y6CD                  td                    0.103      31.125 f       CLKROUTE_16/Z    
                                   net (fanout=1)        0.469      31.594         ntR1231          
 CLMA_226_16/Y6CD                  td                    0.103      31.697 f       CLKROUTE_15/Z    
                                   net (fanout=1)        0.172      31.869         ntR1230          
 CLMS_222_17/Y6CD                  td                    0.103      31.972 f       CLKROUTE_14/Z    
                                   net (fanout=1)        0.499      32.471         ntR1229          
 CLMA_230_20/Y6CD                  td                    0.103      32.574 f       CLKROUTE_13/Z    
                                   net (fanout=1)        0.283      32.857         ntR1228          
 CLMA_230_17/Y6CD                  td                    0.103      32.960 f       CLKROUTE_12/Z    
                                   net (fanout=1)        1.089      34.049         ntR1227          
 CLMA_226_24/Y6CD                  td                    0.103      34.152 f       CLKROUTE_11/Z    
                                   net (fanout=1)        0.172      34.324         ntR1226          
 CLMA_230_28/Y6CD                  td                    0.103      34.427 f       CLKROUTE_10/Z    
                                   net (fanout=1)        2.156      36.583         ntR1225          
 CLMA_146_93/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  36.583         Logic Levels: 7  
                                                                                   Logic: 0.944ns(13.115%), Route: 6.254ns(86.885%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      31.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      31.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      33.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.990      34.325         ntclkbufg_0      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.272      34.597                          
 clock uncertainty                                      -0.150      34.447                          

 Setup time                                             -0.068      34.379                          

 Data required time                                                 34.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.379                          
 Data arrival time                                                  36.583                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.999
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.995       2.302         ntclkbufg_2      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q2                   tco                   0.183       2.485 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215       2.700         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_146_93/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   2.700         Logic Levels: 0  
                                                                                   Logic: 0.183ns(45.980%), Route: 0.215ns(54.020%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.109       4.999         ntclkbufg_0      
 CLMA_146_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272       4.727                          
 clock uncertainty                                       0.150       4.877                          

 Hold time                                              -0.011       4.866                          

 Data required time                                                  4.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.866                          
 Data arrival time                                                   2.700                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.991
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.977       2.284         ntclkbufg_2      
 CLMA_130_68/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMA_130_68/Q3                    tco                   0.182       2.466 r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q1
                                   net (fanout=5)        1.487       3.953         u_hdmi_top/u_video_driver/cnt_v [4]
 CLMA_82_152/Y6AB                  td                    0.092       4.045 r       CLKROUTE_63/Z    
                                   net (fanout=1)        0.133       4.178         ntR1278          
 CLMA_78_152/Y6AB                  td                    0.092       4.270 r       CLKROUTE_62/Z    
                                   net (fanout=1)        0.152       4.422         ntR1277          
 CLMA_62_153/Y6AB                  td                    0.092       4.514 r       CLKROUTE_61/Z    
                                   net (fanout=1)        0.619       5.133         ntR1276          
 CLMA_50_128/Y6CD                  td                    0.093       5.226 r       CLKROUTE_60/Z    
                                   net (fanout=1)        0.152       5.378         ntR1275          
 CLMA_50_144/Y6CD                  td                    0.093       5.471 r       CLKROUTE_59/Z    
                                   net (fanout=1)        0.302       5.773         ntR1274          
 CLMA_50_148/Y6CD                  td                    0.093       5.866 r       CLKROUTE_58/Z    
                                   net (fanout=1)        0.133       5.999         ntR1273          
 CLMA_50_152/Y6CD                  td                    0.093       6.092 r       CLKROUTE_57/Z    
                                   net (fanout=1)        1.493       7.585         ntR1272          
 CLMA_130_73/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.585         Logic Levels: 7  
                                                                                   Logic: 0.830ns(15.657%), Route: 4.471ns(84.343%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.101       4.991         ntclkbufg_0      
 CLMA_130_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       4.719                          
 clock uncertainty                                       0.150       4.869                          

 Hold time                                              -0.039       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   7.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.991
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.977       2.284         ntclkbufg_2      
 CLMA_130_68/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMA_130_68/Q1                    tco                   0.184       2.468 r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.140       2.608         u_hdmi_top/u_video_driver/cnt_v [2]
 CLMA_130_73/Y1                    td                    0.131       2.739 r       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        4.834       7.573         u_hdmi_top/u_video_driver/_N1788
 CLMA_130_73/A0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.573         Logic Levels: 1  
                                                                                   Logic: 0.315ns(5.956%), Route: 4.974ns(94.044%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.101       4.991         ntclkbufg_0      
 CLMA_130_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       4.719                          
 clock uncertainty                                       0.150       4.869                          

 Hold time                                              -0.077       4.792                          

 Data required time                                                  4.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.792                          
 Data arrival time                                                   7.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.997
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.523         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       3.573 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       3.813         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.813 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.978 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.252         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.452 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.497         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.022                          
 clock uncertainty                                      -0.150       5.872                          

 Setup time                                             -0.105       5.767                          

 Data required time                                                  5.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.767                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.526
  Launch Clock Delay      :  2.989
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.989         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.328 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.328         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.526         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       3.001                          
 clock uncertainty                                       0.000       3.001                          

 Hold time                                              -0.053       2.948                          

 Data required time                                                  2.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.948                          
 Data arrival time                                                   3.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q2                    tco                   0.223       2.913 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       3.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_178_76/Y2                    td                    0.381       3.550 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.303       3.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44780
 CLMS_178_57/Y1                    td                    0.162       4.015 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=2)        0.280       4.295         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44783
 CLMA_178_68/Y1                    td                    0.222       4.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.083       4.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_178_68/Y2                    td                    0.162       4.762 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.161       4.923         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_178_72/CECO                  td                    0.141       5.064 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.064         ntR710           
 CLMA_178_76/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.064         Logic Levels: 5  
                                                                                   Logic: 1.291ns(54.381%), Route: 1.083ns(45.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.953      22.266         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.636                          
 clock uncertainty                                      -0.150      22.486                          

 Setup time                                             -0.563      21.923                          

 Data required time                                                 21.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.923                          
 Data arrival time                                                   5.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.266
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q2                    tco                   0.223       2.913 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       3.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_178_76/Y2                    td                    0.381       3.550 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.303       3.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44780
 CLMS_178_57/Y1                    td                    0.162       4.015 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=2)        0.280       4.295         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44783
 CLMA_178_68/Y1                    td                    0.222       4.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.083       4.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_178_68/Y2                    td                    0.162       4.762 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.161       4.923         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_178_72/CECO                  td                    0.141       5.064 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.064         ntR710           
 CLMA_178_76/CECI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.064         Logic Levels: 5  
                                                                                   Logic: 1.291ns(54.381%), Route: 1.083ns(45.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.953      22.266         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.636                          
 clock uncertainty                                      -0.150      22.486                          

 Setup time                                             -0.563      21.923                          

 Data required time                                                 21.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.923                          
 Data arrival time                                                   5.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.252
  Launch Clock Delay      :  2.690
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       2.690         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_72/Q2                    tco                   0.223       2.913 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       3.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [16]
 CLMA_178_76/Y2                    td                    0.381       3.550 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.303       3.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44780
 CLMS_178_57/Y1                    td                    0.162       4.015 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=2)        0.280       4.295         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44783
 CLMA_178_68/Y1                    td                    0.222       4.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.083       4.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_178_68/Y2                    td                    0.150       4.750 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.269       5.019         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_182_60/CE                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q/CE

 Data arrival time                                                   5.019         Logic Levels: 4  
                                                                                   Logic: 1.138ns(48.862%), Route: 1.191ns(51.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.939      22.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.396      22.648                          
 clock uncertainty                                      -0.150      22.498                          

 Setup time                                             -0.476      22.022                          

 Data required time                                                 22.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.022                          
 Data arrival time                                                   5.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.677
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.939       2.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK

 CLMS_182_61/Q2                    tco                   0.180       2.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.060       2.492         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/dll_update_ack_rst_ctrl
 CLMS_182_61/CD                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   2.492         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.058       2.677         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.424       2.253                          
 clock uncertainty                                       0.000       2.253                          

 Hold time                                               0.040       2.293                          

 Data required time                                                  2.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.293                          
 Data arrival time                                                   2.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.324
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.313 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        1.011       2.324         ntR1279          
 CLMA_130_101/CLK                                                          r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_130_101/Q3                   tco                   0.178       2.502 f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       2.561         u_ov5640_dri/u_i2c_dri/clk_cnt [3]
 CLMA_130_101/D4                                                           f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.561         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_118/CLK_USCM              td                    0.000       1.619 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        1.131       2.750         ntR1279          
 CLMA_130_101/CLK                                                          r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.426       2.324                          
 clock uncertainty                                       0.000       2.324                          

 Hold time                                              -0.028       2.296                          

 Data required time                                                  2.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.296                          
 Data arrival time                                                   2.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  2.261
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948       2.261         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_68/Q0                    tco                   0.179       2.440 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       2.501         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_182_68/B4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.501         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.262                          
 clock uncertainty                                       0.000       2.262                          

 Hold time                                              -0.029       2.233                          

 Data required time                                                  2.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.233                          
 Data arrival time                                                   2.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  5.061
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.171      15.061         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_234_124/Q3                   tco                   0.220      15.281 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.064      16.345         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_73/Y2                    td                    0.162      16.507 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.152      16.659         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_73/Y1                    td                    0.162      16.821 r       _N6601_inv/gateop_perm/Z
                                   net (fanout=8)        0.269      17.090         _N6601           
                                   td                    0.365      17.455 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.455         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_194_68/COUT                  td                    0.044      17.499 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
                                   td                    0.044      17.543 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.543         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5002
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.543         Logic Levels: 3  
                                                                                   Logic: 0.997ns(40.169%), Route: 1.485ns(59.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962      22.275         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.581                          
 clock uncertainty                                      -0.150      22.431                          

 Setup time                                             -0.128      22.303                          

 Data required time                                                 22.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.303                          
 Data arrival time                                                  17.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  5.061
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.171      15.061         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_234_124/Q3                   tco                   0.220      15.281 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.064      16.345         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_73/Y2                    td                    0.162      16.507 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.152      16.659         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_73/Y1                    td                    0.162      16.821 r       _N6601_inv/gateop_perm/Z
                                   net (fanout=8)        0.269      17.090         _N6601           
                                   td                    0.365      17.455 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.455         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
 CLMA_194_68/COUT                  td                    0.044      17.499 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.499         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
 CLMA_194_72/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.499         Logic Levels: 3  
                                                                                   Logic: 0.953ns(39.089%), Route: 1.485ns(60.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962      22.275         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.581                          
 clock uncertainty                                      -0.150      22.431                          

 Setup time                                             -0.132      22.299                          

 Data required time                                                 22.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.299                          
 Data arrival time                                                  17.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.270
  Launch Clock Delay      :  5.061
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      11.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      11.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.171      15.061         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_234_124/Q3                   tco                   0.220      15.281 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.064      16.345         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_186_73/Y2                    td                    0.162      16.507 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.152      16.659         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_73/Y1                    td                    0.162      16.821 r       _N6601_inv/gateop_perm/Z
                                   net (fanout=8)        0.269      17.090         _N6601           
                                   td                    0.353      17.443 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.443         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4998
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.443         Logic Levels: 2  
                                                                                   Logic: 0.897ns(37.657%), Route: 1.485ns(62.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.957      22.270         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.576                          
 clock uncertainty                                      -0.150      22.426                          

 Setup time                                             -0.128      22.298                          

 Data required time                                                 22.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.298                          
 Data arrival time                                                  17.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.936  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  4.329
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.994      24.329         ntclkbufg_0      
 CLMA_218_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_85/Q0                    tco                   0.182      24.511 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.342      24.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_198_68/D1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  24.853         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.733%), Route: 0.342ns(65.267%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.080      22.699         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.393                          
 clock uncertainty                                       0.150      22.543                          

 Hold time                                              -0.083      22.460                          

 Data required time                                                 22.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.460                          
 Data arrival time                                                  24.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.936  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  4.329
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.994      24.329         ntclkbufg_0      
 CLMA_218_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_85/Q0                    tco                   0.182      24.511 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.406      24.917         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_198_68/C1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  24.917         Logic Levels: 0  
                                                                                   Logic: 0.182ns(30.952%), Route: 0.406ns(69.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.080      22.699         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.393                          
 clock uncertainty                                       0.150      22.543                          

 Hold time                                              -0.094      22.449                          

 Data required time                                                 22.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.449                          
 Data arrival time                                                  24.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.468                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.936  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  4.329
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      23.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.994      24.329         ntclkbufg_0      
 CLMA_218_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_218_85/Q0                    tco                   0.182      24.511 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.342      24.853         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_198_68/B3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  24.853         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.733%), Route: 0.342ns(65.267%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      21.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      21.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.080      22.699         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.393                          
 clock uncertainty                                       0.150      22.543                          

 Hold time                                              -0.189      22.354                          

 Data required time                                                 22.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.354                          
 Data arrival time                                                  24.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.223       2.940 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.727       3.667         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_158_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.667         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.474%), Route: 0.727ns(76.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.002       4.971         ntclkbufg_3      
 CLMA_158_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.341                          
 clock uncertainty                                      -0.150       5.191                          

 Setup time                                             -0.308       4.883                          

 Data required time                                                  4.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.883                          
 Data arrival time                                                   3.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.216                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.223       2.940 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.678       3.618         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_166_8/A2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.618         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.750%), Route: 0.678ns(75.250%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995       4.964         ntclkbufg_3      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.334                          
 clock uncertainty                                      -0.150       5.184                          

 Setup time                                             -0.305       4.879                          

 Data required time                                                  4.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.879                          
 Data arrival time                                                   3.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q2                     tco                   0.223       2.940 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.698       3.638         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_162_8/D2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.638         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.213%), Route: 0.698ns(75.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.969 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999       4.968         ntclkbufg_3      
 CLMA_162_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.338                          
 clock uncertainty                                      -0.150       5.188                          

 Setup time                                             -0.284       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   3.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  2.318
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.015       2.318         ntclkbufg_3      
 CLMA_206_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q/CLK

 CLMA_206_8/Q0                     tco                   0.179       2.497 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[1]/opit_0_L5Q/Q
                                   net (fanout=13)       0.062       2.559         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [1]
 CLMS_206_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.559         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.135       2.744         ntclkbufg_3      
 CLMS_206_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.411       2.333                          
 clock uncertainty                                       0.000       2.333                          

 Hold time                                              -0.029       2.304                          

 Data required time                                                  2.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.304                          
 Data arrival time                                                   2.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999       2.302         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.179       2.481 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.066       2.547         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [0]
 CLMA_186_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.547         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.317                          
 clock uncertainty                                       0.000       2.317                          

 Hold time                                              -0.029       2.288                          

 Data required time                                                  2.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.288                          
 Data arrival time                                                   2.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.303 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989       2.292         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_174_8/Q1                     tco                   0.180       2.472 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.068       2.540         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [0]
 CLMA_174_9/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.540         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.581%), Route: 0.068ns(27.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.108       2.717         ntclkbufg_3      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.307                          
 clock uncertainty                                       0.000       2.307                          

 Hold time                                              -0.028       2.279                          

 Data required time                                                  2.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.279                          
 Data arrival time                                                   2.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103      29.382         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.223      29.605 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.480      30.085         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_8/C3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                  30.085         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.721%), Route: 0.480ns(68.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.989      31.618         ntclkbufg_3      
 CLMA_174_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.890                          
 clock uncertainty                                      -0.150      31.740                          

 Setup time                                             -0.308      31.432                          

 Data required time                                                 31.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.432                          
 Data arrival time                                                  30.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103      29.382         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.223      29.605 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.535      30.140         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_206_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.140         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.420%), Route: 0.535ns(70.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.015      31.644         ntclkbufg_3      
 CLMS_206_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.916                          
 clock uncertainty                                      -0.150      31.766                          

 Setup time                                             -0.270      31.496                          

 Data required time                                                 31.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.496                          
 Data arrival time                                                  30.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103      29.382         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.223      29.605 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.535      30.140         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_206_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.140         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.420%), Route: 0.535ns(70.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N61             
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.629 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.015      31.644         ntclkbufg_3      
 CLMS_206_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.916                          
 clock uncertainty                                      -0.150      31.766                          

 Setup time                                             -0.270      31.496                          

 Data required time                                                 31.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.496                          
 Data arrival time                                                  30.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.995       2.302         ntclkbufg_2      
 CLMS_166_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[5]/opit_0_L5Q_perm/CLK

 CLMS_166_9/Q0                     tco                   0.182       2.484 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.238       2.722         u_hdmi_top/u_rgb2dvi_0/blue_10bit [5]
 CLMA_182_8/A1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.722         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.333%), Route: 0.238ns(56.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.452                          
 clock uncertainty                                       0.150       2.602                          

 Hold time                                              -0.093       2.509                          

 Data required time                                                  2.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.509                          
 Data arrival time                                                   2.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.312
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.005       2.312         ntclkbufg_2      
 CLMS_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK

 CLMS_194_9/Q3                     tco                   0.182       2.494 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.238       2.732         u_hdmi_top/u_rgb2dvi_0/red_10bit [2]
 CLMS_182_9/B1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.732         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.333%), Route: 0.238ns(56.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.452                          
 clock uncertainty                                       0.150       2.602                          

 Hold time                                              -0.084       2.518                          

 Data required time                                                  2.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.518                          
 Data arrival time                                                   2.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.309       2.783         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_9/A4                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.783         Logic Levels: 0  
                                                                                   Logic: 0.184ns(37.323%), Route: 0.309ns(62.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.609 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.455                          
 clock uncertainty                                       0.150       2.605                          

 Hold time                                              -0.039       2.566                          

 Data required time                                                  2.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.566                          
 Data arrival time                                                   2.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.069
  Launch Clock Delay      :  3.628
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.086       3.628         ntclkbufg_1      
 CLMA_94_68/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_94_68/Q0                     tco                   0.221       3.849 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.548       4.397         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_74_53/Y1                     td                    0.244       4.641 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.255       4.896         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_49/Y3                     td                    0.151       5.047 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.255       5.302         u_vip/u_rgb2ycbcr/_N5612
 CLMA_82_48/Y3                     td                    0.222       5.524 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.265       5.789         u_vip/u_rgb2ycbcr/_N5616
 CLMA_74_53/Y3                     td                    0.360       6.149 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.356       6.505         u_vip/u_rgb2ycbcr/_N5620
 CLMS_78_61/Y2                     td                    0.162       6.667 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.247       6.914         u_vip/u_rgb2ycbcr/_N5627
 CLMS_82_57/COUT                   td                    0.397       7.311 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.311         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.044       7.355 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.355         u_vip/u_rgb2ycbcr/_N5577
 CLMS_82_61/COUT                   td                    0.044       7.399 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.399         u_vip/u_rgb2ycbcr/_N5579
 CLMS_82_69/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin

 Data arrival time                                                   7.399         Logic Levels: 7  
                                                                                   Logic: 1.845ns(48.926%), Route: 1.926ns(51.074%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.957    1003.069         ntclkbufg_1      
 CLMS_82_69/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/CLK
 clock pessimism                                         0.494    1003.563                          
 clock uncertainty                                      -0.050    1003.513                          

 Setup time                                             -0.132    1003.381                          

 Data required time                                               1003.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.381                          
 Data arrival time                                                   7.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.628
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.086       3.628         ntclkbufg_1      
 CLMA_94_68/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_94_68/Q0                     tco                   0.221       3.849 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.548       4.397         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_74_53/Y1                     td                    0.244       4.641 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.255       4.896         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_49/Y3                     td                    0.151       5.047 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.255       5.302         u_vip/u_rgb2ycbcr/_N5612
 CLMA_82_48/Y3                     td                    0.222       5.524 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.265       5.789         u_vip/u_rgb2ycbcr/_N5616
 CLMA_74_53/Y3                     td                    0.360       6.149 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.356       6.505         u_vip/u_rgb2ycbcr/_N5620
 CLMS_78_61/Y2                     td                    0.162       6.667 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.247       6.914         u_vip/u_rgb2ycbcr/_N5627
 CLMS_82_57/COUT                   td                    0.397       7.311 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.311         u_vip/u_rgb2ycbcr/_N5575
                                   td                    0.044       7.355 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.355         u_vip/u_rgb2ycbcr/_N5577
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.355         Logic Levels: 6  
                                                                                   Logic: 1.801ns(48.323%), Route: 1.926ns(51.677%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.949    1003.061         ntclkbufg_1      
 CLMS_82_61/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.494    1003.555                          
 clock uncertainty                                      -0.050    1003.505                          

 Setup time                                             -0.128    1003.377                          

 Data required time                                               1003.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.377                          
 Data arrival time                                                   7.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.628
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.086       3.628         ntclkbufg_1      
 CLMA_94_68/CLK                                                            r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_94_68/Q0                     tco                   0.221       3.849 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.548       4.397         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMA_74_53/Y1                     td                    0.244       4.641 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.255       4.896         u_vip/u_rgb2ycbcr/_N5608
 CLMS_78_49/Y3                     td                    0.151       5.047 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.255       5.302         u_vip/u_rgb2ycbcr/_N5612
 CLMA_82_48/Y3                     td                    0.222       5.524 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.265       5.789         u_vip/u_rgb2ycbcr/_N5616
 CLMA_74_53/Y3                     td                    0.360       6.149 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.356       6.505         u_vip/u_rgb2ycbcr/_N5620
 CLMS_78_61/Y2                     td                    0.162       6.667 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.247       6.914         u_vip/u_rgb2ycbcr/_N5627
 CLMS_82_57/COUT                   td                    0.397       7.311 r       u_vip/u_rgb2ycbcr/rgb_r_m0[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.311         u_vip/u_rgb2ycbcr/_N5575
 CLMS_82_61/CIN                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.311         Logic Levels: 6  
                                                                                   Logic: 1.757ns(47.706%), Route: 1.926ns(52.294%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.949    1003.061         ntclkbufg_1      
 CLMS_82_61/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.494    1003.555                          
 clock uncertainty                                      -0.050    1003.505                          

 Setup time                                             -0.132    1003.373                          

 Data required time                                               1003.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.373                          
 Data arrival time                                                   7.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_A2Q21/CLK
Endpoint    : u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_A2Q21/I04
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  3.067
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.955       3.067         ntclkbufg_1      
 CLMA_90_61/CLK                                                            r       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_A2Q21/CLK

 CLMA_90_61/Q1                     tco                   0.180       3.247 f       u_vip/u_rgb2ycbcr/rgb_b_m0[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.059       3.306         u_vip/u_rgb2ycbcr/rgb_b_m0 [10]
 CLMA_90_60/C4                                                             f       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_A2Q21/I04

 Data arrival time                                                   3.306         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.074       3.616         ntclkbufg_1      
 CLMA_90_60/CLK                                                            r       u_vip/u_rgb2ycbcr/img_y0[11]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.534       3.082                          
 clock uncertainty                                       0.000       3.082                          

 Hold time                                              -0.028       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                   3.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[4]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.656
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.010       3.122         ntclkbufg_1      
 CLMS_110_149/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[4]/opit_0/CLK

 CLMS_110_149/Q0                   tco                   0.179       3.301 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[4]/opit_0/Q
                                   net (fanout=1)        0.233       3.534         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2 [4]
 DRM_106_148/DA0[4]                                                        f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                   3.534         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.447%), Route: 0.233ns(56.553%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.114       3.656         ntclkbufg_1      
 DRM_106_148/CLKA[0]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.162                          
 clock uncertainty                                       0.000       3.162                          

 Hold time                                               0.119       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[3]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.656
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.010       3.122         ntclkbufg_1      
 CLMS_110_149/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[3]/opit_0/CLK

 CLMS_110_149/Q1                   tco                   0.180       3.302 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2[3]/opit_0/Q
                                   net (fanout=1)        0.235       3.537         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2 [3]
 DRM_106_148/DA0[3]                                                        f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.537         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.373%), Route: 0.235ns(56.627%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.114       3.656         ntclkbufg_1      
 DRM_106_148/CLKA[0]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_0/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.162                          
 clock uncertainty                                       0.000       3.162                          

 Hold time                                               0.119       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.289
  Launch Clock Delay      :  2.718
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.105       2.718         ntclkbufg_2      
 CLMA_130_76/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK

 CLMA_130_76/Q0                    tco                   0.221       2.939 f       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.256       3.195         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_130_73/Y2                    td                    0.381       3.576 f       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        6.631      10.207         u_hdmi_top/u_video_driver/_N40156
 CLMA_130_73/Y0                    td                    0.378      10.585 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.870      11.455         video_vs         
 CLMS_166_21/M1                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  11.455         Logic Levels: 2  
                                                                                   Logic: 0.980ns(11.217%), Route: 7.757ns(88.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.982      15.622         ntclkbufg_2      
 CLMS_166_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      15.992                          
 clock uncertainty                                      -0.150      15.842                          

 Setup time                                             -0.068      15.774                          

 Data required time                                                 15.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.774                          
 Data arrival time                                                  11.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.740
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.127       2.740         ntclkbufg_2      
 CLMA_202_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_202_13/Q0                    tco                   0.221       2.961 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.363       3.324         u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m [1]
 CLMA_198_16/Y1                    td                    0.442       3.766 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.255       4.021         _N11             
 CLMA_198_20/Y0                    td                    0.162       4.183 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.160       4.343         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_198_16/Y2                    td                    0.379       4.722 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.161       4.883         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMS_198_17/Y1                    td                    0.151       5.034 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.257       5.291         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.365       5.656 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.656         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMA_202_20/Y2                    td                    0.202       5.858 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.462       6.320         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [2]
 CLMA_202_21/COUT                  td                    0.387       6.707 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.707         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_202_25/Y0                    td                    0.206       6.913 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.250       7.163         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_198_24/A4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.163         Logic Levels: 7  
                                                                                   Logic: 2.515ns(56.862%), Route: 1.908ns(43.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.991      15.631         ntclkbufg_2      
 CLMA_198_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.001                          
 clock uncertainty                                      -0.150      15.851                          

 Setup time                                             -0.079      15.772                          

 Data required time                                                 15.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.772                          
 Data arrival time                                                   7.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.740
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.127       2.740         ntclkbufg_2      
 CLMA_202_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_202_13/Q0                    tco                   0.221       2.961 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.363       3.324         u_hdmi_top/u_rgb2dvi_0/encoder_r/n1q_m [1]
 CLMA_198_16/Y1                    td                    0.442       3.766 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.255       4.021         _N11             
 CLMA_198_20/Y0                    td                    0.162       4.183 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.160       4.343         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_198_16/Y2                    td                    0.379       4.722 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.161       4.883         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMS_198_17/Y1                    td                    0.151       5.034 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.257       5.291         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.365       5.656 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.656         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMA_202_20/Y2                    td                    0.202       5.858 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.462       6.320         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [2]
 CLMA_202_21/Y3                    td                    0.528       6.848 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.160       7.008         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [3]
 CLMS_198_21/D4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.008         Logic Levels: 6  
                                                                                   Logic: 2.450ns(57.404%), Route: 1.818ns(42.596%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.995      15.635         ntclkbufg_2      
 CLMS_198_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.005                          
 clock uncertainty                                      -0.150      15.855                          

 Setup time                                             -0.092      15.763                          

 Data required time                                                 15.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.763                          
 Data arrival time                                                   7.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.732
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.000       2.307         ntclkbufg_2      
 CLMS_150_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK

 CLMS_150_105/Q0                   tco                   0.179       2.486 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.067       2.553         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [12]
 CLMA_150_104/B4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.553         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.764%), Route: 0.067ns(27.236%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.119       2.732         ntclkbufg_2      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.322                          
 clock uncertainty                                       0.000       2.322                          

 Hold time                                              -0.029       2.293                          

 Data required time                                                  2.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.293                          
 Data arrival time                                                   2.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.987       2.294         ntclkbufg_2      
 CLMA_150_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK

 CLMA_150_92/Q3                    tco                   0.182       2.476 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/Q
                                   net (fanout=1)        0.139       2.615         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
 CLMA_154_92/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/D

 Data arrival time                                                   2.615         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMA_154_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.370       2.346                          
 clock uncertainty                                       0.000       2.346                          

 Hold time                                              -0.011       2.335                          

 Data required time                                                  2.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.335                          
 Data arrival time                                                   2.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[7]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.740
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.007       2.314         ntclkbufg_2      
 CLMA_202_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[7]/opit_0_inv/CLK

 CLMA_202_12/Q1                    tco                   0.180       2.494 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[7]/opit_0_inv/Q
                                   net (fanout=4)        0.062       2.556         u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q [7]
 CLMA_202_13/C0                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.556         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.127       2.740         ntclkbufg_2      
 CLMA_202_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.411       2.329                          
 clock uncertainty                                       0.000       2.329                          

 Hold time                                              -0.077       2.252                          

 Data required time                                                  2.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.252                          
 Data arrival time                                                   2.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.134      55.024         ntclkbufg_0      
 CLMS_138_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMS_138_109/Q0                   tco                   0.221      55.245 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.490      55.735         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_146_96/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  55.735         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.083%), Route: 0.490ns(68.917%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994      55.633         ntclkbufg_2      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.272      55.905                          
 clock uncertainty                                      -0.150      55.755                          

 Setup time                                             -0.068      55.687                          

 Data required time                                                 55.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.687                          
 Data arrival time                                                  55.735                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.006
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.116      55.006         ntclkbufg_0      
 CLMS_138_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_138_93/Q2                    tco                   0.223      55.229 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.404      55.633         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_154_93/M2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  55.633         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.566%), Route: 0.404ns(64.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983      55.622         ntclkbufg_2      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.272      55.894                          
 clock uncertainty                                      -0.150      55.744                          

 Setup time                                             -0.068      55.676                          

 Data required time                                                 55.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.676                          
 Data arrival time                                                  55.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  4.999
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.109      54.999         ntclkbufg_0      
 CLMA_146_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_146_92/Q0                    tco                   0.221      55.220 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.378      55.598         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMA_150_92/M3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  55.598         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.895%), Route: 0.378ns(63.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.987      55.626         ntclkbufg_2      
 CLMA_150_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.272      55.898                          
 clock uncertainty                                      -0.150      55.748                          

 Setup time                                             -0.068      55.680                          

 Data required time                                                 55.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.680                          
 Data arrival time                                                  55.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.887  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.716
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.996      44.331         ntclkbufg_0      
 CLMS_138_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_138_93/Q1                    tco                   0.184      44.515 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.171      44.686         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_154_93/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  44.686         Logic Levels: 0  
                                                                                   Logic: 0.184ns(51.831%), Route: 0.171ns(48.169%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103      42.715         ntclkbufg_2      
 CLMS_154_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.272      42.443                          
 clock uncertainty                                       0.150      42.593                          

 Hold time                                              -0.011      42.582                          

 Data required time                                                 42.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.582                          
 Data arrival time                                                  44.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.883  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  4.338
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.003      44.338         ntclkbufg_0      
 CLMA_146_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_104/Q3                   tco                   0.182      44.520 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216      44.736         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_146_96/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  44.736         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.729%), Route: 0.216ns(54.271%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.114      42.726         ntclkbufg_2      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272      42.454                          
 clock uncertainty                                       0.150      42.604                          

 Hold time                                              -0.011      42.593                          

 Data required time                                                 42.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.593                          
 Data arrival time                                                  44.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  4.331
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.996      44.331         ntclkbufg_0      
 CLMS_138_93/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_138_93/Q3                    tco                   0.182      44.513 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.231      44.744         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_146_96/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  44.744         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.068%), Route: 0.231ns(55.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.114      42.726         ntclkbufg_2      
 CLMA_146_96/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.272      42.454                          
 clock uncertainty                                       0.150      42.604                          

 Hold time                                              -0.011      42.593                          

 Data required time                                                 42.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.593                          
 Data arrival time                                                  44.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.313
  Launch Clock Delay      :  4.960
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.070       4.960         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.224       5.184 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.649       5.833         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_80/RSCO                  td                    0.113       5.946 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.946         ntR401           
 CLMA_214_84/RSCO                  td                    0.113       6.059 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[105]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       6.059         ntR400           
 CLMA_214_88/RSCO                  td                    0.113       6.172 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.172         ntR399           
 CLMA_214_92/RSCO                  td                    0.113       6.285 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[97]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.285         ntR398           
 CLMA_214_96/RSCO                  td                    0.113       6.398 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[96]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.398         ntR397           
 CLMA_214_100/RSCO                 td                    0.113       6.511 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.511         ntR396           
 CLMA_214_104/RSCO                 td                    0.113       6.624 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.624         ntR395           
 CLMA_214_108/RSCO                 td                    0.113       6.737 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.737         ntR394           
 CLMA_214_112/RSCO                 td                    0.113       6.850 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.850         ntR393           
 CLMA_214_116/RSCO                 td                    0.113       6.963 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.963         ntR392           
 CLMA_214_120/RSCO                 td                    0.113       7.076 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.076         ntR391           
 CLMA_214_124/RSCO                 td                    0.113       7.189 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/update_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.189         ntR390           
 CLMA_214_128/RSCO                 td                    0.113       7.302 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.302         ntR389           
 CLMA_214_132/RSCO                 td                    0.113       7.415 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.415         ntR388           
 CLMA_214_136/RSCO                 td                    0.113       7.528 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.528         ntR387           
 CLMA_214_140/RSCO                 td                    0.113       7.641 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q/RSOUT
                                   net (fanout=6)        0.000       7.641         ntR386           
 CLMA_214_144/RSCO                 td                    0.113       7.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.754         ntR385           
 CLMA_214_148/RSCO                 td                    0.113       7.867 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.867         ntR384           
 CLMA_214_152/RSCO                 td                    0.113       7.980 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.980         ntR383           
 CLMA_214_156/RSCO                 td                    0.113       8.093 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.093         ntR382           
 CLMA_214_160/RSCO                 td                    0.113       8.206 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.206         ntR381           
 CLMA_214_164/RSCO                 td                    0.113       8.319 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.319         ntR380           
 CLMA_214_168/RSCO                 td                    0.113       8.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.432         ntR379           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.432         Logic Levels: 23 
                                                                                   Logic: 2.823ns(81.308%), Route: 0.649ns(18.692%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.978      14.313         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.868                          
 clock uncertainty                                      -0.150      14.718                          

 Recovery time                                           0.000      14.718                          

 Data required time                                                 14.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.718                          
 Data arrival time                                                   8.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.313
  Launch Clock Delay      :  4.960
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.070       4.960         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.224       5.184 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.649       5.833         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_80/RSCO                  td                    0.113       5.946 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.946         ntR401           
 CLMA_214_84/RSCO                  td                    0.113       6.059 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[105]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       6.059         ntR400           
 CLMA_214_88/RSCO                  td                    0.113       6.172 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.172         ntR399           
 CLMA_214_92/RSCO                  td                    0.113       6.285 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[97]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.285         ntR398           
 CLMA_214_96/RSCO                  td                    0.113       6.398 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[96]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.398         ntR397           
 CLMA_214_100/RSCO                 td                    0.113       6.511 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.511         ntR396           
 CLMA_214_104/RSCO                 td                    0.113       6.624 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.624         ntR395           
 CLMA_214_108/RSCO                 td                    0.113       6.737 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.737         ntR394           
 CLMA_214_112/RSCO                 td                    0.113       6.850 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.850         ntR393           
 CLMA_214_116/RSCO                 td                    0.113       6.963 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.963         ntR392           
 CLMA_214_120/RSCO                 td                    0.113       7.076 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.076         ntR391           
 CLMA_214_124/RSCO                 td                    0.113       7.189 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/update_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.189         ntR390           
 CLMA_214_128/RSCO                 td                    0.113       7.302 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.302         ntR389           
 CLMA_214_132/RSCO                 td                    0.113       7.415 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.415         ntR388           
 CLMA_214_136/RSCO                 td                    0.113       7.528 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.528         ntR387           
 CLMA_214_140/RSCO                 td                    0.113       7.641 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q/RSOUT
                                   net (fanout=6)        0.000       7.641         ntR386           
 CLMA_214_144/RSCO                 td                    0.113       7.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.754         ntR385           
 CLMA_214_148/RSCO                 td                    0.113       7.867 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.867         ntR384           
 CLMA_214_152/RSCO                 td                    0.113       7.980 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.980         ntR383           
 CLMA_214_156/RSCO                 td                    0.113       8.093 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.093         ntR382           
 CLMA_214_160/RSCO                 td                    0.113       8.206 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.206         ntR381           
 CLMA_214_164/RSCO                 td                    0.113       8.319 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.319         ntR380           
 CLMA_214_168/RSCO                 td                    0.113       8.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.432         ntR379           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.432         Logic Levels: 23 
                                                                                   Logic: 2.823ns(81.308%), Route: 0.649ns(18.692%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.978      14.313         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.868                          
 clock uncertainty                                      -0.150      14.718                          

 Recovery time                                           0.000      14.718                          

 Data required time                                                 14.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.718                          
 Data arrival time                                                   8.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.313
  Launch Clock Delay      :  4.960
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.070       4.960         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.224       5.184 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.649       5.833         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_80/RSCO                  td                    0.113       5.946 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.946         ntR401           
 CLMA_214_84/RSCO                  td                    0.113       6.059 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[105]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       6.059         ntR400           
 CLMA_214_88/RSCO                  td                    0.113       6.172 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[75]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.172         ntR399           
 CLMA_214_92/RSCO                  td                    0.113       6.285 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[97]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.285         ntR398           
 CLMA_214_96/RSCO                  td                    0.113       6.398 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[96]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.398         ntR397           
 CLMA_214_100/RSCO                 td                    0.113       6.511 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.511         ntR396           
 CLMA_214_104/RSCO                 td                    0.113       6.624 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.624         ntR395           
 CLMA_214_108/RSCO                 td                    0.113       6.737 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.737         ntR394           
 CLMA_214_112/RSCO                 td                    0.113       6.850 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.850         ntR393           
 CLMA_214_116/RSCO                 td                    0.113       6.963 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_valid_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.963         ntR392           
 CLMA_214_120/RSCO                 td                    0.113       7.076 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.076         ntR391           
 CLMA_214_124/RSCO                 td                    0.113       7.189 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/update_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.189         ntR390           
 CLMA_214_128/RSCO                 td                    0.113       7.302 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.302         ntR389           
 CLMA_214_132/RSCO                 td                    0.113       7.415 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.415         ntR388           
 CLMA_214_136/RSCO                 td                    0.113       7.528 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.528         ntR387           
 CLMA_214_140/RSCO                 td                    0.113       7.641 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q/RSOUT
                                   net (fanout=6)        0.000       7.641         ntR386           
 CLMA_214_144/RSCO                 td                    0.113       7.754 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[2]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       7.754         ntR385           
 CLMA_214_148/RSCO                 td                    0.113       7.867 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.867         ntR384           
 CLMA_214_152/RSCO                 td                    0.113       7.980 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.980         ntR383           
 CLMA_214_156/RSCO                 td                    0.113       8.093 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.093         ntR382           
 CLMA_214_160/RSCO                 td                    0.113       8.206 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.206         ntR381           
 CLMA_214_164/RSCO                 td                    0.113       8.319 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.319         ntR380           
 CLMA_214_168/RSCO                 td                    0.113       8.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.432         ntR379           
 CLMA_214_172/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.432         Logic Levels: 23 
                                                                                   Logic: 2.823ns(81.308%), Route: 0.649ns(18.692%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.978      14.313         ntclkbufg_0      
 CLMA_214_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.868                          
 clock uncertainty                                      -0.150      14.718                          

 Recovery time                                           0.000      14.718                          

 Data required time                                                 14.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.718                          
 Data arrival time                                                   8.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.951       4.286         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.184       4.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.298       4.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.092       4.860 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.860         ntR569           
 CLMS_198_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.860         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.084%), Route: 0.298ns(51.916%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.089       4.979         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.360                          
 clock uncertainty                                       0.000       4.360                          

 Removal time                                            0.000       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                   4.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.951       4.286         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.184       4.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.298       4.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.092       4.860 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.860         ntR569           
 CLMS_198_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.860         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.084%), Route: 0.298ns(51.916%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.089       4.979         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.360                          
 clock uncertainty                                       0.000       4.360                          

 Removal time                                            0.000       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                   4.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.979
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.951       4.286         ntclkbufg_0      
 CLMA_186_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_69/Q1                    tco                   0.184       4.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=629)      0.298       4.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_73/RSCO                  td                    0.092       4.860 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[88]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.860         ntR569           
 CLMS_198_77/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.860         Logic Levels: 1  
                                                                                   Logic: 0.276ns(48.084%), Route: 0.298ns(51.916%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.089       4.979         ntclkbufg_0      
 CLMS_198_77/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.360                          
 clock uncertainty                                       0.000       4.360                          

 Removal time                                            0.000       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                   4.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.312
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      6.967       9.898         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_92/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.898         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.102%), Route: 6.967ns(96.898%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.977      14.312         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.618                          
 clock uncertainty                                      -0.150      14.468                          

 Recovery time                                          -0.476      13.992                          

 Data required time                                                 13.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.992                          
 Data arrival time                                                   9.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.312
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      6.967       9.898         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_92/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.898         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.102%), Route: 6.967ns(96.898%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.977      14.312         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.618                          
 clock uncertainty                                      -0.150      14.468                          

 Recovery time                                          -0.476      13.992                          

 Data required time                                                 13.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.992                          
 Data arrival time                                                   9.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.312
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      6.967       9.898         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_162_92/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.898         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.102%), Route: 6.967ns(96.898%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      11.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      11.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      13.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     0.977      14.312         ntclkbufg_0      
 CLMA_162_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.618                          
 clock uncertainty                                      -0.150      14.468                          

 Recovery time                                          -0.476      13.992                          

 Data required time                                                 13.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.992                          
 Data arrival time                                                   9.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.001
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969       2.282         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.184       2.466 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      0.488       2.954         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_132/RSCO                 td                    0.092       3.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.046         ntR359           
 CLMA_166_136/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.046         Logic Levels: 1  
                                                                                   Logic: 0.276ns(36.126%), Route: 0.488ns(63.874%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.111       5.001         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_act_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.695                          
 clock uncertainty                                       0.150       4.845                          

 Removal time                                            0.000       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                   3.046                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.001
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969       2.282         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.184       2.466 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      0.488       2.954         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_166_132/RSCO                 td                    0.092       3.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.046         ntR359           
 CLMA_166_136/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.046         Logic Levels: 1  
                                                                                   Logic: 0.276ns(36.126%), Route: 0.488ns(63.874%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.111       5.001         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.695                          
 clock uncertainty                                       0.150       4.845                          

 Removal time                                            0.000       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                   3.046                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.001
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.969       2.282         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.184       2.466 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      0.488       2.954         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_133/RSCO                 td                    0.092       3.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.046         ntR365           
 CLMS_166_137/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.046         Logic Levels: 1  
                                                                                   Logic: 0.276ns(36.126%), Route: 0.488ns(63.874%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.111       5.001         ntclkbufg_0      
 CLMS_166_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.695                          
 clock uncertainty                                       0.150       4.845                          

 Removal time                                            0.000       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                   3.046                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      6.782       9.713         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_73/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.713         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.183%), Route: 6.782ns(96.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.635                          
 clock uncertainty                                      -0.150      22.485                          

 Recovery time                                          -0.476      22.009                          

 Data required time                                                 22.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.009                          
 Data arrival time                                                   9.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      6.782       9.713         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q/RS

 Data arrival time                                                   9.713         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.183%), Route: 6.782ns(96.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.370      22.635                          
 clock uncertainty                                      -0.150      22.485                          

 Recovery time                                          -0.476      22.009                          

 Data required time                                                 22.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.009                          
 Data arrival time                                                   9.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.265
  Launch Clock Delay      :  2.708
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.089       2.708         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_89/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_166_89/Q1                    tco                   0.223       2.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=523)      6.782       9.713         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_182_72/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.713         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.183%), Route: 6.782ns(96.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      21.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      21.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952      22.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.635                          
 clock uncertainty                                      -0.150      22.485                          

 Recovery time                                          -0.476      22.009                          

 Data required time                                                 22.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.009                          
 Data arrival time                                                   9.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_182_73/Q0                    tco                   0.182       2.447 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.199       2.646         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.409       2.277                          
 clock uncertainty                                       0.000       2.277                          

 Removal time                                           -0.187       2.090                          

 Data required time                                                  2.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.090                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_182_73/Q0                    tco                   0.182       2.447 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.199       2.646         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.409       2.277                          
 clock uncertainty                                       0.000       2.277                          

 Removal time                                           -0.187       2.090                          

 Data required time                                                  2.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.090                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  2.265
  Clock Pessimism Removal :  -0.409

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240       1.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.952       2.265         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_182_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_182_73/Q0                    tco                   0.182       2.447 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.199       2.646         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_182_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.686         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.409       2.277                          
 clock uncertainty                                       0.000       2.277                          

 Removal time                                           -0.187       2.090                          

 Data required time                                                  2.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.090                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.121
  Launch Clock Delay      :  3.647
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.105       3.647         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.223       3.870 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.944         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.151       4.095 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       1.037       5.132         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_210_128/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.132         Logic Levels: 1  
                                                                                   Logic: 0.374ns(25.185%), Route: 1.111ns(74.815%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.009    1003.121         ntclkbufg_1      
 DRM_210_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.430    1003.551                          
 clock uncertainty                                      -0.050    1003.501                          

 Recovery time                                          -0.088    1003.413                          

 Data required time                                               1003.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.413                          
 Data arrival time                                                   5.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.647
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.105       3.647         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.223       3.870 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.944         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.151       4.095 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.654       4.749         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_68/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   4.749         Logic Levels: 1  
                                                                                   Logic: 0.374ns(33.938%), Route: 0.728ns(66.062%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.970    1003.082         ntclkbufg_1      
 CLMA_138_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.494    1003.576                          
 clock uncertainty                                      -0.050    1003.526                          

 Recovery time                                          -0.476    1003.050                          

 Data required time                                               1003.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.050                          
 Data arrival time                                                   4.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.647
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.105       3.647         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.223       3.870 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.944         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.151       4.095 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.654       4.749         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_138_68/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   4.749         Logic Levels: 1  
                                                                                   Logic: 0.374ns(33.938%), Route: 0.728ns(66.062%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261    1002.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000    1002.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.970    1003.082         ntclkbufg_1      
 CLMA_138_68/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.494    1003.576                          
 clock uncertainty                                      -0.050    1003.526                          

 Recovery time                                          -0.476    1003.050                          

 Data required time                                               1003.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.050                          
 Data arrival time                                                   4.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.664
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.986       3.098         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.179       3.277 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.336         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.126       3.462 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.236       3.698         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_88/RSTA[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.698         Logic Levels: 1  
                                                                                   Logic: 0.305ns(50.833%), Route: 0.295ns(49.167%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.122       3.664         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.170                          
 clock uncertainty                                       0.000       3.170                          

 Removal time                                           -0.038       3.132                          

 Data required time                                                  3.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.132                          
 Data arrival time                                                   3.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.642
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.986       3.098         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.179       3.277 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.336         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.131       3.467 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.315       3.782         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_142_68/RSTA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.782         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.322%), Route: 0.374ns(54.678%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.100       3.642         ntclkbufg_1      
 DRM_142_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.494       3.148                          
 clock uncertainty                                       0.000       3.148                          

 Removal time                                           -0.060       3.088                          

 Data required time                                                  3.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.088                          
 Data arrival time                                                   3.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ov5640_hdmi_img_binarization|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.261       2.112         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.112 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.986       3.098         ntclkbufg_1      
 CLMA_146_88/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_146_88/Q0                    tco                   0.179       3.277 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059       3.336         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_146_88/Y1                    td                    0.131       3.467 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=48)       0.296       3.763         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_150_72/RSCO                  td                    0.085       3.848 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.848         ntR187           
 CLMA_150_76/RSCI                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.848         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.667%), Route: 0.355ns(47.333%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_img_binarization|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.427       2.542         nt_cam_pclk      
 USCM_56_117/CLK_USCM              td                    0.000       2.542 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.089       3.631         ntclkbufg_1      
 CLMA_150_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.494       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Removal time                                            0.000       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.026
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.136      55.026         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_129/Q0                   tco                   0.221      55.247 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.415      55.662         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_134_121/Y1                   td                    0.151      55.813 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       1.366      57.179         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  57.179         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.278%), Route: 1.781ns(82.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983      55.622         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272      55.894                          
 clock uncertainty                                      -0.150      55.744                          

 Recovery time                                          -0.476      55.268                          

 Data required time                                                 55.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.268                          
 Data arrival time                                                  57.179                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.026
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.136      55.026         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_129/Q0                   tco                   0.221      55.247 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.415      55.662         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_134_121/Y1                   td                    0.151      55.813 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       1.366      57.179         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_178_17/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  57.179         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.278%), Route: 1.781ns(82.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983      55.622         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272      55.894                          
 clock uncertainty                                      -0.150      55.744                          

 Recovery time                                          -0.476      55.268                          

 Data required time                                                 55.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.268                          
 Data arrival time                                                  57.179                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.256
  Launch Clock Delay      :  5.026
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089      51.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269      51.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      53.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.136      55.026         ntclkbufg_0      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_146_129/Q0                   tco                   0.221      55.247 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.415      55.662         u_ddr3_ctrl_top/ddr3_init_done
 CLMS_134_121/Y1                   td                    0.151      55.813 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=64)       0.846      56.659         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_154_61/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                  56.659         Logic Levels: 1  
                                                                                   Logic: 0.372ns(22.780%), Route: 1.261ns(77.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      54.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      54.639         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.639 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.949      55.588         ntclkbufg_2      
 CLMS_154_61/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.272      55.860                          
 clock uncertainty                                      -0.150      55.710                          

 Recovery time                                          -0.476      55.234                          

 Data required time                                                 55.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.234                          
 Data arrival time                                                  56.659                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.904  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.730
  Launch Clock Delay      :  4.362
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.027      44.362         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_120/Q2                   tco                   0.183      44.545 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.196      44.741         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_121/Y3                   td                    0.130      44.871 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=83)       0.455      45.326         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_148/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  45.326         Logic Levels: 1  
                                                                                   Logic: 0.313ns(32.469%), Route: 0.651ns(67.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.117      42.729         ntclkbufg_2      
 DRM_142_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.272      42.457                          
 clock uncertainty                                       0.150      42.607                          

 Removal time                                           -0.063      42.544                          

 Data required time                                                 42.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.544                          
 Data arrival time                                                  45.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.732
  Launch Clock Delay      :  4.362
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.027      44.362         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_120/Q2                   tco                   0.183      44.545 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.196      44.741         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_121/Y3                   td                    0.130      44.871 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=83)       0.340      45.211         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_150_105/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  45.211         Logic Levels: 1  
                                                                                   Logic: 0.313ns(36.867%), Route: 0.536ns(63.133%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.119      42.731         ntclkbufg_2      
 CLMS_150_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.272      42.459                          
 clock uncertainty                                       0.150      42.609                          

 Removal time                                           -0.187      42.422                          

 Data required time                                                 42.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.422                          
 Data arrival time                                                  45.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.732
  Launch Clock Delay      :  4.362
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N61             
 PLL_122_55/CLK_OUT2               td                    0.084      41.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.240      41.313         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.478 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.752         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.952 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.952         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.952 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.335         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000      43.335 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.027      44.362         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_120/Q2                   tco                   0.183      44.545 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.196      44.741         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_121/Y3                   td                    0.130      44.871 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=83)       0.340      45.211         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_150_104/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                  45.211         Logic Levels: 1  
                                                                                   Logic: 0.313ns(36.867%), Route: 0.536ns(63.133%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083      41.343 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      41.612         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.612 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.119      42.731         ntclkbufg_2      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      42.459                          
 clock uncertainty                                       0.150      42.609                          

 Removal time                                           -0.187      42.422                          

 Data required time                                                 42.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.422                          
 Data arrival time                                                  45.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.284
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.223       2.939 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.523       3.462         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_162_29/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.462         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.893%), Route: 0.523ns(70.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.977      15.617         ntclkbufg_2      
 CLMS_162_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.987                          
 clock uncertainty                                      -0.150      15.837                          

 Recovery time                                          -0.476      15.361                          

 Data required time                                                 15.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.361                          
 Data arrival time                                                   3.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.223       2.939 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.507       3.446         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.446         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.548%), Route: 0.507ns(69.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.011      15.651         ntclkbufg_2      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.021                          
 clock uncertainty                                      -0.150      15.871                          

 Recovery time                                          -0.476      15.395                          

 Data required time                                                 15.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.395                          
 Data arrival time                                                   3.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.318
  Launch Clock Delay      :  2.716
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.103       2.716         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.223       2.939 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.507       3.446         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_202_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.446         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.548%), Route: 0.507ns(69.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.011      15.651         ntclkbufg_2      
 CLMA_202_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      16.021                          
 clock uncertainty                                      -0.150      15.871                          

 Recovery time                                          -0.476      15.395                          

 Data required time                                                 15.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.395                          
 Data arrival time                                                   3.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.211       2.685         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   2.685         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.582%), Route: 0.211ns(53.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.211       2.685         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_182_12/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.685         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.582%), Route: 0.211ns(53.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.111       2.724         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                           -0.187       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.717
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N61             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.983       2.290         ntclkbufg_2      
 CLMS_178_17/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_17/Q1                    tco                   0.184       2.474 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=88)       0.213       2.687         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.687         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.348%), Route: 0.213ns(53.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.104       2.717         ntclkbufg_2      
 CLMA_174_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.347                          
 clock uncertainty                                       0.000       2.347                          

 Removal time                                           -0.187       2.160                          

 Data required time                                                  2.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.160                          
 Data arrival time                                                   2.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N61             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.269       1.619         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.823         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.917 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.209         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.477 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.477         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.477 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.890         u_ddr3_ctrl_top/ui_clk
 USCM_56_116/CLK_USCM              td                    0.000       3.890 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3382)     1.145       5.035         ntclkbufg_0      
 CLMA_218_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_218_132/Q2                   tco                   0.223       5.258 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.698       5.956         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_192/Y0                   td                    0.264       6.220 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.577       6.797         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.106       6.903 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.903         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    2.406       9.309 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041       9.350         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                   9.350         Logic Levels: 3  
                                                                                   Logic: 2.999ns(69.502%), Route: 1.316ns(30.498%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        1.848       3.281         nt_sys_rst_n     
 CLMA_130_97/Y0                    td                    0.150       3.431 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=213)      0.521       3.952         u_ddr3_ctrl_top/N0
 CLMS_134_121/Y3                   td                    0.222       4.174 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=83)       1.638       5.812         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_4/RSTA[0]                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.812         Logic Levels: 4  
                                                                                   Logic: 1.753ns(30.162%), Route: 4.059ns(69.838%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N61             
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.697 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.155       2.852         ntclkbufg_3      
 IOL_223_5/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.422       3.274 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.274         u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    2.358       5.632 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       5.694         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   5.694         Logic Levels: 1  
                                                                                   Logic: 2.780ns(97.818%), Route: 0.062ns(2.182%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.070       0.070         nt_mem_dq[13]    
 IOBS_244_48/DIN                   td                    0.371       0.441 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_243_49/RX_DATA_DD             td                    0.371       0.812 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.189       1.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_238_48/Y1                    td                    0.126       1.127 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.058       1.185         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44828
 CLMS_238_49/B3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.185         Logic Levels: 3  
                                                                                   Logic: 0.868ns(73.249%), Route: 0.317ns(26.751%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.371       0.409 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.371       0.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.965         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_238_89/Y1                    td                    0.131       1.096 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.139       1.235         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44735
 CLMS_238_93/C2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.235         Logic Levels: 3  
                                                                                   Logic: 0.873ns(70.688%), Route: 0.362ns(29.312%)
====================================================================================================

====================================================================================================

Startpoint  : cam_data[5] (port)
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T2                                                      0.000       0.000 r       cam_data[5] (port)
                                   net (fanout=1)        0.069       0.069         cam_data[5]      
 IOBS_0_48/DIN                     td                    0.734       0.803 r       cam_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.803         cam_data_ibuf[5]/ntD
 IOL_7_49/RX_DATA_DD               td                    0.066       0.869 r       cam_data_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        0.597       1.466         nt_cam_data[5]   
 CLMA_82_48/M2                                                             r       u_ov5640_dri/u_cmos_capture_data/cmos_data_t[5]/opit_0/D

 Data arrival time                                                   1.466         Logic Levels: 2  
                                                                                   Logic: 0.800ns(54.570%), Route: 0.666ns(45.430%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_154_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_154_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_154_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_166_89/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_166_89/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_166_89/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_img_binarization|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           High Pulse Width  APM_86_52/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_86_52/CLK           u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.282     500.000         0.718           Low Pulse Width   DRM_142_88/CLKA[0]      u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_210_148/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_192/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                  
+------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/place_route/ov5640_hdmi_img_binarization_pnr.adf       
| Output     | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/report_timing/ov5640_hdmi_img_binarization_rtp.adf     
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/report_timing/ov5640_hdmi_img_binarization.rtr         
|            | D:/ywd/dps4/ccccccccccc/pm/25G/25G/ov5640_hdmi_img_binarization/prj/report_timing/rtr.db                                   
+------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 935 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:12s
