//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_21 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_21
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_21
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_21(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<42>;
	.reg .f32 	%f<20>;
	.reg .b64 	%rd<23>;
	.loc	1 19 0                          // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_1];
$L__tmp0:
	.loc	1 22 28                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:22:33
	shl.b32 	%r16, %r1, 8;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_2];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_3];
	.loc	1 23 44                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:23:44
	mov.u32 	%r17, %tid.x;
	and.b32  	%r18, %r17, 127;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_4];
	.loc	1 23 23                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:23:23
	or.b32  	%r19, %r16, %r18;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_5];
	or.b32  	%r20, %r19, 128;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_21_param_6];
	.loc	1 24 21                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:24:21
	setp.lt.s32 	%p11, %r19, 196;
	setp.lt.s32 	%p12, %r20, 196;
	.loc	1 25 28                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 27 21                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:27:21
	setp.lt.s32 	%p5, %r2, 96;
	.loc	1 32 38                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:32:38
	mad.lo.s32 	%r21, %r19, 96, %r2;
	.loc	1 32 35                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:32:35
	add.s32 	%r22, %r21, 12288;
	.loc	1 32 30                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:32:30
	mul.wide.s32 	%rd18, %r21, 4;
	add.s64 	%rd1, %rd11, %rd18;
	mul.wide.s32 	%rd19, %r22, 4;
	add.s64 	%rd2, %rd11, %rd19;
	.loc	1 32 51                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:32:51
	and.pred  	%p1, %p5, %p11;
	and.pred  	%p2, %p12, %p5;
	.loc	1 32 43                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:32:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:33:30
	add.s64 	%rd3, %rd12, %rd18;
	add.s64 	%rd4, %rd12, %rd19;
	.loc	1 33 43                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:33:43
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:34:30
	mul.wide.s32 	%rd20, %r2, 4;
	add.s64 	%rd5, %rd13, %rd20;
	.loc	1 34 35                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:34:35
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 35 30                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:35:30
	add.s64 	%rd6, %rd14, %rd20;
	.loc	1 35 35                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:35:35
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r8;
	.loc	1 36 31                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:36:31
	add.s64 	%rd7, %rd15, %rd20;
	.loc	1 36 36                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:36:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:37:31
	add.s64 	%rd8, %rd16, %rd20;
	.loc	1 37 36                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:37:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 40 18                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:40:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 41 26                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:41:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 33 43                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:33:43
	mov.b32 	%f4, %r6;
	.loc	1 34 35                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:34:35
	mov.b32 	%f5, %r7;
	.loc	1 38 18                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:38:18
	sub.f32 	%f6, %f4, %f5;
	.loc	1 33 43                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:33:43
	mov.b32 	%f7, %r5;
	.loc	1 38 18                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:38:18
	sub.f32 	%f8, %f7, %f5;
	.loc	1 37 36                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:37:36
	mov.b32 	%f9, %r10;
	.loc	1 36 36                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:36:36
	mov.b32 	%f10, %r9;
	.loc	1 32 43                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:32:43
	mov.b32 	%f11, %r4;
	mov.b32 	%f12, %r3;
	.loc	1 31 19                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:31:19
	mul.hi.s32 	%r24, %r20, 1402438301;
	shr.u32 	%r25, %r24, 31;
	shr.s32 	%r26, %r24, 4;
	add.s32 	%r27, %r26, %r25;
	mul.hi.s32 	%r29, %r19, 1402438301;
	shr.u32 	%r30, %r29, 31;
	shr.s32 	%r31, %r29, 4;
	add.s32 	%r32, %r31, %r30;
	.loc	1 30 19                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:30:19
	mul.lo.s32 	%r33, %r27, 49;
	sub.s32 	%r34, %r20, %r33;
	mul.lo.s32 	%r35, %r32, 49;
	sub.s32 	%r36, %r19, %r35;
	.loc	1 43 18                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:43:18
	mov.b32 	%r13, %f3;
	mov.b32 	%r12, 1065353216;
	// begin inline asm
	div.full.f32 %r11, %r12, %r13;
	// end inline asm
	mov.b32 	%f13, %r11;
	.loc	1 46 19                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:46:19
	mul.f32 	%f14, %f8, %f13;
	mul.f32 	%f15, %f6, %f13;
	.loc	1 48 20                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:48:20
	fma.rn.f32 	%f16, %f14, %f10, %f9;
	fma.rn.f32 	%f17, %f15, %f10, %f9;
	.loc	1 49 19                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:49:19
	add.f32 	%f18, %f16, %f12;
	add.f32 	%f19, %f17, %f11;
	.loc	1 50 33                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:33
	mul.lo.s32 	%r37, %r2, 49;
	.loc	1 50 30                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:30
	add.s32 	%r38, %r36, %r37;
	.loc	1 50 38                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:38
	mad.lo.s32 	%r39, %r32, 4704, %r38;
	.loc	1 50 30                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:30
	mad.lo.s32 	%r40, %r27, 4704, %r34;
	.loc	1 50 38                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:38
	add.s32 	%r41, %r40, %r37;
	.loc	1 50 25                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:25
	mul.wide.s32 	%rd21, %r39, 4;
	add.s64 	%rd9, %rd17, %rd21;
	mul.wide.s32 	%rd22, %r41, 4;
	add.s64 	%rd10, %rd17, %rd22;
	.loc	1 50 55                         // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:55
	mov.b32 	%r14, %f18;
	// begin inline asm
	@%p1 st.global.b32 [ %rd9 + 0 ], { %r14 };
	// end inline asm
	mov.b32 	%r15, %f19;
	// begin inline asm
	@%p2 st.global.b32 [ %rd10 + 0 ], { %r15 };
	// end inline asm
	.loc	1 50 4                          // cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py:50:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/xk/cxklqyirgid5ft55pdgi4crp6bulxvd5ibodz4yeudvxfeadxgav.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 107
.b8 108
.b8 113
.b8 121
.b8 105
.b8 114
.b8 103
.b8 105
.b8 100
.b8 53
.b8 102
.b8 116
.b8 53
.b8 53
.b8 112
.b8 100
.b8 103
.b8 105
.b8 52
.b8 99
.b8 114
.b8 112
.b8 54
.b8 98
.b8 117
.b8 108
.b8 120
.b8 118
.b8 100
.b8 53
.b8 105
.b8 98
.b8 111
.b8 100
.b8 122
.b8 52
.b8 121
.b8 101
.b8 117
.b8 100
.b8 118
.b8 120
.b8 102
.b8 101
.b8 97
.b8 100
.b8 120
.b8 103
.b8 97
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 107
.b8 0
	}
	.section	.debug_macinfo	{	}
