\hypertarget{fsl__sim__hal__K64F12_8h}{}\section{/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/\+M\+K64\+F12/fsl\+\_\+sim\+\_\+hal\+\_\+\+K64\+F12.h File Reference}
\label{fsl__sim__hal__K64F12_8h}\index{/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/\+M\+K64\+F12/fsl\+\_\+sim\+\_\+hal\+\_\+\+K64\+F12.\+h@{/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/\+M\+K64\+F12/fsl\+\_\+sim\+\_\+hal\+\_\+\+K64\+F12.\+h}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__sim__hal_gad298a91a63548d70748d40d8a485f3e1}{\+\_\+sim\+\_\+sdhc\+\_\+clock\+\_\+source} \hyperlink{group__sim__hal_ga8e71ec33f7769f4392126e7acc92b6d2}{sim\+\_\+sdhc\+\_\+clock\+\_\+source\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM S\+D\+HC clock source. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_ga9ba1c9896979d291bef95527f789bce5}{\+\_\+sim\+\_\+time\+\_\+clock\+\_\+source} \hyperlink{group__sim__hal_ga679c7384fcf18e6dca91748a9609728c}{sim\+\_\+time\+\_\+clock\+\_\+source\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM T\+I\+ME clock source. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_ga37be85d1a46e05464021dc63dabbcce9}{\+\_\+sim\+\_\+rmii\+\_\+clock\+\_\+source} \hyperlink{group__sim__hal_ga26ca607d386af281cf580e52705423fb}{sim\+\_\+rmii\+\_\+clock\+\_\+source\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM R\+M\+II clock source. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_ga08e8c635a2a5739f0ce629cd15410a7b}{\+\_\+sim\+\_\+usb\+\_\+clock\+\_\+source} \hyperlink{group__sim__hal_ga28b4cb9340155e307b41f967235d3cc6}{sim\+\_\+usb\+\_\+clock\+\_\+source\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM U\+SB clock source. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_gac50cdfb7351b61de041d031eb0c3bcfc}{\+\_\+sim\+\_\+pllfll\+\_\+clock\+\_\+sel} \hyperlink{group__sim__hal_gac8f034a36dcf79fb7fd4fec1f6d84f1a}{sim\+\_\+pllfll\+\_\+clock\+\_\+sel\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM P\+L\+L\+F\+L\+L\+S\+EL clock source select. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_ga53eab0504e5f90d3f35a8cdd41aff069}{\+\_\+sim\+\_\+osc32k\+\_\+clock\+\_\+sel} \hyperlink{group__sim__hal_gade426197a221be9ffa447f892f129cdd}{sim\+\_\+osc32k\+\_\+clock\+\_\+sel\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM O\+S\+C32\+K\+S\+EL clock source select. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_gaadc91652066cea42d44889e57aa74bca}{\+\_\+sim\+\_\+trace\+\_\+clock\+\_\+sel} \hyperlink{group__sim__hal_ga8ed73418d808c98e30c9ac0f2f015861}{sim\+\_\+trace\+\_\+clock\+\_\+sel\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM T\+R\+A\+C\+E\+S\+EL clock source select. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_ga10bf1258a147a8d691ef8e8afcc1b28a}{\+\_\+sim\+\_\+clkout\+\_\+clock\+\_\+sel} \hyperlink{group__sim__hal_gaaa74ad5f139114f3bcf16a2c22095e39}{sim\+\_\+clkout\+\_\+clock\+\_\+sel\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM C\+L\+K\+O\+U\+T\+\_\+\+S\+EL clock source select. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__sim__hal_gaa27f7d28ea6be6d650701233789da408}{\+\_\+sim\+\_\+rtcclkout\+\_\+clock\+\_\+sel} \hyperlink{group__sim__hal_ga0a4f9eafe792f5223659bb93247d2a04}{sim\+\_\+rtcclkout\+\_\+clock\+\_\+sel\+\_\+t}
\begin{DoxyCompactList}\small\item\em S\+IM R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL clock source select. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__sim__hal_gad298a91a63548d70748d40d8a485f3e1}{\+\_\+sim\+\_\+sdhc\+\_\+clock\+\_\+source} \{ {\bfseries k\+Sim\+Sdhc\+Src\+Core\+Sys\+Clk}, 
{\bfseries k\+Sim\+Sdhc\+Src\+Pll\+Fll\+Sel}, 
{\bfseries k\+Sim\+Sdhc\+Src\+Oscerclk}, 
{\bfseries k\+Sim\+Sdhc\+Src\+Ext}
 \}\hypertarget{group__sim__hal_gad298a91a63548d70748d40d8a485f3e1}{}\label{group__sim__hal_gad298a91a63548d70748d40d8a485f3e1}
\begin{DoxyCompactList}\small\item\em S\+IM S\+D\+HC clock source. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_ga9ba1c9896979d291bef95527f789bce5}{\+\_\+sim\+\_\+time\+\_\+clock\+\_\+source} \{ {\bfseries k\+Sim\+Time\+Src\+Core\+Sys\+Clk}, 
{\bfseries k\+Sim\+Time\+Src\+Pll\+Fll\+Sel}, 
{\bfseries k\+Sim\+Time\+Src\+Oscerclk}, 
{\bfseries k\+Sim\+Time\+Src\+Ext}
 \}\hypertarget{group__sim__hal_ga9ba1c9896979d291bef95527f789bce5}{}\label{group__sim__hal_ga9ba1c9896979d291bef95527f789bce5}
\begin{DoxyCompactList}\small\item\em S\+IM T\+I\+ME clock source. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_ga37be85d1a46e05464021dc63dabbcce9}{\+\_\+sim\+\_\+rmii\+\_\+clock\+\_\+source} \{ {\bfseries k\+Sim\+Rmii\+Src\+Extal\+Clk}, 
{\bfseries k\+Sim\+Rmii\+Src\+Ext}
 \}\hypertarget{group__sim__hal_ga37be85d1a46e05464021dc63dabbcce9}{}\label{group__sim__hal_ga37be85d1a46e05464021dc63dabbcce9}
\begin{DoxyCompactList}\small\item\em S\+IM R\+M\+II clock source. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_ga08e8c635a2a5739f0ce629cd15410a7b}{\+\_\+sim\+\_\+usb\+\_\+clock\+\_\+source} \{ {\bfseries k\+Sim\+Usb\+Src\+Clk\+In}, 
{\bfseries k\+Sim\+Usb\+Src\+Pll\+Fll\+Sel}
 \}\hypertarget{group__sim__hal_ga08e8c635a2a5739f0ce629cd15410a7b}{}\label{group__sim__hal_ga08e8c635a2a5739f0ce629cd15410a7b}
\begin{DoxyCompactList}\small\item\em S\+IM U\+SB clock source. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_gac50cdfb7351b61de041d031eb0c3bcfc}{\+\_\+sim\+\_\+pllfll\+\_\+clock\+\_\+sel} \{ {\bfseries k\+Sim\+Pll\+Fll\+Sel\+Fll}, 
{\bfseries k\+Sim\+Pll\+Fll\+Sel\+Pll}
 \}\hypertarget{group__sim__hal_gac50cdfb7351b61de041d031eb0c3bcfc}{}\label{group__sim__hal_gac50cdfb7351b61de041d031eb0c3bcfc}
\begin{DoxyCompactList}\small\item\em S\+IM P\+L\+L\+F\+L\+L\+S\+EL clock source select. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_ga53eab0504e5f90d3f35a8cdd41aff069}{\+\_\+sim\+\_\+osc32k\+\_\+clock\+\_\+sel} \{ {\bfseries k\+Sim\+Osc32k\+Sel\+Osc32k}, 
{\bfseries k\+Sim\+Osc32k\+Sel\+Reserved}, 
{\bfseries k\+Sim\+Osc32k\+Sel\+Rtc32k}, 
{\bfseries k\+Sim\+Osc32k\+Sel\+Lpo}
 \}\hypertarget{group__sim__hal_ga53eab0504e5f90d3f35a8cdd41aff069}{}\label{group__sim__hal_ga53eab0504e5f90d3f35a8cdd41aff069}
\begin{DoxyCompactList}\small\item\em S\+IM O\+S\+C32\+K\+S\+EL clock source select. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_gaadc91652066cea42d44889e57aa74bca}{\+\_\+sim\+\_\+trace\+\_\+clock\+\_\+sel} \{ {\bfseries k\+Sim\+Trace\+Mcgout\+Clk}, 
{\bfseries k\+Sim\+Trace\+Core\+Clk}
 \}\hypertarget{group__sim__hal_gaadc91652066cea42d44889e57aa74bca}{}\label{group__sim__hal_gaadc91652066cea42d44889e57aa74bca}
\begin{DoxyCompactList}\small\item\em S\+IM T\+R\+A\+C\+E\+S\+EL clock source select. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_ga10bf1258a147a8d691ef8e8afcc1b28a}{\+\_\+sim\+\_\+clkout\+\_\+clock\+\_\+sel} \{ \\*
{\bfseries k\+Sim\+Clkout\+Flexbus\+Clk}, 
{\bfseries k\+Sim\+Clkout\+Reserved}, 
{\bfseries k\+Sim\+Clkout\+Flash\+Clk}, 
{\bfseries k\+Sim\+Clkout\+Lpo\+Clk}, 
\\*
{\bfseries k\+Sim\+Clkout\+Mcg\+Irc\+Clk}, 
{\bfseries k\+Sim\+Clkout\+Rtc32k\+Clk}, 
{\bfseries k\+Sim\+Clkout\+Reserved1}
 \}\hypertarget{group__sim__hal_ga10bf1258a147a8d691ef8e8afcc1b28a}{}\label{group__sim__hal_ga10bf1258a147a8d691ef8e8afcc1b28a}
\begin{DoxyCompactList}\small\item\em S\+IM C\+L\+K\+O\+U\+T\+\_\+\+S\+EL clock source select. \end{DoxyCompactList}
\item 
enum \hyperlink{group__sim__hal_gaa27f7d28ea6be6d650701233789da408}{\+\_\+sim\+\_\+rtcclkout\+\_\+clock\+\_\+sel} \{ {\bfseries k\+Sim\+Rtc\+Clkout1hz\+Clk}, 
{\bfseries k\+Sim\+Rtc\+Clkout32k\+Clk}
 \}\hypertarget{group__sim__hal_gaa27f7d28ea6be6d650701233789da408}{}\label{group__sim__hal_gaa27f7d28ea6be6d650701233789da408}
\begin{DoxyCompactList}\small\item\em S\+IM R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL clock source select. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{Indent}{\bf IP related clock feature A\+P\+Is}\par
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__sim__hal_ga5bffb0833f52f8270cefb7f29d5732b8}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Dma\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for D\+MA module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga6c103d4ced60300ded30c327ee1d65e2}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Dma\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for D\+MA module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga8842bfd07443e8221212d511a5ab5ee6}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Dma\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for D\+MA module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga30f1820c74557353473201264dce250f}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Dmamux\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for D\+M\+A\+M\+UX module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga190381de046fca5af7bc78c53bd5fbe3}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Dmamux\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for D\+M\+A\+M\+UX module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gad58a586e7eb4ba6ec75f59a51b727231}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Dmamux\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for D\+M\+A\+M\+UX module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gade9c3b5001104022e9daa0fb5877cb0f}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Port\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for P\+O\+RT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga50897c47358005040b2d019441131ab1}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Port\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for P\+O\+RT module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga4b054f797b40e3206326a53d8a0f85d5}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Port\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for P\+O\+RT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga40261ac9c97b9898300ca28d65096366}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Mpu\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for M\+PU module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga61a1d18f3be3b183c37070289bd6a265}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Mpu\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for M\+PU module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gaf20c76ccbda2f2c4dabda65806b2294e}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Mpu\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for M\+PU module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gada1570ce665bc5dba4e4abd5016feac9}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Ewm\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for E\+WM module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga6875db9cf7e63d4cb1045d01ef0621cd}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Ewm\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for E\+WM module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga58e8ca8c263d5147e619dfacda953be1}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Ewm\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for E\+WM module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gae635a2e162081a3b265a007efe7b1379}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Flexbus\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for F\+L\+E\+X\+B\+US module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gab100bff725c7222026d29b4f831cc123}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Flexbus\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for F\+L\+E\+X\+B\+US module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gabdeb15de4b46befb065981f299346268}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Flexbus\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for F\+L\+E\+X\+B\+US module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga562f79a0b3caf75623feb80da50f8f8d}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Ftf\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for F\+TF module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga139cbf56f42f4bc90f514de53c24dabd}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Ftf\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for F\+TF module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gad539d227bf49a65c8102a82b324de338}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Ftf\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for F\+TF module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga1442dc91ab5889d36968a461357f4b51}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Crc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for C\+RC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga63d3b6afdb4dbc817d011e08db787e6d}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Crc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for C\+RC module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga3e5bef6f9596388af87f066b8eabed46}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Crc\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for C\+RC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga285fb9a267a1a74f5c5fbb7bd04ff405}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Rnga\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for R\+N\+GA module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga841eface2a3b253f8a77d1219f3b2e55}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Rnga\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for R\+N\+GA module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga202d7ea0f925f488fb7885602f51105f}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Rnga\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for R\+N\+GA module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga19dfc8d78a979c2800e32d003dfb76a7}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Adc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for A\+DC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gabdae7776e96ffa46d785a4f7f1222e94}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Adc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for A\+DC module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga7ff8f04f19ecae55451daadb2b4e6ca2}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Adc\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for A\+DC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gaa1276a5620cc2b078d7e975349ef7a57}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Cmp\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for C\+MP module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gaf92721b220bccdf5e5e296f11889a02a}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Cmp\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for C\+MP module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga7a6fe7f5ab2b59dd6461e03ddc6f2fc9}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Cmp\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for C\+MP module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gadaa3c179357b1ebb792a6c1df168696c}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Dac\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for D\+AC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga76aab819376744fdfa4bdc27b4c51ad9}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Dac\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for D\+AC module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gafa3223f570468edaed2c7eda1979cabf}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Dac\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for D\+AC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga50439fde9249a4d15e8abc03b22cc3ed}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Vref\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for V\+R\+EF module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga03dbf349e86d711d695bd3bfe00fe742}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Vref\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for V\+R\+EF module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga0d33eae129883f62480573e606621871}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Vref\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for V\+R\+EF module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga83a9d3c41978faa0f2e9827931269897}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Sai\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for S\+AI module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gac9ee10248dcddf5dfde4219db35ca596}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Sai\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for S\+AI module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga71508d6f5ed10add5d560b12c7013390}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Sai\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for S\+AI module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gad22e2e70f01bdc314ded31c5a3049d78}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Pdb\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for P\+DB module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gab07a49b4a55909abc1857f921f44b679}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Pdb\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for P\+DB module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gad6933326b0a18e562725f933488412ff}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Pdb\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for P\+DB module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gab0c8fe16fa484e7103a693ee61cc03af}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Ftm\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for F\+TM module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga0e7e9382800ab71159d09ab52116b271}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Ftm\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for F\+TM module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga9adb87c48d3a6ad5d3881dd4c8ceb8b3}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Ftm\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for F\+TM module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga47316648148eb5c74be15f71069bb784}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Pit\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for P\+IT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga9f65f3c498fe0820c5cd7ef4ba5ba042}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Pit\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for P\+IT module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga50b9ff5cfee0dfb5c205ce944a6ab880}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Pit\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for P\+IT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga3eeb7828922d46d50bcbf341ba020bc7}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Lptimer\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for L\+P\+T\+I\+M\+ER module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga769f19968c4ea40f87d29971f1de6744}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Lptimer\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for L\+P\+T\+I\+M\+ER module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga1b924a1cc94560801fbd0e9091a02b5d}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Lptimer\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for L\+P\+T\+I\+M\+ER module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga8713400fc4d0cb8df8d38292dbcb76ff}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Cmt\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for C\+MT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga96bd81cc9f84e6e8525967590dc62ae3}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Cmt\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for C\+MT module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gaef395691247446f206ab5e15d6ea5cf4}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Cmt\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for C\+MT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga03892f00ef5983872377b3fc935442d7}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Rtc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for R\+TC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gacbbf6cacf3182e0d43f2cff3cc029d1c}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Rtc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for R\+TC module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga19e87e8fecea6a081bed860f5a56f8da}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Rtc\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for R\+TC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga0da539fb4461c69d84fa89720bfc92b7}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Enet\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for E\+N\+ET module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gaf5314ebda678ce04ab629c9372adac23}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Enet\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for E\+N\+ET module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gab23f01dfcdaa0bd5984225b41adbdf62}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Enet\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for E\+N\+ET module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gabee3ac4975c8a018c2fa6cec8fd10989}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Usb\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for U\+S\+B\+FS module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga89f7d9bd64a1999da46955bba3eaf1a2}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Usb\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for U\+S\+B\+FS module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga4c5b1708ef4152c1508f0b407df06c9c}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Usb\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for U\+SB module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gaab742f0d175da7310e2b42969b689eb0}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Usbdcd\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for U\+S\+B\+D\+CD module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gae2f50fcbd9247f5a5f72836cfce1d612}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Usbdcd\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for U\+S\+B\+D\+CD module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gac8fc6b05e0d1595875560df395423f6d}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Usbdcd\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for U\+S\+B\+D\+CD module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga5e2cf69480e558f97834f64c9b27bbed}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Flexcan\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for F\+L\+E\+X\+C\+AN module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gaa335c528a1d07f5a8fdee7a362d64da9}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Flexcan\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for F\+L\+E\+X\+C\+AN module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga5be8cd2010ad45d3da3a1aa46a2bb450}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Flexcan\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for F\+L\+E\+X\+C\+AN module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gad1a3bb7c4726675b16b83e5f9f2aef55}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Spi\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for S\+PI module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gae81a0facec089e77cc49c97948e12b5f}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Spi\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for S\+PI module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga4ba38b56fdf7914c4becc63033695874}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Spi\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for S\+PI module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga386cba00c2fdb7955a6402cee38f2691}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+I2c\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for I2C module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gaec4373675698eda5048063dcef82b4da}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+I2c\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for I2C module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga23870a6de0d0dfcc3bc9ad2ba0142f12}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+I2c\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for I2C module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga1449b95e874bccb5debd9d8f2f260c96}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Uart\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for U\+A\+RT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_ga08c5c55fdeadb397e9a008b5a2fe963b}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Uart\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for U\+A\+RT module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_ga5d1d5f588e307823c307e3107c1ae4a6}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Uart\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for U\+A\+RT module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gae264a18c0aac38c25563b4606b71ceb2}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Enable\+Sdhc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Enable the clock for S\+D\+HC module. \end{DoxyCompactList}\item 
void \hyperlink{group__sim__hal_gaa750050b55b4d9973f639e8bb422f67d}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Disable\+Sdhc\+Clock} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Disable the clock for S\+D\+HC module. \end{DoxyCompactList}\item 
bool \hyperlink{group__sim__hal_gadeaa7b00f4e0684a51234e77c4331494}{S\+I\+M\+\_\+\+H\+A\+L\+\_\+\+Get\+Sdhc\+Gate\+Cmd} (uint32\+\_\+t base\+Addr, uint32\+\_\+t instance)
\begin{DoxyCompactList}\small\item\em Get the the clock gate state for S\+D\+HC module. \end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
