  
module countoneanndzeros(equal,out1,out0,in,clk,rst);  

input wire [31:0]in;
input wire clk,rst;

output reg out1,out0,equal;

always@(posedge clk)begin
if(rst)begin
out1 <=0;
out0 <=0;
end else begin
if(in[0] == in[31])begin
equal <= 1;
out0 <= 0;
out1 <= 0;
end else if(in[0]==0 && in[31] == 1)begin
out0 <= 1;
out1 <= 0;
equal <= 0;
end else if(in[0] == 1 && in[31] == 0)begin
out1 <= 1;
out0 <= 0;
equal <= 0;
end 

end 

end
 
endmodule

//ðŒðžð­ð¡ð¨ð2(ðŽð©ð­ð¢ð¦ðšð¥ ð¬ð¨ð¥ð®ð­ð¢ð¨ð§):-
//â€¢ The idea here is for every 0 to 1 transition, there is a 1 to 0 transition that cancels out. 
//â€¢ So, we need to record the first bit in the stream and track the current bit in the stream.
//â€¢ ðˆðŸ ð­ð¡ðž ðŸð¢ð«ð¬ð­ ð›ð¢ð­ ð¢ð§ ð­ð¡ðž ð¬ð­ð«ðžðšð¦ ð¢ð¬ 0 ðšð§ð ð­ð¡ðž ðœð®ð«ð«ðžð§ð­ ð›ð¢ð­ ð¢ð¬ ðšð¥ð¬ð¨ 0. In between, no matter how many transitions between 0 to 1 or 1 to 0 happened. Those will be equal. Since, every 0 to 1 transition will be followed by 1 to 0 immediately next bit or over next couple of bits.
//â€¢ ðˆðŸ ð­ð¡ðž ðŸð¢ð«ð¬ð­ ð›ð¢ð­ ð¢ð§ ð­ð¡ðž ð¬ð­ð«ðžðšð¦ ð¢ð¬ 0 ðšð§ð ð­ð¡ðž ðœð®ð«ð«ðžð§ð­ ð›ð¢ð­ ð¢ð¬ 1. That means at last there is a 0 to 1 transition happend. But, after that 1 to 0 didnt happen. So, in this case 0 to 1 transitions are more.
//â€¢ ðˆðŸ ð­ð¡ðž ðŸð¢ð«ð¬ð­ ð›ð¢ð­ ð¢ð§ ð­ð¡ðž ð¬ð­ð«ðžðšð¦ ð¢ð¬ 1 ðšð§ð ð­ð¡ðž ðœð®ð«ð«ðžð§ð­ ð›ð¢ð­ ð¢ð¬ ðšð¥ð¬ð¨ 1. In between, no matter how many transitions between 1 to 0 or 0 to 1 happens. Those will be same.
//â€¢ ðˆðŸ ð­ð¡ðž ðŸð¢ð«ð¬ð­ ð›ð¢ð­ ð¢ð§ ð­ð¡ðž ð¬ð­ð«ðžðšð¦ ð¢ð¬ 1 ðšð§ð ð­ð¡ðž ðœð®ð«ð«ðžð§ð­ ð›ð¢ð­ ð¢ð¬ 0. That means at last there is a 1 to 0 transition happend. But, after that 0 to 1 didnt happen. So, in this case 1 to 0 transition is more.

