Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun  2 12:34:47 2022
| Host         : DANINITRO-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_top_control_sets_placed.rpt
| Design       : hdmi_top
| Device       : xc7k70t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             356 |          129 |
| No           | No                    | Yes                    |              42 |           18 |
| No           | Yes                   | No                     |             106 |           43 |
| Yes          | No                    | No                     |             152 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              86 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                         Enable Signal                         |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  clk100M_IBUF_BUFG                                              | spec_anal/codec_if_inst/genblk1.rst_ff_i_1_n_0                | rstbt_IBUF                                         |                1 |              1 |         1.00 |
|  clk100M_IBUF_BUFG                                              | spec_anal/fir/fir_ram_i_1_n_0                                 |                                                    |                1 |              1 |         1.00 |
|  clk100M_IBUF_BUFG                                              |                                                               | spec_anal/controller/core/DSP2/b_reg[0][7]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk100M_IBUF_BUFG                                              |                                                               | spec_anal/controller/core/DSP2/b_reg[0][5]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/core/calc_sidevar_cntr[4]_i_2_n_0        | spec_anal/controller/core/calc_sidevar_cntr[1]     |                1 |              4 |         4.00 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/core/new_stage                           | spec_anal/controller/core/stage_cntr[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk100M_IBUF_BUFG                                              |                                                               | spec_anal/fir/fir_ram_i_1_n_0                      |                3 |              8 |         2.67 |
|  clk100M_IBUF_BUFG                                              | spec_anal/codec_if_inst/din_valid[1]                          | rstbt_IBUF                                         |                2 |              8 |         4.00 |
|  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[9]_i_2_n_0 |                                                               | spec_anal/controller/core/ram_2_real_addr_a_reg    |                3 |             10 |         3.33 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/convert/sel                              | spec_anal/controller/convert/clear                 |                3 |             10 |         3.33 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/core/h[9]_i_2_n_0                        | spec_anal/controller/core/h[9]_i_1_n_0             |                3 |             10 |         3.33 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/core/g[9]_i_1_n_0                        | spec_anal/controller/core/calc_sidevar_cntr[1]     |                3 |             10 |         3.33 |
|  clk40M_BUFG                                                    | display_ram_write_addr0                                       | p_1_in                                             |                2 |             10 |         5.00 |
|  clk40M_BUFG                                                    | h_cntr1                                                       | v_cntr0                                            |                5 |             10 |         2.00 |
|  spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]_0             |                                                               | rstbt_IBUF                                         |                4 |             11 |         2.75 |
|  clk40M_BUFG                                                    |                                                               | h_cntr0                                            |                4 |             11 |         2.75 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/core/btf/inst[8].DSP/read_cycle_done_reg |                                                    |                6 |             18 |         3.00 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/core/element_per_group[9]_i_2_n_0        | spec_anal/controller/core/p_17_in                  |                8 |             19 |         2.38 |
|  clk100M_IBUF_BUFG                                              |                                                               | spec_anal/fir/dout_reg[23]_i_1_n_0                 |                8 |             24 |         3.00 |
|  clk100M_IBUF_BUFG                                              | spec_anal/codec_if_inst/genblk1.shr_rx[23]_i_1_n_0            |                                                    |                4 |             24 |         6.00 |
|  clk100M_IBUF_BUFG                                              |                                                               | rstbt_IBUF                                         |                9 |             25 |         2.78 |
|  spec_anal/controller/core/rom_imag_addr_reg__0_BUFG            |                                                               |                                                    |               14 |             30 |         2.14 |
|  clk100M_IBUF_BUFG                                              | spec_anal/controller/core/btf/inst[4].DSP/read_cycle_done_reg |                                                    |               14 |             42 |         3.00 |
|  clk40M_BUFG                                                    |                                                               | rst                                                |               26 |             51 |         1.96 |
|  clk100M_IBUF_BUFG                                              | spec_anal/fir/accu[66]_i_1_n_0                                |                                                    |               17 |             67 |         3.94 |
|  clk40M_BUFG                                                    |                                                               |                                                    |               28 |             82 |         2.93 |
|  clk100M_IBUF_BUFG                                              |                                                               |                                                    |               87 |            244 |         2.80 |
+-----------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


