{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730122729453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 08:38:49 2024 " "Processing started: Mon Oct 28 08:38:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730122729454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122729454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122729455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730122730154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730122730154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-mixed " "Found design unit 1: alu-mixed" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742863 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-behavioral " "Found design unit 1: ALU_Control-behavioral" {  } { { "../../proj/src/ALU/alu_control.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../../proj/src/ALU/alu_control.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_32-Behavioral " "Found design unit 1: decoder_32-Behavioral" {  } { { "../../proj/src/Basic Components/Decoder_32.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742869 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_32 " "Found entity 1: decoder_32" {  } { { "../../proj/src/Basic Components/Decoder_32.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp-structural " "Found design unit 1: onescomp-structural" {  } { { "../../proj/src/Basic Components/OnesComp.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742871 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp " "Found entity 1: onescomp" {  } { { "../../proj/src/Basic Components/OnesComp.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Behavioral " "Found design unit 1: shifter-Behavioral" {  } { { "../../proj/src/Basic Components/Shifter.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742874 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../proj/src/Basic Components/Shifter.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extenders-Behavioral " "Found design unit 1: extenders-Behavioral" {  } { { "../../proj/src/Basic Components/extenders.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742876 ""} { "Info" "ISGN_ENTITY_NAME" "1 extenders " "Found entity 1: extenders" {  } { { "../../proj/src/Basic Components/extenders.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_adder-structural " "Found design unit 1: n_adder-structural" {  } { { "../../proj/src/Basic Components/n-adder.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742878 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_adder " "Found entity 1: n_adder" {  } { { "../../proj/src/Basic Components/n-adder.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-behavioral " "Found design unit 1: control_logic-behavioral" {  } { { "../../proj/src/ControlFlow/control_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742881 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "../../proj/src/ControlFlow/control_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_logic-behavioral " "Found design unit 1: fetch_logic-behavioral" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742883 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_logic " "Found entity 1: fetch_logic" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742885 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32-Behavioral " "Found design unit 1: mux_32-Behavioral" {  } { { "../../proj/src/Muxes/32t1_mux_32.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742888 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "../../proj/src/Muxes/32t1_mux_32.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-Behavioral " "Found design unit 1: mux2t1-Behavioral" {  } { { "../../proj/src/Muxes/mux2t1.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742890 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/Muxes/mux2t1.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5-Behavioral " "Found design unit 1: mux2t1_5-Behavioral" {  } { { "../../proj/src/Muxes/mux2t1_5.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5 " "Found entity 1: mux2t1_5" {  } { { "../../proj/src/Muxes/mux2t1_5.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-Behavioral " "Found design unit 1: mux2t1_N-Behavioral" {  } { { "../../proj/src/Muxes/mux2t1_N.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742894 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/Muxes/mux2t1_N.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structure " "Found design unit 1: adder-structure" {  } { { "../../proj/src/Provided Components/adder.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742896 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../proj/src/Provided Components/adder.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/Provided Components/andg2.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742898 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/Provided Components/andg2.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/Provided Components/dffg.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742901 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/Provided Components/dffg.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/Provided Components/invg.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742903 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/Provided Components/invg.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/Provided Components/org2.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742905 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/Provided Components/org2.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/Provided Components/xorg2.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742907 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/Provided Components/xorg2.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_reg-structural " "Found design unit 1: n_reg-structural" {  } { { "../../proj/src/RegFile/n_reg.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742909 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_reg " "Found entity 1: n_reg" {  } { { "../../proj/src/RegFile/n_reg.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structure " "Found design unit 1: reg_file-structure" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742912 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/RegFile/reg_file.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742915 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742917 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-structure " "Found design unit 1: add_sub-structure" {  } { { "../../proj/src/add_sub.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742919 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../proj/src/add_sub.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730122742919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122742919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730122743143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730122743145 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(58) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730122743145 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead MIPS_Processor.vhd(208) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(208): object \"s_MemRead\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730122743146 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_PC_Out MIPS_Processor.vhd(229) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(229): object \"s_PC_Out\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730122743146 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_5 mux2t1_5:mux_RegDest " "Elaborating entity \"mux2t1_5\" for hierarchy \"mux2t1_5:mux_RegDest\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux_RegDest" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:regFile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:regFile\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "regFile" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32 reg_file:regFile\|decoder_32:Decoder " "Elaborating entity \"decoder_32\" for hierarchy \"reg_file:regFile\|decoder_32:Decoder\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "Decoder" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_reg reg_file:regFile\|n_reg:Reg0 " "Elaborating entity \"n_reg\" for hierarchy \"reg_file:regFile\|n_reg:Reg0\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "Reg0" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg_file:regFile\|n_reg:Reg0\|dffg:\\G_n_reg:0:REGI " "Elaborating entity \"dffg\" for hierarchy \"reg_file:regFile\|n_reg:Reg0\|dffg:\\G_n_reg:0:REGI\"" {  } { { "../../proj/src/RegFile/n_reg.vhd" "\\G_n_reg:0:REGI" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 reg_file:regFile\|mux_32:Mux1 " "Elaborating entity \"mux_32\" for hierarchy \"reg_file:regFile\|mux_32:Mux1\"" {  } { { "../../proj/src/RegFile/reg_file.vhd" "Mux1" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extenders extenders:imm_SignExtend " "Elaborating entity \"extenders\" for hierarchy \"extenders:imm_SignExtend\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "imm_SignExtend" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:mux_ALU_Reg_Imm " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:mux_ALU_Reg_Imm\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "mux_ALU_Reg_Imm" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:alu_ctrl " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:alu_ctrl\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "alu_ctrl" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "alu_1" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743811 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_addResult alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): inferring latch(es) for signal or variable \"s_addResult\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730122743814 "|MIPS_Processor|alu:alu_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_overflow_detect alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): inferring latch(es) for signal or variable \"s_overflow_detect\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730122743814 "|MIPS_Processor|alu:alu_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_subResult alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): inferring latch(es) for signal or variable \"s_subResult\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730122743814 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[0\] alu.vhd(35) " "Inferred latch for \"s_subResult\[0\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743815 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[1\] alu.vhd(35) " "Inferred latch for \"s_subResult\[1\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[2\] alu.vhd(35) " "Inferred latch for \"s_subResult\[2\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[3\] alu.vhd(35) " "Inferred latch for \"s_subResult\[3\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[4\] alu.vhd(35) " "Inferred latch for \"s_subResult\[4\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[5\] alu.vhd(35) " "Inferred latch for \"s_subResult\[5\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[6\] alu.vhd(35) " "Inferred latch for \"s_subResult\[6\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[7\] alu.vhd(35) " "Inferred latch for \"s_subResult\[7\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[8\] alu.vhd(35) " "Inferred latch for \"s_subResult\[8\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[9\] alu.vhd(35) " "Inferred latch for \"s_subResult\[9\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[10\] alu.vhd(35) " "Inferred latch for \"s_subResult\[10\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[11\] alu.vhd(35) " "Inferred latch for \"s_subResult\[11\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[12\] alu.vhd(35) " "Inferred latch for \"s_subResult\[12\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[13\] alu.vhd(35) " "Inferred latch for \"s_subResult\[13\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[14\] alu.vhd(35) " "Inferred latch for \"s_subResult\[14\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[15\] alu.vhd(35) " "Inferred latch for \"s_subResult\[15\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[16\] alu.vhd(35) " "Inferred latch for \"s_subResult\[16\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[17\] alu.vhd(35) " "Inferred latch for \"s_subResult\[17\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[18\] alu.vhd(35) " "Inferred latch for \"s_subResult\[18\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[19\] alu.vhd(35) " "Inferred latch for \"s_subResult\[19\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743816 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[20\] alu.vhd(35) " "Inferred latch for \"s_subResult\[20\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[21\] alu.vhd(35) " "Inferred latch for \"s_subResult\[21\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[22\] alu.vhd(35) " "Inferred latch for \"s_subResult\[22\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[23\] alu.vhd(35) " "Inferred latch for \"s_subResult\[23\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[24\] alu.vhd(35) " "Inferred latch for \"s_subResult\[24\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[25\] alu.vhd(35) " "Inferred latch for \"s_subResult\[25\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[26\] alu.vhd(35) " "Inferred latch for \"s_subResult\[26\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[27\] alu.vhd(35) " "Inferred latch for \"s_subResult\[27\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[28\] alu.vhd(35) " "Inferred latch for \"s_subResult\[28\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[29\] alu.vhd(35) " "Inferred latch for \"s_subResult\[29\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[30\] alu.vhd(35) " "Inferred latch for \"s_subResult\[30\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_subResult\[31\] alu.vhd(35) " "Inferred latch for \"s_subResult\[31\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_overflow_detect\[0\] alu.vhd(35) " "Inferred latch for \"s_overflow_detect\[0\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_overflow_detect\[1\] alu.vhd(35) " "Inferred latch for \"s_overflow_detect\[1\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_overflow_detect\[2\] alu.vhd(35) " "Inferred latch for \"s_overflow_detect\[2\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[0\] alu.vhd(35) " "Inferred latch for \"s_addResult\[0\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[1\] alu.vhd(35) " "Inferred latch for \"s_addResult\[1\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[2\] alu.vhd(35) " "Inferred latch for \"s_addResult\[2\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[3\] alu.vhd(35) " "Inferred latch for \"s_addResult\[3\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743817 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[4\] alu.vhd(35) " "Inferred latch for \"s_addResult\[4\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[5\] alu.vhd(35) " "Inferred latch for \"s_addResult\[5\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[6\] alu.vhd(35) " "Inferred latch for \"s_addResult\[6\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[7\] alu.vhd(35) " "Inferred latch for \"s_addResult\[7\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[8\] alu.vhd(35) " "Inferred latch for \"s_addResult\[8\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[9\] alu.vhd(35) " "Inferred latch for \"s_addResult\[9\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[10\] alu.vhd(35) " "Inferred latch for \"s_addResult\[10\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[11\] alu.vhd(35) " "Inferred latch for \"s_addResult\[11\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[12\] alu.vhd(35) " "Inferred latch for \"s_addResult\[12\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[13\] alu.vhd(35) " "Inferred latch for \"s_addResult\[13\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[14\] alu.vhd(35) " "Inferred latch for \"s_addResult\[14\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[15\] alu.vhd(35) " "Inferred latch for \"s_addResult\[15\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[16\] alu.vhd(35) " "Inferred latch for \"s_addResult\[16\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[17\] alu.vhd(35) " "Inferred latch for \"s_addResult\[17\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[18\] alu.vhd(35) " "Inferred latch for \"s_addResult\[18\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[19\] alu.vhd(35) " "Inferred latch for \"s_addResult\[19\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[20\] alu.vhd(35) " "Inferred latch for \"s_addResult\[20\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[21\] alu.vhd(35) " "Inferred latch for \"s_addResult\[21\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743818 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[22\] alu.vhd(35) " "Inferred latch for \"s_addResult\[22\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[23\] alu.vhd(35) " "Inferred latch for \"s_addResult\[23\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[24\] alu.vhd(35) " "Inferred latch for \"s_addResult\[24\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[25\] alu.vhd(35) " "Inferred latch for \"s_addResult\[25\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[26\] alu.vhd(35) " "Inferred latch for \"s_addResult\[26\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[27\] alu.vhd(35) " "Inferred latch for \"s_addResult\[27\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[28\] alu.vhd(35) " "Inferred latch for \"s_addResult\[28\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[29\] alu.vhd(35) " "Inferred latch for \"s_addResult\[29\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[30\] alu.vhd(35) " "Inferred latch for \"s_addResult\[30\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_addResult\[31\] alu.vhd(35) " "Inferred latch for \"s_addResult\[31\]\" at alu.vhd(35)" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743819 "|MIPS_Processor|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_logic fetch_logic:fetch_component " "Elaborating entity \"fetch_logic\" for hierarchy \"fetch_logic:fetch_component\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "fetch_component" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743837 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_shifted_branch fetch_logic.vhd(51) " "VHDL Process Statement warning at fetch_logic.vhd(51): inferring latch(es) for signal or variable \"s_shifted_branch\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730122743839 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[0\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[0\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[1\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[1\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[2\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[2\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[3\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[3\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[4\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[4\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[5\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[5\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[6\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[6\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[7\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[7\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[8\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[8\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[9\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[9\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[10\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[10\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[11\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[11\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[12\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[12\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743841 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[13\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[13\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[14\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[14\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[15\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[15\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[16\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[16\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[17\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[17\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[18\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[18\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[19\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[19\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[20\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[20\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[21\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[21\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[22\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[22\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[23\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[23\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[24\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[24\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[25\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[25\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[26\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[26\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[27\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[27\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[28\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[28\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[29\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[29\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[30\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[30\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_shifted_branch\[31\] fetch_logic.vhd(51) " "Inferred latch for \"s_shifted_branch\[31\]\" at fetch_logic.vhd(51)" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730122743842 "|MIPS_Processor|fetch_logic:fetch_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:control_component " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:control_component\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "control_component" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730122743852 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1730122745181 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1730122745181 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1730122745181 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1730122745698 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[30\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[30\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[29\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[29\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[28\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[28\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[27\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[27\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[26\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[26\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[25\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[25\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[24\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[24\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[23\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[23\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[22\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[22\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[21\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[21\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[20\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[20\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[19\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[19\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "fetch_logic:fetch_component\|s_shifted_branch\[18\] fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Duplicate LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[18\]\" merged with LATCH primitive \"fetch_logic:fetch_component\|s_shifted_branch\[31\]\"" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730122865192 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1730122865192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[0\] " "Latch alu:alu_1\|s_subResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865353 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[0\] " "Latch alu:alu_1\|s_addResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865353 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[1\] " "Latch alu:alu_1\|s_addResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[1\] " "Latch alu:alu_1\|s_subResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[2\] " "Latch alu:alu_1\|s_subResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[2\] " "Latch alu:alu_1\|s_addResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[3\] " "Latch alu:alu_1\|s_subResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[3\] " "Latch alu:alu_1\|s_addResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[4\] " "Latch alu:alu_1\|s_addResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[4\] " "Latch alu:alu_1\|s_subResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[5\] " "Latch alu:alu_1\|s_addResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[5\] " "Latch alu:alu_1\|s_subResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[6\] " "Latch alu:alu_1\|s_addResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[6\] " "Latch alu:alu_1\|s_subResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865354 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[7\] " "Latch alu:alu_1\|s_addResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[7\] " "Latch alu:alu_1\|s_subResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[8\] " "Latch alu:alu_1\|s_addResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[8\] " "Latch alu:alu_1\|s_subResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[9\] " "Latch alu:alu_1\|s_addResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[9\] " "Latch alu:alu_1\|s_subResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[10\] " "Latch alu:alu_1\|s_addResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[10\] " "Latch alu:alu_1\|s_subResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[11\] " "Latch alu:alu_1\|s_addResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[11\] " "Latch alu:alu_1\|s_subResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[12\] " "Latch alu:alu_1\|s_addResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[12\] " "Latch alu:alu_1\|s_subResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[13\] " "Latch alu:alu_1\|s_addResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865355 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[13\] " "Latch alu:alu_1\|s_subResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[14\] " "Latch alu:alu_1\|s_addResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[14\] " "Latch alu:alu_1\|s_subResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[15\] " "Latch alu:alu_1\|s_addResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[15\] " "Latch alu:alu_1\|s_subResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[16\] " "Latch alu:alu_1\|s_addResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[16\] " "Latch alu:alu_1\|s_subResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[17\] " "Latch alu:alu_1\|s_addResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[17\] " "Latch alu:alu_1\|s_subResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[18\] " "Latch alu:alu_1\|s_addResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[18\] " "Latch alu:alu_1\|s_subResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[19\] " "Latch alu:alu_1\|s_addResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[19\] " "Latch alu:alu_1\|s_subResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865356 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[20\] " "Latch alu:alu_1\|s_addResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[20\] " "Latch alu:alu_1\|s_subResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[21\] " "Latch alu:alu_1\|s_addResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[21\] " "Latch alu:alu_1\|s_subResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[22\] " "Latch alu:alu_1\|s_addResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[22\] " "Latch alu:alu_1\|s_subResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[23\] " "Latch alu:alu_1\|s_addResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[23\] " "Latch alu:alu_1\|s_subResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[24\] " "Latch alu:alu_1\|s_subResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[24\] " "Latch alu:alu_1\|s_addResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[25\] " "Latch alu:alu_1\|s_subResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[25\] " "Latch alu:alu_1\|s_addResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[26\] " "Latch alu:alu_1\|s_subResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865357 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[26\] " "Latch alu:alu_1\|s_addResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[27\] " "Latch alu:alu_1\|s_subResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[27\] " "Latch alu:alu_1\|s_addResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[28\] " "Latch alu:alu_1\|s_addResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[28\] " "Latch alu:alu_1\|s_subResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[29\] " "Latch alu:alu_1\|s_addResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[29\] " "Latch alu:alu_1\|s_subResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[30\] " "Latch alu:alu_1\|s_addResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[30\] " "Latch alu:alu_1\|s_subResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_addResult\[31\] " "Latch alu:alu_1\|s_addResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_1\|s_subResult\[31\] " "Latch alu:alu_1\|s_subResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865358 ""}  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[6\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865359 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[5\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865359 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[4\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865360 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[3\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865360 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[2\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865360 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[7\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865360 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[9\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865361 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[8\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865361 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[10\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865361 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[11\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865362 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[31\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865363 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[17\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865363 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[16\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865364 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[15\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865364 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[14\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865365 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[13\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[11\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[11\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865365 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_logic:fetch_component\|s_shifted_branch\[12\] " "Latch fetch_logic:fetch_component\|s_shifted_branch\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_logic:fetch_component\|s_PC\[10\] " "Ports D and ENA on the latch are fed by the same signal fetch_logic:fetch_component\|s_PC\[10\]" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730122865365 ""}  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730122865365 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/FetchLogic/fetch_logic.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730122866249 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730122866249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730122977904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730123075256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730123075256 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jayson04/Desktop/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730123083233 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730123083233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115070 " "Implemented 115070 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730123083236 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730123083236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114971 " "Implemented 114971 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730123083236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730123083236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730123083387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 08:44:43 2024 " "Processing ended: Mon Oct 28 08:44:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730123083387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:54 " "Elapsed time: 00:05:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730123083387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:56 " "Total CPU time (on all processors): 00:05:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730123083387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730123083387 ""}
