#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 27 14:03:20 2020
# Process ID: 20636
# Current directory: C:/Users/lucas/Documents/fpga/lab1_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21888 C:\Users\lucas\Documents\fpga\lab1_4_2\lab1_4_2.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab1_4_2/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab1_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab1_4_2/lab1_4_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 801.918 ; gain = 147.469
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 27 14:03:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab1_4_2/lab1_4_2.runs/synth_1/runme.log
close_project
create_project decoder C:/Users/lucas/Documents/fpga/decoder -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
file mkdir C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/sources_1/new/bcdto7segment_dataflow.v w ]
add_files C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/sources_1/new/bcdto7segment_dataflow.v
import_files -fileset constrs_1 -force -norecurse {{C:/Users/lucas/OneDrive - Auburn University/FPGA/lab1_4_2/Nexys4DDR_Master.xdc}}
update_compile_order -fileset sources_1
open_project C:/Users/lucas/Documents/fpga/lab1_4_2/lab1_4_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project decoder
launch_runs synth_1 -jobs 4
[Mon Jan 27 14:08:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/decoder/decoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan 27 14:08:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/decoder/decoder.runs/impl_1/runme.log
set_property target_constrs_file C:/Users/lucas/Documents/fpga/decoder/decoder.srcs/constrs_1/imports/lab1_4_2/Nexys4DDR_Master.xdc [current_fileset -constrset]
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 27 14:09:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/decoder/decoder.runs/synth_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 14:14:47 2020...
