<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>gpiops: xgpiops_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">gpiops
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xgpiops__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xgpiops_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaff08ac5be0729f046324cae2706aaf9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpiops__v3__7.html#gaff08ac5be0729f046324cae2706aaf9a">XGpioPs_ReadReg</a>(BaseAddr, RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddr) + (u32)(RegOffset))</td></tr>
<tr class="memdesc:gaff08ac5be0729f046324cae2706aaf9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads the given register.  <a href="group__gpiops__v3__7.html#gaff08ac5be0729f046324cae2706aaf9a"></a><br/></td></tr>
<tr class="separator:gaff08ac5be0729f046324cae2706aaf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad586332c0958c5044450d735127337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__gpiops__v3__7.html#ga3ad586332c0958c5044450d735127337">XGpioPs_WriteReg</a>(BaseAddr, RegOffset, Data)&#160;&#160;&#160;Xil_Out32((BaseAddr) + (u32)(RegOffset), (u32)(Data))</td></tr>
<tr class="memdesc:ga3ad586332c0958c5044450d735127337"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro writes to the given register.  <a href="group__gpiops__v3__7.html#ga3ad586332c0958c5044450d735127337"></a><br/></td></tr>
<tr class="separator:ga3ad586332c0958c5044450d735127337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets for the GPIO. Each register is 32 bits.</div></td></tr>
<tr class="memitem:ga05aff41166bea96304f2fa71e21362c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05aff41166bea96304f2fa71e21362c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_DATA_LSW_OFFSET</b>&#160;&#160;&#160;0x00000000U  /* Mask and Data Register LSW, WO */</td></tr>
<tr class="separator:ga05aff41166bea96304f2fa71e21362c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b7d35cd223526d8861934f44232284"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05b7d35cd223526d8861934f44232284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_DATA_MSW_OFFSET</b>&#160;&#160;&#160;0x00000004U  /* Mask and Data Register MSW, WO */</td></tr>
<tr class="separator:ga05b7d35cd223526d8861934f44232284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d795f07c1e9e4bfcac2859112fbbd88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d795f07c1e9e4bfcac2859112fbbd88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_DATA_OFFSET</b>&#160;&#160;&#160;0x00000040U  /* Data Register, RW */</td></tr>
<tr class="separator:ga3d795f07c1e9e4bfcac2859112fbbd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e4ebe4ad7fef5e1a1fe215f578d8a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29e4ebe4ad7fef5e1a1fe215f578d8a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_DATA_RO_OFFSET</b>&#160;&#160;&#160;0x00000060U  /* Data Register - Input, RO */</td></tr>
<tr class="separator:ga29e4ebe4ad7fef5e1a1fe215f578d8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee82145f62455e2928a5b8fe66553a40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee82145f62455e2928a5b8fe66553a40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_DIRM_OFFSET</b>&#160;&#160;&#160;0x00000204U  /* Direction Mode Register, RW */</td></tr>
<tr class="separator:gaee82145f62455e2928a5b8fe66553a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74dfb9103ef810106a70f8355e319004"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74dfb9103ef810106a70f8355e319004"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_OUTEN_OFFSET</b>&#160;&#160;&#160;0x00000208U  /* Output Enable Register, RW */</td></tr>
<tr class="separator:ga74dfb9103ef810106a70f8355e319004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ee987794c805429f6e0c34b62ae5b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63ee987794c805429f6e0c34b62ae5b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTMASK_OFFSET</b>&#160;&#160;&#160;0x0000020CU  /* Interrupt Mask Register, RO */</td></tr>
<tr class="separator:ga63ee987794c805429f6e0c34b62ae5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090dab3e38b9493eb63a30c4cc9a9267"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga090dab3e38b9493eb63a30c4cc9a9267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTEN_OFFSET</b>&#160;&#160;&#160;0x00000210U  /* Interrupt Enable Register, WO */</td></tr>
<tr class="separator:ga090dab3e38b9493eb63a30c4cc9a9267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457b603b9dda39af3aad037e3fb7fe89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga457b603b9dda39af3aad037e3fb7fe89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTDIS_OFFSET</b>&#160;&#160;&#160;0x00000214U  /* Interrupt Disable Register, WO*/</td></tr>
<tr class="separator:ga457b603b9dda39af3aad037e3fb7fe89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eac2572743836b91aae65e35e2b4ff2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eac2572743836b91aae65e35e2b4ff2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTSTS_OFFSET</b>&#160;&#160;&#160;0x00000218U  /* Interrupt Status Register, RO */</td></tr>
<tr class="separator:ga6eac2572743836b91aae65e35e2b4ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50a2feb73c4055285aa11d1de90c402"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad50a2feb73c4055285aa11d1de90c402"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTTYPE_OFFSET</b>&#160;&#160;&#160;0x0000021CU  /* Interrupt Type Register, RW */</td></tr>
<tr class="separator:gad50a2feb73c4055285aa11d1de90c402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd48f3262cc46cf828f219edcdb08920"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd48f3262cc46cf828f219edcdb08920"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTPOL_OFFSET</b>&#160;&#160;&#160;0x00000220U  /* Interrupt Polarity Register, RW */</td></tr>
<tr class="separator:gafd48f3262cc46cf828f219edcdb08920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba60ac847a2c6ad66240cf1a849afba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba60ac847a2c6ad66240cf1a849afba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTANY_OFFSET</b>&#160;&#160;&#160;0x00000224U  /* Interrupt On Any Register, RW */</td></tr>
<tr class="separator:ga9ba60ac847a2c6ad66240cf1a849afba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets for each Bank.</div></td></tr>
<tr class="memitem:ga1a0e56e2d9952e68d3737707d7b29581"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a0e56e2d9952e68d3737707d7b29581"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_DATA_MASK_OFFSET</b>&#160;&#160;&#160;0x00000008U  /* Data/Mask Registers offset */</td></tr>
<tr class="separator:ga1a0e56e2d9952e68d3737707d7b29581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2253433045676585190fa543860141d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2253433045676585190fa543860141d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_DATA_BANK_OFFSET</b>&#160;&#160;&#160;0x00000004U  /* Data Registers offset */</td></tr>
<tr class="separator:ga2253433045676585190fa543860141d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba138bbcd05d5e10978166741a8184b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba138bbcd05d5e10978166741a8184b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_REG_MASK_OFFSET</b>&#160;&#160;&#160;0x00000040U  /* Registers offset */</td></tr>
<tr class="separator:ga9ba138bbcd05d5e10978166741a8184b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt type reset values for each bank</div></td></tr>
<tr class="memitem:ga8c9a16d604addea8146e2672823f1dc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c9a16d604addea8146e2672823f1dc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTTYPE_BANK0_RESET</b>&#160;&#160;&#160;0xFFFFFFFFU  /* Resets specific to Zynq */</td></tr>
<tr class="separator:ga8c9a16d604addea8146e2672823f1dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7120883729ac7440f9bbc378f21422a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7120883729ac7440f9bbc378f21422a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTTYPE_BANK1_RESET</b>&#160;&#160;&#160;0x003FFFFFU</td></tr>
<tr class="separator:gae7120883729ac7440f9bbc378f21422a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa4d8c9862e1f3af162c56a42b2e5f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aa4d8c9862e1f3af162c56a42b2e5f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTTYPE_BANK2_RESET</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:ga8aa4d8c9862e1f3af162c56a42b2e5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa809c9d03d6939520e98babf4361100"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa809c9d03d6939520e98babf4361100"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTTYPE_BANK3_RESET</b>&#160;&#160;&#160;0xFFFFFFFFU  /* Reset common to both platforms */</td></tr>
<tr class="separator:gafa809c9d03d6939520e98babf4361100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514054481f5f916ee70f5d8ea40d926b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga514054481f5f916ee70f5d8ea40d926b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTTYPE_BANK4_RESET</b>&#160;&#160;&#160;0xFFFFFFFFU  /* Resets specific to Zynq Ultrascale+ MP */</td></tr>
<tr class="separator:ga514054481f5f916ee70f5d8ea40d926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5904f463885a5fda6141f578da35bea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5904f463885a5fda6141f578da35bea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XGPIOPS_INTTYPE_BANK5_RESET</b>&#160;&#160;&#160;0xFFFFFFFFU</td></tr>
<tr class="separator:gae5904f463885a5fda6141f578da35bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
