verilog_original: |
    // Generated by CIRCT firtool-1.62.0
    module SimpleRISCVCpu(	// src/main/scala/SimpleRISCVCpu.scala:7:7
      input         clock,	// src/main/scala/SimpleRISCVCpu.scala:7:7
                    reset,	// src/main/scala/SimpleRISCVCpu.scala:7:7
      output [31:0] io_pcOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                    io_aluOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                    io_instrOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
      output [6:0]  io_opcodeOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
      output [4:0]  io_rdOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
      output [2:0]  io_funct3Out,	// src/main/scala/SimpleRISCVCpu.scala:8:14
      output [31:0] io_rs1DataOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                    io_rs2DataOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                    io_immOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
      output        io_branchTaken	// src/main/scala/SimpleRISCVCpu.scala:8:14
    );
    
      reg  [31:0] pc;	// src/main/scala/SimpleRISCVCpu.scala:25:19
      reg  [31:0] casez_tmp;	// src/main/scala/SimpleRISCVCpu.scala:50:28
      always_comb begin	// src/main/scala/SimpleRISCVCpu.scala:50:28
        casez (pc[3:2])	// src/main/scala/SimpleRISCVCpu.scala:25:19, :41:{19,24}, :50:28
          2'b00:
            casez_tmp = 32'h400093;	// src/main/scala/SimpleRISCVCpu.scala:50:28
          2'b01:
            casez_tmp = 32'hA08113;	// src/main/scala/SimpleRISCVCpu.scala:50:28
          2'b10:
            casez_tmp = 32'h208233;	// src/main/scala/SimpleRISCVCpu.scala:50:28
          default:
            casez_tmp = 32'h1000063;	// src/main/scala/SimpleRISCVCpu.scala:50:28
        endcase	// src/main/scala/SimpleRISCVCpu.scala:25:19, :41:{19,24}, :50:28
      end // always_comb
      reg  [31:0] regFile_0;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_1;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_2;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_4;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_6;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_7;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_8;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_9;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_10;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_11;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_12;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_13;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_14;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_15;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_16;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_17;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_18;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_19;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_20;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_21;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_22;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_23;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_24;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_25;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_26;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_27;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_28;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_29;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_30;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] regFile_31;	// src/main/scala/SimpleRISCVCpu.scala:65:24
      reg  [31:0] casez_tmp_0;	// src/main/scala/SimpleRISCVCpu.scala:73:29
      always_comb begin	// src/main/scala/SimpleRISCVCpu.scala:73:29
        casez (casez_tmp[19:15])	// src/main/scala/SimpleRISCVCpu.scala:50:28, :53:28, :73:29
          5'b00000:
            casez_tmp_0 = regFile_0;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00001:
            casez_tmp_0 = regFile_1;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00010:
            casez_tmp_0 = regFile_2;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00011:
            casez_tmp_0 = regFile_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00100:
            casez_tmp_0 = regFile_4;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00101:
            casez_tmp_0 = regFile_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00110:
            casez_tmp_0 = regFile_6;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00111:
            casez_tmp_0 = regFile_7;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01000:
            casez_tmp_0 = regFile_8;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01001:
            casez_tmp_0 = regFile_9;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01010:
            casez_tmp_0 = regFile_10;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01011:
            casez_tmp_0 = regFile_11;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01100:
            casez_tmp_0 = regFile_12;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01101:
            casez_tmp_0 = regFile_13;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01110:
            casez_tmp_0 = regFile_14;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01111:
            casez_tmp_0 = regFile_15;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10000:
            casez_tmp_0 = regFile_16;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10001:
            casez_tmp_0 = regFile_17;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10010:
            casez_tmp_0 = regFile_18;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10011:
            casez_tmp_0 = regFile_19;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10100:
            casez_tmp_0 = regFile_20;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10101:
            casez_tmp_0 = regFile_21;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10110:
            casez_tmp_0 = regFile_22;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10111:
            casez_tmp_0 = regFile_23;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11000:
            casez_tmp_0 = regFile_24;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11001:
            casez_tmp_0 = regFile_25;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11010:
            casez_tmp_0 = regFile_26;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11011:
            casez_tmp_0 = regFile_27;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11100:
            casez_tmp_0 = regFile_28;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11101:
            casez_tmp_0 = regFile_29;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11110:
            casez_tmp_0 = regFile_30;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          default:
            casez_tmp_0 = regFile_31;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        endcase	// src/main/scala/SimpleRISCVCpu.scala:50:28, :53:28, :73:29
      end // always_comb
      reg  [31:0] casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29
      always_comb begin	// src/main/scala/SimpleRISCVCpu.scala:73:29
        casez (casez_tmp[24:20])	// src/main/scala/SimpleRISCVCpu.scala:50:28, :54:28, :73:29
          5'b00000:
            casez_tmp_1 = regFile_0;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00001:
            casez_tmp_1 = regFile_1;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00010:
            casez_tmp_1 = regFile_2;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00011:
            casez_tmp_1 = regFile_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00100:
            casez_tmp_1 = regFile_4;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00101:
            casez_tmp_1 = regFile_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00110:
            casez_tmp_1 = regFile_6;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b00111:
            casez_tmp_1 = regFile_7;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01000:
            casez_tmp_1 = regFile_8;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01001:
            casez_tmp_1 = regFile_9;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01010:
            casez_tmp_1 = regFile_10;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01011:
            casez_tmp_1 = regFile_11;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01100:
            casez_tmp_1 = regFile_12;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01101:
            casez_tmp_1 = regFile_13;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01110:
            casez_tmp_1 = regFile_14;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b01111:
            casez_tmp_1 = regFile_15;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10000:
            casez_tmp_1 = regFile_16;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10001:
            casez_tmp_1 = regFile_17;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10010:
            casez_tmp_1 = regFile_18;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10011:
            casez_tmp_1 = regFile_19;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10100:
            casez_tmp_1 = regFile_20;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10101:
            casez_tmp_1 = regFile_21;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10110:
            casez_tmp_1 = regFile_22;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b10111:
            casez_tmp_1 = regFile_23;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11000:
            casez_tmp_1 = regFile_24;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11001:
            casez_tmp_1 = regFile_25;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11010:
            casez_tmp_1 = regFile_26;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11011:
            casez_tmp_1 = regFile_27;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11100:
            casez_tmp_1 = regFile_28;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11101:
            casez_tmp_1 = regFile_29;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          5'b11110:
            casez_tmp_1 = regFile_30;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
          default:
            casez_tmp_1 = regFile_31;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        endcase	// src/main/scala/SimpleRISCVCpu.scala:50:28, :54:28, :73:29
      end // always_comb
      wire        branchTaken = casez_tmp_0 == casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29
      wire        _GEN = casez_tmp[6:0] == 7'h33;	// src/main/scala/SimpleRISCVCpu.scala:50:28, :79:15
      wire        _GEN_0 = casez_tmp[14:12] == 3'h0;	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
      wire [31:0] _aluResult_T = casez_tmp_0 + casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29, :81:43
      wire [31:0] _aluResult_T_3 = casez_tmp_0 & casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29, :82:43
      wire        _GEN_1 = casez_tmp[6:0] == 7'h13;	// src/main/scala/SimpleRISCVCpu.scala:50:28, :84:22
      wire [31:0] _GEN_2 = {{20{casez_tmp[31]}}, casez_tmp[31:20]};	// src/main/scala/SimpleRISCVCpu.scala:50:28, :59:{40,58}, :85:26
      wire [31:0] _aluResult_T_5 = casez_tmp_0 + _GEN_2;	// src/main/scala/SimpleRISCVCpu.scala:73:29, :85:26
      wire        _GEN_3 = (_GEN | _GEN_1) & (|(casez_tmp[11:7]));	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :79:15, :84:22, :92:{33,61,68}
      always @(posedge clock) begin	// src/main/scala/SimpleRISCVCpu.scala:7:7
        if (reset) begin	// src/main/scala/SimpleRISCVCpu.scala:7:7
          pc <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:25:19, :65:32
          regFile_0 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_1 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_2 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_3 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_4 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_5 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_6 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_7 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_8 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_9 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_10 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_11 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_12 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_13 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_14 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_15 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_16 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_17 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_18 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_19 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_20 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_21 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_22 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_23 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_24 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_25 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_26 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_27 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_28 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_29 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_30 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          regFile_31 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        else begin	// src/main/scala/SimpleRISCVCpu.scala:7:7
          if (casez_tmp[6:0] == 7'h63 & branchTaken)	// src/main/scala/SimpleRISCVCpu.scala:50:28, :73:29, :101:{15,32}
            pc <= pc + _GEN_2;	// src/main/scala/SimpleRISCVCpu.scala:25:19, :85:26, :102:22
          else	// src/main/scala/SimpleRISCVCpu.scala:101:32
            pc <= pc + 32'h4;	// src/main/scala/SimpleRISCVCpu.scala:25:19, :104:14
          if (_GEN_3 & ~(|(casez_tmp[11:7]))) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,68,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_0 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_0 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_0 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_0 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_0 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h1) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_1 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_1 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_1 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_1 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_1 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h2) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_2 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_2 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_2 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_2 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_2 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h3) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_3 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_3 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_3 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_3 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_3 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h4) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_4 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_4 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_4 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_4 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_4 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h5) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_5 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_5 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_5 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_5 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_5 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h6) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_6 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_6 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_6 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_6 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_6 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h7) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_7 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_7 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_7 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_7 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_7 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h8) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_8 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_8 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_8 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_8 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_8 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h9) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_9 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_9 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_9 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_9 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_9 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'hA) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_10 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_10 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_10 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_10 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_10 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'hB) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_11 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_11 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_11 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_11 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_11 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'hC) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_12 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_12 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_12 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_12 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_12 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'hD) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_13 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_13 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_13 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_13 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_13 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'hE) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_14 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_14 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_14 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_14 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_14 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'hF) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_15 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_15 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_15 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_15 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_15 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h10) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_16 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_16 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_16 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_16 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_16 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h11) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_17 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_17 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_17 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_17 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_17 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h12) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_18 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_18 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_18 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_18 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_18 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h13) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :84:22, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_19 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_19 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_19 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_19 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_19 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h14) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_20 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_20 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_20 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_20 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_20 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h15) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_21 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_21 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_21 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_21 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_21 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h16) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_22 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_22 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_22 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_22 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_22 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h17) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_23 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_23 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_23 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_23 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_23 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h18) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_24 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_24 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_24 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_24 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_24 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h19) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_25 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_25 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_25 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_25 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_25 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h1A) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_26 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_26 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_26 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_26 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_26 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h1B) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_27 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_27 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_27 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_27 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_27 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h1C) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_28 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_28 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_28 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_28 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_28 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h1D) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_29 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_29 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_29 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_29 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_29 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & casez_tmp[11:7] == 5'h1E) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_30 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_30 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_30 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_30 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_30 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          if (_GEN_3 & (&(casez_tmp[11:7]))) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
            if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
              if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_31 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
              else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
                regFile_31 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
              else	// src/main/scala/SimpleRISCVCpu.scala:80:20
                regFile_31 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
            end
            else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_31 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
            else	// src/main/scala/SimpleRISCVCpu.scala:84:22
              regFile_31 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
        end
      end // always @(posedge)
      assign io_pcOut = pc;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :25:19
      assign io_aluOut =
        _GEN
          ? (_GEN_0 ? _aluResult_T : (&(casez_tmp[14:12])) ? _aluResult_T_3 : 32'h0)
          : _GEN_1 ? _aluResult_T_5 : 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :52:28, :65:32, :78:30, :79:{15,33}, :80:20, :81:{32,43}, :82:{32,43}, :84:{22,40}, :85:{15,26}
      assign io_instrOut = casez_tmp;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28
      assign io_opcodeOut = casez_tmp[6:0];	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28
      assign io_rdOut = casez_tmp[11:7];	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :51:28
      assign io_funct3Out = casez_tmp[14:12];	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :52:28
      assign io_rs1DataOut = casez_tmp_0;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29
      assign io_rs2DataOut = casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29
      assign io_immOut = {{20{casez_tmp[31]}}, casez_tmp[31:20]};	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :59:{19,24,40,58}
      assign io_branchTaken = branchTaken;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29
    endmodule
verilog_fixed: |
  // Generated by CIRCT firtool-1.62.0
  module SimpleRISCVCpu(	// src/main/scala/SimpleRISCVCpu.scala:7:7
    input         clock,	// src/main/scala/SimpleRISCVCpu.scala:7:7
                  reset,	// src/main/scala/SimpleRISCVCpu.scala:7:7
    output [31:0] io_pcOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                  io_aluOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                  io_instrOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
    output [6:0]  io_opcodeOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
    output [4:0]  io_rdOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
    output [2:0]  io_funct3Out,	// src/main/scala/SimpleRISCVCpu.scala:8:14
    output [31:0] io_rs1DataOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                  io_rs2DataOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
                  io_immOut,	// src/main/scala/SimpleRISCVCpu.scala:8:14
    output        io_branchTaken	// src/main/scala/SimpleRISCVCpu.scala:8:14
  );
  
    reg  [31:0] pc;	// src/main/scala/SimpleRISCVCpu.scala:25:19
    reg  [31:0] casez_tmp;	// src/main/scala/SimpleRISCVCpu.scala:50:28
    always_comb begin	// src/main/scala/SimpleRISCVCpu.scala:50:28
      casez (pc[3:2])	// src/main/scala/SimpleRISCVCpu.scala:25:19, :41:{19,24}, :50:28
        2'b00:
          casez_tmp = 32'h400093;	// src/main/scala/SimpleRISCVCpu.scala:50:28
        2'b01:
          casez_tmp = 32'hA08113;	// src/main/scala/SimpleRISCVCpu.scala:50:28
        2'b10:
          casez_tmp = 32'h208233;	// src/main/scala/SimpleRISCVCpu.scala:50:28
        default:
          casez_tmp = 32'h1000063;	// src/main/scala/SimpleRISCVCpu.scala:50:28
      endcase	// src/main/scala/SimpleRISCVCpu.scala:25:19, :41:{19,24}, :50:28
    end // always_comb
    reg  [31:0] regFile_0;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_1;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_2;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_4;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_6;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_7;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_8;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_9;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_10;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_11;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_12;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_13;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_14;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_15;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_16;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_17;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_18;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_19;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_20;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_21;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_22;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_23;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_24;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_25;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_26;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_27;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_28;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_29;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_30;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] regFile_31;	// src/main/scala/SimpleRISCVCpu.scala:65:24
    reg  [31:0] casez_tmp_0;	// src/main/scala/SimpleRISCVCpu.scala:73:29
    always_comb begin	// src/main/scala/SimpleRISCVCpu.scala:73:29
      casez (casez_tmp[19:15])	// src/main/scala/SimpleRISCVCpu.scala:50:28, :53:28, :73:29
        5'b00000:
          casez_tmp_0 = regFile_0;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00001:
          casez_tmp_0 = regFile_1;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00010:
          casez_tmp_0 = regFile_2;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00011:
          casez_tmp_0 = regFile_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00100:
          casez_tmp_0 = regFile_4;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00101:
          casez_tmp_0 = regFile_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00110:
          casez_tmp_0 = regFile_6;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00111:
          casez_tmp_0 = regFile_7;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01000:
          casez_tmp_0 = regFile_8;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01001:
          casez_tmp_0 = regFile_9;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01010:
          casez_tmp_0 = regFile_10;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01011:
          casez_tmp_0 = regFile_11;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01100:
          casez_tmp_0 = regFile_12;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01101:
          casez_tmp_0 = regFile_13;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01110:
          casez_tmp_0 = regFile_14;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01111:
          casez_tmp_0 = regFile_15;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10000:
          casez_tmp_0 = regFile_16;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10001:
          casez_tmp_0 = regFile_17;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10010:
          casez_tmp_0 = regFile_18;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10011:
          casez_tmp_0 = regFile_19;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10100:
          casez_tmp_0 = regFile_20;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10101:
          casez_tmp_0 = regFile_21;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10110:
          casez_tmp_0 = regFile_22;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10111:
          casez_tmp_0 = regFile_23;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11000:
          casez_tmp_0 = regFile_24;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11001:
          casez_tmp_0 = regFile_25;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11010:
          casez_tmp_0 = regFile_26;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11011:
          casez_tmp_0 = regFile_27;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11100:
          casez_tmp_0 = regFile_28;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11101:
          casez_tmp_0 = regFile_29;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11110:
          casez_tmp_0 = regFile_30;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        default:
          casez_tmp_0 = regFile_31;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
      endcase	// src/main/scala/SimpleRISCVCpu.scala:50:28, :53:28, :73:29
    end // always_comb
    reg  [31:0] casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29
    always_comb begin	// src/main/scala/SimpleRISCVCpu.scala:73:29
      casez (casez_tmp[24:20])	// src/main/scala/SimpleRISCVCpu.scala:50:28, :54:28, :73:29
        5'b00000:
          casez_tmp_1 = regFile_0;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00001:
          casez_tmp_1 = regFile_1;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00010:
          casez_tmp_1 = regFile_2;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00011:
          casez_tmp_1 = regFile_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00100:
          casez_tmp_1 = regFile_4;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00101:
          casez_tmp_1 = regFile_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00110:
          casez_tmp_1 = regFile_6;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b00111:
          casez_tmp_1 = regFile_7;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01000:
          casez_tmp_1 = regFile_8;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01001:
          casez_tmp_1 = regFile_9;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01010:
          casez_tmp_1 = regFile_10;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01011:
          casez_tmp_1 = regFile_11;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01100:
          casez_tmp_1 = regFile_12;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01101:
          casez_tmp_1 = regFile_13;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01110:
          casez_tmp_1 = regFile_14;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b01111:
          casez_tmp_1 = regFile_15;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10000:
          casez_tmp_1 = regFile_16;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10001:
          casez_tmp_1 = regFile_17;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10010:
          casez_tmp_1 = regFile_18;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10011:
          casez_tmp_1 = regFile_19;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10100:
          casez_tmp_1 = regFile_20;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10101:
          casez_tmp_1 = regFile_21;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10110:
          casez_tmp_1 = regFile_22;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b10111:
          casez_tmp_1 = regFile_23;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11000:
          casez_tmp_1 = regFile_24;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11001:
          casez_tmp_1 = regFile_25;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11010:
          casez_tmp_1 = regFile_26;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11011:
          casez_tmp_1 = regFile_27;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11100:
          casez_tmp_1 = regFile_28;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11101:
          casez_tmp_1 = regFile_29;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        5'b11110:
          casez_tmp_1 = regFile_30;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
        default:
          casez_tmp_1 = regFile_31;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :73:29
      endcase	// src/main/scala/SimpleRISCVCpu.scala:50:28, :54:28, :73:29
    end // always_comb
    wire        branchTaken = casez_tmp_0 == casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29
    wire        _GEN = casez_tmp[6:0] == 7'h33;	// src/main/scala/SimpleRISCVCpu.scala:50:28, :79:15
    wire        _GEN_0 = casez_tmp[14:12] == 3'h0;	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
    wire [31:0] _aluResult_T = casez_tmp_0 + casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29, :81:43
    wire [31:0] _aluResult_T_3 = casez_tmp_0 & casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:73:29, :82:43
    wire        _GEN_1 = casez_tmp[6:0] == 7'h13;	// src/main/scala/SimpleRISCVCpu.scala:50:28, :84:22
    wire [31:0] _GEN_2 = {{20{casez_tmp[31]}}, casez_tmp[31:20]};	// src/main/scala/SimpleRISCVCpu.scala:50:28, :59:{40,58}, :85:26
    wire [31:0] _aluResult_T_5 = casez_tmp_0 - _GEN_2;	// src/main/scala/SimpleRISCVCpu.scala:73:29, :85:26
    wire        _GEN_3 = (_GEN | _GEN_1) & (|(casez_tmp[11:7]));	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :79:15, :84:22, :92:{33,61,68}
    always @(posedge clock) begin	// src/main/scala/SimpleRISCVCpu.scala:7:7
      if (reset) begin	// src/main/scala/SimpleRISCVCpu.scala:7:7
        pc <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:25:19, :65:32
        regFile_0 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_1 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_2 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_3 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_4 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_5 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_6 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_7 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_8 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_9 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_10 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_11 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_12 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_13 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_14 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_15 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_16 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_17 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_18 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_19 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_20 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_21 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_22 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_23 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_24 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_25 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_26 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_27 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_28 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_29 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_30 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        regFile_31 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
      end
      else begin	// src/main/scala/SimpleRISCVCpu.scala:7:7
        if (casez_tmp[6:0] == 7'h63 & branchTaken)	// src/main/scala/SimpleRISCVCpu.scala:50:28, :73:29, :101:{15,32}
          pc <= pc + _GEN_2;	// src/main/scala/SimpleRISCVCpu.scala:25:19, :85:26, :102:22
        else	// src/main/scala/SimpleRISCVCpu.scala:101:32
          pc <= pc + 32'h4;	// src/main/scala/SimpleRISCVCpu.scala:25:19, :104:14
        if (_GEN_3 & ~(|(casez_tmp[11:7]))) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,68,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_0 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_0 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_0 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_0 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_0 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h1) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_1 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_1 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_1 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_1 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_1 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h2) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_2 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_2 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_2 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_2 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_2 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h3) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_3 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_3 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_3 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_3 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_3 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h4) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_4 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_4 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_4 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_4 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_4 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h5) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_5 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_5 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_5 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_5 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_5 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h6) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_6 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_6 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_6 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_6 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_6 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h7) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_7 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_7 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_7 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_7 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_7 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h8) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_8 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_8 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_8 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_8 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_8 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h9) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_9 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_9 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_9 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_9 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_9 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'hA) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_10 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_10 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_10 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_10 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_10 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'hB) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_11 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_11 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_11 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_11 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_11 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'hC) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_12 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_12 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_12 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_12 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_12 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'hD) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_13 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_13 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_13 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_13 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_13 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'hE) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_14 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_14 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_14 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_14 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_14 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'hF) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_15 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_15 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_15 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_15 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_15 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h10) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_16 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_16 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_16 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_16 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_16 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h11) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_17 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_17 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_17 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_17 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_17 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h12) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_18 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_18 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_18 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_18 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_18 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h13) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :84:22, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_19 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_19 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_19 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_19 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_19 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h14) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_20 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_20 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_20 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_20 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_20 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h15) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_21 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_21 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_21 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_21 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_21 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h16) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_22 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_22 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_22 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_22 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_22 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h17) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_23 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_23 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_23 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_23 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_23 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h18) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_24 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_24 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_24 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_24 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_24 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h19) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_25 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_25 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_25 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_25 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_25 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h1A) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_26 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_26 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_26 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_26 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_26 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h1B) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_27 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_27 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_27 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_27 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_27 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h1C) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_28 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_28 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_28 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_28 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_28 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h1D) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_29 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_29 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_29 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_29 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_29 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & casez_tmp[11:7] == 5'h1E) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_30 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_30 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_30 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_30 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_30 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
        if (_GEN_3 & (&(casez_tmp[11:7]))) begin	// src/main/scala/SimpleRISCVCpu.scala:50:28, :51:28, :65:24, :92:{61,78}, :93:17
          if (_GEN) begin	// src/main/scala/SimpleRISCVCpu.scala:79:15
            if (_GEN_0)	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_31 <= _aluResult_T;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :81:43
            else if (&(casez_tmp[14:12]))	// src/main/scala/SimpleRISCVCpu.scala:50:28, :52:28, :80:20
              regFile_31 <= _aluResult_T_3;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :82:43
            else	// src/main/scala/SimpleRISCVCpu.scala:80:20
              regFile_31 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
          end
          else if (_GEN_1)	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_31 <= _aluResult_T_5;	// src/main/scala/SimpleRISCVCpu.scala:65:24, :85:26
          else	// src/main/scala/SimpleRISCVCpu.scala:84:22
            regFile_31 <= 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:65:{24,32}
        end
      end
    end // always @(posedge)
    assign io_pcOut = pc;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :25:19
    assign io_aluOut =
      _GEN
        ? (_GEN_0 ? _aluResult_T : (&(casez_tmp[14:12])) ? _aluResult_T_3 : 32'h0)
        : _GEN_1 ? _aluResult_T_5 : 32'h0;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :52:28, :65:32, :78:30, :79:{15,33}, :80:20, :81:{32,43}, :82:{32,43}, :84:{22,40}, :85:{15,26}
    assign io_instrOut = casez_tmp;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28
    assign io_opcodeOut = casez_tmp[6:0];	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28
    assign io_rdOut = casez_tmp[11:7];	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :51:28
    assign io_funct3Out = casez_tmp[14:12];	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :52:28
    assign io_rs1DataOut = casez_tmp_0;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29
    assign io_rs2DataOut = casez_tmp_1;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29
    assign io_immOut = {{20{casez_tmp[31]}}, casez_tmp[31:20]};	// src/main/scala/SimpleRISCVCpu.scala:7:7, :50:28, :59:{19,24,40,58}
    assign io_branchTaken = branchTaken;	// src/main/scala/SimpleRISCVCpu.scala:7:7, :73:29
  endmodule
  
chisel_original: |
  // Import Chisel libraries
  import chisel3._
  import chisel3.util._
  
  // Define the CPU module with extra branch logic and outputs
  class SimpleRISCVCpu extends Module {
    val io = IO(new Bundle {
      val pcOut       = Output(UInt(32.W))
        val aluOut      = Output(SInt(32.W))
        // Extra outputs for increased connectivity:
        val instrOut    = Output(UInt(32.W))   // Fetched instruction
        val opcodeOut   = Output(UInt(7.W))    // Decoded opcode
        val rdOut       = Output(UInt(5.W))    // Destination register (rd)
        val funct3Out   = Output(UInt(3.W))    // Decoded funct3 field
        val rs1DataOut  = Output(SInt(32.W))   // Data from rs1 register
        val rs2DataOut  = Output(SInt(32.W))   // Data from rs2 register
        val immOut      = Output(SInt(32.W))   // Computed immediate value
        val branchTaken = Output(Bool())       // Branch condition: rs1 == rs2
      })
    
      // ------------------------------
      // Program Counter
      // ------------------------------
      val pc = RegInit(0.U(32.W))
    
      // ------------------------------
      // Instruction Memory (4 instructions)
      // ------------------------------
      val instrMem = VecInit(Seq(
        "h00400093".U(32.W), // addi x1, x0, 4   -> x1 = 4
        "h00A08113".U(32.W), // addi x2, x1, 10  -> x2 = x1 + 10
        "h00208233".U(32.W), // add  x4, x1, x2  -> x4 = x1 + x2
        "h01000063".U(32.W)  // branch instruction (opcode 1100011)
      ))
    
      // ------------------------------
      // Fetch Stage
      // ------------------------------
      // Use the lower 2 bits of (pc >> 2) as the index (works for 4 instructions)
      val index = (pc >> 2)(1, 0)
      val instruction = instrMem(index)
    
      // ------------------------------
      // Decode Stage
      // ------------------------------
      // Extract standard RISC-V fields:
      //   opcode: bits [6:0], rd: bits [11:7], funct3: bits [14:12],
      //   rs1: bits [19:15], rs2: bits [24:20], funct7: bits [31:25]
      val opcode  = instruction(6, 0)
      val rd      = instruction(11, 7)
      val funct3  = instruction(14, 12)
      val rs1     = instruction(19, 15)
      val rs2     = instruction(24, 20)
      val funct7  = instruction(31, 25)
    
      // Compute a simplified immediate value (for I-type and branch)
      // (Normally, branch immediates are extracted differently.)
      val immVal = Cat(Fill(20, instruction(31)), instruction(31, 20)).asSInt
    
      // ------------------------------
      // Register File
      // ------------------------------
      // 32 registers of 32-bit signed numbers
      val regFile = RegInit(VecInit(Seq.fill(32)(0.S(32.W))))
      val rs1Data = regFile(rs1)
      val rs2Data = regFile(rs2)
    
      // ------------------------------
      // Branch Comparator
      // ------------------------------
      // Compare rs1 and rs2; branchTaken is true if they are equal.
      val branchTaken = rs1Data === rs2Data
    
      // ------------------------------
      // Execute Stage: ALU Operation
      // ------------------------------
      val aluResult = WireDefault(0.S(32.W))
      when(opcode === "b0110011".U) { // R-type instruction
        switch(funct3) {
          is("b000".U) { aluResult := rs1Data + rs2Data } // ADD
          is("b111".U) { aluResult := rs1Data & rs2Data }   // AND
        }
      } .elsewhen(opcode === "b0010011".U) { // I-type (e.g., ADDI)
        aluResult := rs1Data + immVal
      }
    
      // ------------------------------
      // Write-Back Stage
      // ------------------------------
      // Write ALU result to register file (ensure x0 stays zero)
      when((opcode === "b0110011".U || opcode === "b0010011".U) && (rd =/= 0.U)) {
        regFile(rd) := aluResult
      }
    
      // ------------------------------
      // Update Program Counter with Branch Logic
      // ------------------------------
      // If the opcode indicates a branch (1100011) and the branch condition is met,
      // update PC with (pc + immVal) (converted from SInt to UInt). Otherwise, increment by 4.
      when(opcode === "b1100011".U && branchTaken) {
        pc := (pc.asSInt + immVal).asUInt
      } .otherwise {
        pc := pc + 4.U
      }
    
      // ------------------------------
      // Connect Internal Signals to Top-Level I/O
      // ------------------------------
      io.pcOut       := pc
      io.aluOut      := aluResult
      io.instrOut    := instruction
      io.opcodeOut   := opcode
      io.rdOut       := rd
      io.funct3Out   := funct3
      io.rs1DataOut  := rs1Data
      io.rs2DataOut  := rs2Data
      io.immOut      := immVal
      io.branchTaken := branchTaken
    }
name: simple_module
