
proiect-motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b28  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  08009be8  08009be8  00019be8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a144  0800a144  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800a144  0800a144  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a144  0800a144  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a144  0800a144  0001a144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a148  0800a148  0001a148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a14c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  200001dc  0800a328  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  0800a328  00020534  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100fe  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002167  00000000  00000000  00030302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00032470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd8  00000000  00000000  00033320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012743  00000000  00000000  000340f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000120a7  00000000  00000000  0004683b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006d45d  00000000  00000000  000588e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c5d3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047e8  00000000  00000000  000c5d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009bd0 	.word	0x08009bd0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	08009bd0 	.word	0x08009bd0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa83 	bl	8001948 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f9d3 	bl	80017f8 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa75 	bl	8001948 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa6b 	bl	8001948 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f9fb 	bl	800187c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f9f1 	bl	800187c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 f9b7 	bl	8000824 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 f943 	bl	800074c <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 f9a9 	bl	8000824 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 f99f 	bl	8000824 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 f94f 	bl	8000798 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 f945 	bl	8000798 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fdiv>:
 800051c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800051e:	464f      	mov	r7, r9
 8000520:	4646      	mov	r6, r8
 8000522:	46d6      	mov	lr, sl
 8000524:	0245      	lsls	r5, r0, #9
 8000526:	b5c0      	push	{r6, r7, lr}
 8000528:	0047      	lsls	r7, r0, #1
 800052a:	1c0c      	adds	r4, r1, #0
 800052c:	0a6d      	lsrs	r5, r5, #9
 800052e:	0e3f      	lsrs	r7, r7, #24
 8000530:	0fc6      	lsrs	r6, r0, #31
 8000532:	2f00      	cmp	r7, #0
 8000534:	d100      	bne.n	8000538 <__aeabi_fdiv+0x1c>
 8000536:	e070      	b.n	800061a <__aeabi_fdiv+0xfe>
 8000538:	2fff      	cmp	r7, #255	; 0xff
 800053a:	d100      	bne.n	800053e <__aeabi_fdiv+0x22>
 800053c:	e075      	b.n	800062a <__aeabi_fdiv+0x10e>
 800053e:	00eb      	lsls	r3, r5, #3
 8000540:	2580      	movs	r5, #128	; 0x80
 8000542:	04ed      	lsls	r5, r5, #19
 8000544:	431d      	orrs	r5, r3
 8000546:	2300      	movs	r3, #0
 8000548:	4699      	mov	r9, r3
 800054a:	469a      	mov	sl, r3
 800054c:	3f7f      	subs	r7, #127	; 0x7f
 800054e:	0260      	lsls	r0, r4, #9
 8000550:	0a43      	lsrs	r3, r0, #9
 8000552:	4698      	mov	r8, r3
 8000554:	0063      	lsls	r3, r4, #1
 8000556:	0e1b      	lsrs	r3, r3, #24
 8000558:	0fe4      	lsrs	r4, r4, #31
 800055a:	2b00      	cmp	r3, #0
 800055c:	d04e      	beq.n	80005fc <__aeabi_fdiv+0xe0>
 800055e:	2bff      	cmp	r3, #255	; 0xff
 8000560:	d046      	beq.n	80005f0 <__aeabi_fdiv+0xd4>
 8000562:	4642      	mov	r2, r8
 8000564:	00d0      	lsls	r0, r2, #3
 8000566:	2280      	movs	r2, #128	; 0x80
 8000568:	04d2      	lsls	r2, r2, #19
 800056a:	4302      	orrs	r2, r0
 800056c:	4690      	mov	r8, r2
 800056e:	2200      	movs	r2, #0
 8000570:	3b7f      	subs	r3, #127	; 0x7f
 8000572:	0031      	movs	r1, r6
 8000574:	1aff      	subs	r7, r7, r3
 8000576:	464b      	mov	r3, r9
 8000578:	4061      	eors	r1, r4
 800057a:	b2c9      	uxtb	r1, r1
 800057c:	4313      	orrs	r3, r2
 800057e:	2b0f      	cmp	r3, #15
 8000580:	d900      	bls.n	8000584 <__aeabi_fdiv+0x68>
 8000582:	e0b5      	b.n	80006f0 <__aeabi_fdiv+0x1d4>
 8000584:	486e      	ldr	r0, [pc, #440]	; (8000740 <__aeabi_fdiv+0x224>)
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	58c3      	ldr	r3, [r0, r3]
 800058a:	469f      	mov	pc, r3
 800058c:	2300      	movs	r3, #0
 800058e:	4698      	mov	r8, r3
 8000590:	0026      	movs	r6, r4
 8000592:	4645      	mov	r5, r8
 8000594:	4692      	mov	sl, r2
 8000596:	4653      	mov	r3, sl
 8000598:	2b02      	cmp	r3, #2
 800059a:	d100      	bne.n	800059e <__aeabi_fdiv+0x82>
 800059c:	e089      	b.n	80006b2 <__aeabi_fdiv+0x196>
 800059e:	2b03      	cmp	r3, #3
 80005a0:	d100      	bne.n	80005a4 <__aeabi_fdiv+0x88>
 80005a2:	e09e      	b.n	80006e2 <__aeabi_fdiv+0x1c6>
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d018      	beq.n	80005da <__aeabi_fdiv+0xbe>
 80005a8:	003b      	movs	r3, r7
 80005aa:	337f      	adds	r3, #127	; 0x7f
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	dd69      	ble.n	8000684 <__aeabi_fdiv+0x168>
 80005b0:	076a      	lsls	r2, r5, #29
 80005b2:	d004      	beq.n	80005be <__aeabi_fdiv+0xa2>
 80005b4:	220f      	movs	r2, #15
 80005b6:	402a      	ands	r2, r5
 80005b8:	2a04      	cmp	r2, #4
 80005ba:	d000      	beq.n	80005be <__aeabi_fdiv+0xa2>
 80005bc:	3504      	adds	r5, #4
 80005be:	012a      	lsls	r2, r5, #4
 80005c0:	d503      	bpl.n	80005ca <__aeabi_fdiv+0xae>
 80005c2:	4b60      	ldr	r3, [pc, #384]	; (8000744 <__aeabi_fdiv+0x228>)
 80005c4:	401d      	ands	r5, r3
 80005c6:	003b      	movs	r3, r7
 80005c8:	3380      	adds	r3, #128	; 0x80
 80005ca:	2bfe      	cmp	r3, #254	; 0xfe
 80005cc:	dd00      	ble.n	80005d0 <__aeabi_fdiv+0xb4>
 80005ce:	e070      	b.n	80006b2 <__aeabi_fdiv+0x196>
 80005d0:	01ad      	lsls	r5, r5, #6
 80005d2:	0a6d      	lsrs	r5, r5, #9
 80005d4:	b2d8      	uxtb	r0, r3
 80005d6:	e002      	b.n	80005de <__aeabi_fdiv+0xc2>
 80005d8:	000e      	movs	r6, r1
 80005da:	2000      	movs	r0, #0
 80005dc:	2500      	movs	r5, #0
 80005de:	05c0      	lsls	r0, r0, #23
 80005e0:	4328      	orrs	r0, r5
 80005e2:	07f6      	lsls	r6, r6, #31
 80005e4:	4330      	orrs	r0, r6
 80005e6:	bce0      	pop	{r5, r6, r7}
 80005e8:	46ba      	mov	sl, r7
 80005ea:	46b1      	mov	r9, r6
 80005ec:	46a8      	mov	r8, r5
 80005ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f0:	4643      	mov	r3, r8
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d13f      	bne.n	8000676 <__aeabi_fdiv+0x15a>
 80005f6:	2202      	movs	r2, #2
 80005f8:	3fff      	subs	r7, #255	; 0xff
 80005fa:	e003      	b.n	8000604 <__aeabi_fdiv+0xe8>
 80005fc:	4643      	mov	r3, r8
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d12d      	bne.n	800065e <__aeabi_fdiv+0x142>
 8000602:	2201      	movs	r2, #1
 8000604:	0031      	movs	r1, r6
 8000606:	464b      	mov	r3, r9
 8000608:	4061      	eors	r1, r4
 800060a:	b2c9      	uxtb	r1, r1
 800060c:	4313      	orrs	r3, r2
 800060e:	2b0f      	cmp	r3, #15
 8000610:	d834      	bhi.n	800067c <__aeabi_fdiv+0x160>
 8000612:	484d      	ldr	r0, [pc, #308]	; (8000748 <__aeabi_fdiv+0x22c>)
 8000614:	009b      	lsls	r3, r3, #2
 8000616:	58c3      	ldr	r3, [r0, r3]
 8000618:	469f      	mov	pc, r3
 800061a:	2d00      	cmp	r5, #0
 800061c:	d113      	bne.n	8000646 <__aeabi_fdiv+0x12a>
 800061e:	2304      	movs	r3, #4
 8000620:	4699      	mov	r9, r3
 8000622:	3b03      	subs	r3, #3
 8000624:	2700      	movs	r7, #0
 8000626:	469a      	mov	sl, r3
 8000628:	e791      	b.n	800054e <__aeabi_fdiv+0x32>
 800062a:	2d00      	cmp	r5, #0
 800062c:	d105      	bne.n	800063a <__aeabi_fdiv+0x11e>
 800062e:	2308      	movs	r3, #8
 8000630:	4699      	mov	r9, r3
 8000632:	3b06      	subs	r3, #6
 8000634:	27ff      	movs	r7, #255	; 0xff
 8000636:	469a      	mov	sl, r3
 8000638:	e789      	b.n	800054e <__aeabi_fdiv+0x32>
 800063a:	230c      	movs	r3, #12
 800063c:	4699      	mov	r9, r3
 800063e:	3b09      	subs	r3, #9
 8000640:	27ff      	movs	r7, #255	; 0xff
 8000642:	469a      	mov	sl, r3
 8000644:	e783      	b.n	800054e <__aeabi_fdiv+0x32>
 8000646:	0028      	movs	r0, r5
 8000648:	f002 f8d2 	bl	80027f0 <__clzsi2>
 800064c:	2776      	movs	r7, #118	; 0x76
 800064e:	1f43      	subs	r3, r0, #5
 8000650:	409d      	lsls	r5, r3
 8000652:	2300      	movs	r3, #0
 8000654:	427f      	negs	r7, r7
 8000656:	4699      	mov	r9, r3
 8000658:	469a      	mov	sl, r3
 800065a:	1a3f      	subs	r7, r7, r0
 800065c:	e777      	b.n	800054e <__aeabi_fdiv+0x32>
 800065e:	4640      	mov	r0, r8
 8000660:	f002 f8c6 	bl	80027f0 <__clzsi2>
 8000664:	4642      	mov	r2, r8
 8000666:	1f43      	subs	r3, r0, #5
 8000668:	409a      	lsls	r2, r3
 800066a:	2376      	movs	r3, #118	; 0x76
 800066c:	425b      	negs	r3, r3
 800066e:	4690      	mov	r8, r2
 8000670:	1a1b      	subs	r3, r3, r0
 8000672:	2200      	movs	r2, #0
 8000674:	e77d      	b.n	8000572 <__aeabi_fdiv+0x56>
 8000676:	23ff      	movs	r3, #255	; 0xff
 8000678:	2203      	movs	r2, #3
 800067a:	e77a      	b.n	8000572 <__aeabi_fdiv+0x56>
 800067c:	000e      	movs	r6, r1
 800067e:	20ff      	movs	r0, #255	; 0xff
 8000680:	2500      	movs	r5, #0
 8000682:	e7ac      	b.n	80005de <__aeabi_fdiv+0xc2>
 8000684:	2001      	movs	r0, #1
 8000686:	1ac0      	subs	r0, r0, r3
 8000688:	281b      	cmp	r0, #27
 800068a:	dca6      	bgt.n	80005da <__aeabi_fdiv+0xbe>
 800068c:	379e      	adds	r7, #158	; 0x9e
 800068e:	002a      	movs	r2, r5
 8000690:	40bd      	lsls	r5, r7
 8000692:	40c2      	lsrs	r2, r0
 8000694:	1e6b      	subs	r3, r5, #1
 8000696:	419d      	sbcs	r5, r3
 8000698:	4315      	orrs	r5, r2
 800069a:	076b      	lsls	r3, r5, #29
 800069c:	d004      	beq.n	80006a8 <__aeabi_fdiv+0x18c>
 800069e:	230f      	movs	r3, #15
 80006a0:	402b      	ands	r3, r5
 80006a2:	2b04      	cmp	r3, #4
 80006a4:	d000      	beq.n	80006a8 <__aeabi_fdiv+0x18c>
 80006a6:	3504      	adds	r5, #4
 80006a8:	016b      	lsls	r3, r5, #5
 80006aa:	d544      	bpl.n	8000736 <__aeabi_fdiv+0x21a>
 80006ac:	2001      	movs	r0, #1
 80006ae:	2500      	movs	r5, #0
 80006b0:	e795      	b.n	80005de <__aeabi_fdiv+0xc2>
 80006b2:	20ff      	movs	r0, #255	; 0xff
 80006b4:	2500      	movs	r5, #0
 80006b6:	e792      	b.n	80005de <__aeabi_fdiv+0xc2>
 80006b8:	2580      	movs	r5, #128	; 0x80
 80006ba:	2600      	movs	r6, #0
 80006bc:	20ff      	movs	r0, #255	; 0xff
 80006be:	03ed      	lsls	r5, r5, #15
 80006c0:	e78d      	b.n	80005de <__aeabi_fdiv+0xc2>
 80006c2:	2300      	movs	r3, #0
 80006c4:	4698      	mov	r8, r3
 80006c6:	2080      	movs	r0, #128	; 0x80
 80006c8:	03c0      	lsls	r0, r0, #15
 80006ca:	4205      	tst	r5, r0
 80006cc:	d009      	beq.n	80006e2 <__aeabi_fdiv+0x1c6>
 80006ce:	4643      	mov	r3, r8
 80006d0:	4203      	tst	r3, r0
 80006d2:	d106      	bne.n	80006e2 <__aeabi_fdiv+0x1c6>
 80006d4:	4645      	mov	r5, r8
 80006d6:	4305      	orrs	r5, r0
 80006d8:	026d      	lsls	r5, r5, #9
 80006da:	0026      	movs	r6, r4
 80006dc:	20ff      	movs	r0, #255	; 0xff
 80006de:	0a6d      	lsrs	r5, r5, #9
 80006e0:	e77d      	b.n	80005de <__aeabi_fdiv+0xc2>
 80006e2:	2080      	movs	r0, #128	; 0x80
 80006e4:	03c0      	lsls	r0, r0, #15
 80006e6:	4305      	orrs	r5, r0
 80006e8:	026d      	lsls	r5, r5, #9
 80006ea:	20ff      	movs	r0, #255	; 0xff
 80006ec:	0a6d      	lsrs	r5, r5, #9
 80006ee:	e776      	b.n	80005de <__aeabi_fdiv+0xc2>
 80006f0:	4642      	mov	r2, r8
 80006f2:	016b      	lsls	r3, r5, #5
 80006f4:	0150      	lsls	r0, r2, #5
 80006f6:	4283      	cmp	r3, r0
 80006f8:	d219      	bcs.n	800072e <__aeabi_fdiv+0x212>
 80006fa:	221b      	movs	r2, #27
 80006fc:	2500      	movs	r5, #0
 80006fe:	3f01      	subs	r7, #1
 8000700:	2601      	movs	r6, #1
 8000702:	001c      	movs	r4, r3
 8000704:	006d      	lsls	r5, r5, #1
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	2c00      	cmp	r4, #0
 800070a:	db01      	blt.n	8000710 <__aeabi_fdiv+0x1f4>
 800070c:	4298      	cmp	r0, r3
 800070e:	d801      	bhi.n	8000714 <__aeabi_fdiv+0x1f8>
 8000710:	1a1b      	subs	r3, r3, r0
 8000712:	4335      	orrs	r5, r6
 8000714:	3a01      	subs	r2, #1
 8000716:	2a00      	cmp	r2, #0
 8000718:	d1f3      	bne.n	8000702 <__aeabi_fdiv+0x1e6>
 800071a:	1e5a      	subs	r2, r3, #1
 800071c:	4193      	sbcs	r3, r2
 800071e:	431d      	orrs	r5, r3
 8000720:	003b      	movs	r3, r7
 8000722:	337f      	adds	r3, #127	; 0x7f
 8000724:	000e      	movs	r6, r1
 8000726:	2b00      	cmp	r3, #0
 8000728:	dd00      	ble.n	800072c <__aeabi_fdiv+0x210>
 800072a:	e741      	b.n	80005b0 <__aeabi_fdiv+0x94>
 800072c:	e7aa      	b.n	8000684 <__aeabi_fdiv+0x168>
 800072e:	221a      	movs	r2, #26
 8000730:	2501      	movs	r5, #1
 8000732:	1a1b      	subs	r3, r3, r0
 8000734:	e7e4      	b.n	8000700 <__aeabi_fdiv+0x1e4>
 8000736:	01ad      	lsls	r5, r5, #6
 8000738:	2000      	movs	r0, #0
 800073a:	0a6d      	lsrs	r5, r5, #9
 800073c:	e74f      	b.n	80005de <__aeabi_fdiv+0xc2>
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	08009bf4 	.word	0x08009bf4
 8000744:	f7ffffff 	.word	0xf7ffffff
 8000748:	08009c34 	.word	0x08009c34

0800074c <__eqsf2>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	0042      	lsls	r2, r0, #1
 8000750:	0245      	lsls	r5, r0, #9
 8000752:	024e      	lsls	r6, r1, #9
 8000754:	004c      	lsls	r4, r1, #1
 8000756:	0fc3      	lsrs	r3, r0, #31
 8000758:	0a6d      	lsrs	r5, r5, #9
 800075a:	2001      	movs	r0, #1
 800075c:	0e12      	lsrs	r2, r2, #24
 800075e:	0a76      	lsrs	r6, r6, #9
 8000760:	0e24      	lsrs	r4, r4, #24
 8000762:	0fc9      	lsrs	r1, r1, #31
 8000764:	2aff      	cmp	r2, #255	; 0xff
 8000766:	d006      	beq.n	8000776 <__eqsf2+0x2a>
 8000768:	2cff      	cmp	r4, #255	; 0xff
 800076a:	d003      	beq.n	8000774 <__eqsf2+0x28>
 800076c:	42a2      	cmp	r2, r4
 800076e:	d101      	bne.n	8000774 <__eqsf2+0x28>
 8000770:	42b5      	cmp	r5, r6
 8000772:	d006      	beq.n	8000782 <__eqsf2+0x36>
 8000774:	bd70      	pop	{r4, r5, r6, pc}
 8000776:	2d00      	cmp	r5, #0
 8000778:	d1fc      	bne.n	8000774 <__eqsf2+0x28>
 800077a:	2cff      	cmp	r4, #255	; 0xff
 800077c:	d1fa      	bne.n	8000774 <__eqsf2+0x28>
 800077e:	2e00      	cmp	r6, #0
 8000780:	d1f8      	bne.n	8000774 <__eqsf2+0x28>
 8000782:	428b      	cmp	r3, r1
 8000784:	d006      	beq.n	8000794 <__eqsf2+0x48>
 8000786:	2001      	movs	r0, #1
 8000788:	2a00      	cmp	r2, #0
 800078a:	d1f3      	bne.n	8000774 <__eqsf2+0x28>
 800078c:	0028      	movs	r0, r5
 800078e:	1e43      	subs	r3, r0, #1
 8000790:	4198      	sbcs	r0, r3
 8000792:	e7ef      	b.n	8000774 <__eqsf2+0x28>
 8000794:	2000      	movs	r0, #0
 8000796:	e7ed      	b.n	8000774 <__eqsf2+0x28>

08000798 <__gesf2>:
 8000798:	b570      	push	{r4, r5, r6, lr}
 800079a:	0042      	lsls	r2, r0, #1
 800079c:	0245      	lsls	r5, r0, #9
 800079e:	024e      	lsls	r6, r1, #9
 80007a0:	004c      	lsls	r4, r1, #1
 80007a2:	0fc3      	lsrs	r3, r0, #31
 80007a4:	0a6d      	lsrs	r5, r5, #9
 80007a6:	0e12      	lsrs	r2, r2, #24
 80007a8:	0a76      	lsrs	r6, r6, #9
 80007aa:	0e24      	lsrs	r4, r4, #24
 80007ac:	0fc8      	lsrs	r0, r1, #31
 80007ae:	2aff      	cmp	r2, #255	; 0xff
 80007b0:	d01b      	beq.n	80007ea <__gesf2+0x52>
 80007b2:	2cff      	cmp	r4, #255	; 0xff
 80007b4:	d00e      	beq.n	80007d4 <__gesf2+0x3c>
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d11b      	bne.n	80007f2 <__gesf2+0x5a>
 80007ba:	2c00      	cmp	r4, #0
 80007bc:	d101      	bne.n	80007c2 <__gesf2+0x2a>
 80007be:	2e00      	cmp	r6, #0
 80007c0:	d01c      	beq.n	80007fc <__gesf2+0x64>
 80007c2:	2d00      	cmp	r5, #0
 80007c4:	d00c      	beq.n	80007e0 <__gesf2+0x48>
 80007c6:	4283      	cmp	r3, r0
 80007c8:	d01c      	beq.n	8000804 <__gesf2+0x6c>
 80007ca:	2102      	movs	r1, #2
 80007cc:	1e58      	subs	r0, r3, #1
 80007ce:	4008      	ands	r0, r1
 80007d0:	3801      	subs	r0, #1
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	2e00      	cmp	r6, #0
 80007d6:	d122      	bne.n	800081e <__gesf2+0x86>
 80007d8:	2a00      	cmp	r2, #0
 80007da:	d1f4      	bne.n	80007c6 <__gesf2+0x2e>
 80007dc:	2d00      	cmp	r5, #0
 80007de:	d1f2      	bne.n	80007c6 <__gesf2+0x2e>
 80007e0:	2800      	cmp	r0, #0
 80007e2:	d1f6      	bne.n	80007d2 <__gesf2+0x3a>
 80007e4:	2001      	movs	r0, #1
 80007e6:	4240      	negs	r0, r0
 80007e8:	e7f3      	b.n	80007d2 <__gesf2+0x3a>
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d117      	bne.n	800081e <__gesf2+0x86>
 80007ee:	2cff      	cmp	r4, #255	; 0xff
 80007f0:	d0f0      	beq.n	80007d4 <__gesf2+0x3c>
 80007f2:	2c00      	cmp	r4, #0
 80007f4:	d1e7      	bne.n	80007c6 <__gesf2+0x2e>
 80007f6:	2e00      	cmp	r6, #0
 80007f8:	d1e5      	bne.n	80007c6 <__gesf2+0x2e>
 80007fa:	e7e6      	b.n	80007ca <__gesf2+0x32>
 80007fc:	2000      	movs	r0, #0
 80007fe:	2d00      	cmp	r5, #0
 8000800:	d0e7      	beq.n	80007d2 <__gesf2+0x3a>
 8000802:	e7e2      	b.n	80007ca <__gesf2+0x32>
 8000804:	42a2      	cmp	r2, r4
 8000806:	dc05      	bgt.n	8000814 <__gesf2+0x7c>
 8000808:	dbea      	blt.n	80007e0 <__gesf2+0x48>
 800080a:	42b5      	cmp	r5, r6
 800080c:	d802      	bhi.n	8000814 <__gesf2+0x7c>
 800080e:	d3e7      	bcc.n	80007e0 <__gesf2+0x48>
 8000810:	2000      	movs	r0, #0
 8000812:	e7de      	b.n	80007d2 <__gesf2+0x3a>
 8000814:	4243      	negs	r3, r0
 8000816:	4158      	adcs	r0, r3
 8000818:	0040      	lsls	r0, r0, #1
 800081a:	3801      	subs	r0, #1
 800081c:	e7d9      	b.n	80007d2 <__gesf2+0x3a>
 800081e:	2002      	movs	r0, #2
 8000820:	4240      	negs	r0, r0
 8000822:	e7d6      	b.n	80007d2 <__gesf2+0x3a>

08000824 <__lesf2>:
 8000824:	b570      	push	{r4, r5, r6, lr}
 8000826:	0042      	lsls	r2, r0, #1
 8000828:	0245      	lsls	r5, r0, #9
 800082a:	024e      	lsls	r6, r1, #9
 800082c:	004c      	lsls	r4, r1, #1
 800082e:	0fc3      	lsrs	r3, r0, #31
 8000830:	0a6d      	lsrs	r5, r5, #9
 8000832:	0e12      	lsrs	r2, r2, #24
 8000834:	0a76      	lsrs	r6, r6, #9
 8000836:	0e24      	lsrs	r4, r4, #24
 8000838:	0fc8      	lsrs	r0, r1, #31
 800083a:	2aff      	cmp	r2, #255	; 0xff
 800083c:	d00b      	beq.n	8000856 <__lesf2+0x32>
 800083e:	2cff      	cmp	r4, #255	; 0xff
 8000840:	d00d      	beq.n	800085e <__lesf2+0x3a>
 8000842:	2a00      	cmp	r2, #0
 8000844:	d11f      	bne.n	8000886 <__lesf2+0x62>
 8000846:	2c00      	cmp	r4, #0
 8000848:	d116      	bne.n	8000878 <__lesf2+0x54>
 800084a:	2e00      	cmp	r6, #0
 800084c:	d114      	bne.n	8000878 <__lesf2+0x54>
 800084e:	2000      	movs	r0, #0
 8000850:	2d00      	cmp	r5, #0
 8000852:	d010      	beq.n	8000876 <__lesf2+0x52>
 8000854:	e009      	b.n	800086a <__lesf2+0x46>
 8000856:	2d00      	cmp	r5, #0
 8000858:	d10c      	bne.n	8000874 <__lesf2+0x50>
 800085a:	2cff      	cmp	r4, #255	; 0xff
 800085c:	d113      	bne.n	8000886 <__lesf2+0x62>
 800085e:	2e00      	cmp	r6, #0
 8000860:	d108      	bne.n	8000874 <__lesf2+0x50>
 8000862:	2a00      	cmp	r2, #0
 8000864:	d008      	beq.n	8000878 <__lesf2+0x54>
 8000866:	4283      	cmp	r3, r0
 8000868:	d012      	beq.n	8000890 <__lesf2+0x6c>
 800086a:	2102      	movs	r1, #2
 800086c:	1e58      	subs	r0, r3, #1
 800086e:	4008      	ands	r0, r1
 8000870:	3801      	subs	r0, #1
 8000872:	e000      	b.n	8000876 <__lesf2+0x52>
 8000874:	2002      	movs	r0, #2
 8000876:	bd70      	pop	{r4, r5, r6, pc}
 8000878:	2d00      	cmp	r5, #0
 800087a:	d1f4      	bne.n	8000866 <__lesf2+0x42>
 800087c:	2800      	cmp	r0, #0
 800087e:	d1fa      	bne.n	8000876 <__lesf2+0x52>
 8000880:	2001      	movs	r0, #1
 8000882:	4240      	negs	r0, r0
 8000884:	e7f7      	b.n	8000876 <__lesf2+0x52>
 8000886:	2c00      	cmp	r4, #0
 8000888:	d1ed      	bne.n	8000866 <__lesf2+0x42>
 800088a:	2e00      	cmp	r6, #0
 800088c:	d1eb      	bne.n	8000866 <__lesf2+0x42>
 800088e:	e7ec      	b.n	800086a <__lesf2+0x46>
 8000890:	42a2      	cmp	r2, r4
 8000892:	dc05      	bgt.n	80008a0 <__lesf2+0x7c>
 8000894:	dbf2      	blt.n	800087c <__lesf2+0x58>
 8000896:	42b5      	cmp	r5, r6
 8000898:	d802      	bhi.n	80008a0 <__lesf2+0x7c>
 800089a:	d3ef      	bcc.n	800087c <__lesf2+0x58>
 800089c:	2000      	movs	r0, #0
 800089e:	e7ea      	b.n	8000876 <__lesf2+0x52>
 80008a0:	4243      	negs	r3, r0
 80008a2:	4158      	adcs	r0, r3
 80008a4:	0040      	lsls	r0, r0, #1
 80008a6:	3801      	subs	r0, #1
 80008a8:	e7e5      	b.n	8000876 <__lesf2+0x52>
 80008aa:	46c0      	nop			; (mov r8, r8)

080008ac <__aeabi_fmul>:
 80008ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ae:	464f      	mov	r7, r9
 80008b0:	4646      	mov	r6, r8
 80008b2:	46d6      	mov	lr, sl
 80008b4:	0244      	lsls	r4, r0, #9
 80008b6:	0045      	lsls	r5, r0, #1
 80008b8:	b5c0      	push	{r6, r7, lr}
 80008ba:	0a64      	lsrs	r4, r4, #9
 80008bc:	1c0f      	adds	r7, r1, #0
 80008be:	0e2d      	lsrs	r5, r5, #24
 80008c0:	0fc6      	lsrs	r6, r0, #31
 80008c2:	2d00      	cmp	r5, #0
 80008c4:	d100      	bne.n	80008c8 <__aeabi_fmul+0x1c>
 80008c6:	e08d      	b.n	80009e4 <__aeabi_fmul+0x138>
 80008c8:	2dff      	cmp	r5, #255	; 0xff
 80008ca:	d100      	bne.n	80008ce <__aeabi_fmul+0x22>
 80008cc:	e092      	b.n	80009f4 <__aeabi_fmul+0x148>
 80008ce:	2300      	movs	r3, #0
 80008d0:	2080      	movs	r0, #128	; 0x80
 80008d2:	4699      	mov	r9, r3
 80008d4:	469a      	mov	sl, r3
 80008d6:	00e4      	lsls	r4, r4, #3
 80008d8:	04c0      	lsls	r0, r0, #19
 80008da:	4304      	orrs	r4, r0
 80008dc:	3d7f      	subs	r5, #127	; 0x7f
 80008de:	0278      	lsls	r0, r7, #9
 80008e0:	0a43      	lsrs	r3, r0, #9
 80008e2:	4698      	mov	r8, r3
 80008e4:	007b      	lsls	r3, r7, #1
 80008e6:	0e1b      	lsrs	r3, r3, #24
 80008e8:	0fff      	lsrs	r7, r7, #31
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d100      	bne.n	80008f0 <__aeabi_fmul+0x44>
 80008ee:	e070      	b.n	80009d2 <__aeabi_fmul+0x126>
 80008f0:	2bff      	cmp	r3, #255	; 0xff
 80008f2:	d100      	bne.n	80008f6 <__aeabi_fmul+0x4a>
 80008f4:	e086      	b.n	8000a04 <__aeabi_fmul+0x158>
 80008f6:	4642      	mov	r2, r8
 80008f8:	00d0      	lsls	r0, r2, #3
 80008fa:	2280      	movs	r2, #128	; 0x80
 80008fc:	3b7f      	subs	r3, #127	; 0x7f
 80008fe:	18ed      	adds	r5, r5, r3
 8000900:	2300      	movs	r3, #0
 8000902:	04d2      	lsls	r2, r2, #19
 8000904:	4302      	orrs	r2, r0
 8000906:	4690      	mov	r8, r2
 8000908:	469c      	mov	ip, r3
 800090a:	0031      	movs	r1, r6
 800090c:	464b      	mov	r3, r9
 800090e:	4079      	eors	r1, r7
 8000910:	1c68      	adds	r0, r5, #1
 8000912:	2b0f      	cmp	r3, #15
 8000914:	d81c      	bhi.n	8000950 <__aeabi_fmul+0xa4>
 8000916:	4a76      	ldr	r2, [pc, #472]	; (8000af0 <__aeabi_fmul+0x244>)
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	58d3      	ldr	r3, [r2, r3]
 800091c:	469f      	mov	pc, r3
 800091e:	0039      	movs	r1, r7
 8000920:	4644      	mov	r4, r8
 8000922:	46e2      	mov	sl, ip
 8000924:	4653      	mov	r3, sl
 8000926:	2b02      	cmp	r3, #2
 8000928:	d00f      	beq.n	800094a <__aeabi_fmul+0x9e>
 800092a:	2b03      	cmp	r3, #3
 800092c:	d100      	bne.n	8000930 <__aeabi_fmul+0x84>
 800092e:	e0d7      	b.n	8000ae0 <__aeabi_fmul+0x234>
 8000930:	2b01      	cmp	r3, #1
 8000932:	d137      	bne.n	80009a4 <__aeabi_fmul+0xf8>
 8000934:	2000      	movs	r0, #0
 8000936:	2400      	movs	r4, #0
 8000938:	05c0      	lsls	r0, r0, #23
 800093a:	4320      	orrs	r0, r4
 800093c:	07c9      	lsls	r1, r1, #31
 800093e:	4308      	orrs	r0, r1
 8000940:	bce0      	pop	{r5, r6, r7}
 8000942:	46ba      	mov	sl, r7
 8000944:	46b1      	mov	r9, r6
 8000946:	46a8      	mov	r8, r5
 8000948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094a:	20ff      	movs	r0, #255	; 0xff
 800094c:	2400      	movs	r4, #0
 800094e:	e7f3      	b.n	8000938 <__aeabi_fmul+0x8c>
 8000950:	0c26      	lsrs	r6, r4, #16
 8000952:	0424      	lsls	r4, r4, #16
 8000954:	0c22      	lsrs	r2, r4, #16
 8000956:	4644      	mov	r4, r8
 8000958:	0424      	lsls	r4, r4, #16
 800095a:	0c24      	lsrs	r4, r4, #16
 800095c:	4643      	mov	r3, r8
 800095e:	0027      	movs	r7, r4
 8000960:	0c1b      	lsrs	r3, r3, #16
 8000962:	4357      	muls	r7, r2
 8000964:	4374      	muls	r4, r6
 8000966:	435a      	muls	r2, r3
 8000968:	435e      	muls	r6, r3
 800096a:	1912      	adds	r2, r2, r4
 800096c:	0c3b      	lsrs	r3, r7, #16
 800096e:	189b      	adds	r3, r3, r2
 8000970:	429c      	cmp	r4, r3
 8000972:	d903      	bls.n	800097c <__aeabi_fmul+0xd0>
 8000974:	2280      	movs	r2, #128	; 0x80
 8000976:	0252      	lsls	r2, r2, #9
 8000978:	4694      	mov	ip, r2
 800097a:	4466      	add	r6, ip
 800097c:	043f      	lsls	r7, r7, #16
 800097e:	041a      	lsls	r2, r3, #16
 8000980:	0c3f      	lsrs	r7, r7, #16
 8000982:	19d2      	adds	r2, r2, r7
 8000984:	0194      	lsls	r4, r2, #6
 8000986:	1e67      	subs	r7, r4, #1
 8000988:	41bc      	sbcs	r4, r7
 800098a:	0c1b      	lsrs	r3, r3, #16
 800098c:	0e92      	lsrs	r2, r2, #26
 800098e:	199b      	adds	r3, r3, r6
 8000990:	4314      	orrs	r4, r2
 8000992:	019b      	lsls	r3, r3, #6
 8000994:	431c      	orrs	r4, r3
 8000996:	011b      	lsls	r3, r3, #4
 8000998:	d400      	bmi.n	800099c <__aeabi_fmul+0xf0>
 800099a:	e09b      	b.n	8000ad4 <__aeabi_fmul+0x228>
 800099c:	2301      	movs	r3, #1
 800099e:	0862      	lsrs	r2, r4, #1
 80009a0:	401c      	ands	r4, r3
 80009a2:	4314      	orrs	r4, r2
 80009a4:	0002      	movs	r2, r0
 80009a6:	327f      	adds	r2, #127	; 0x7f
 80009a8:	2a00      	cmp	r2, #0
 80009aa:	dd64      	ble.n	8000a76 <__aeabi_fmul+0x1ca>
 80009ac:	0763      	lsls	r3, r4, #29
 80009ae:	d004      	beq.n	80009ba <__aeabi_fmul+0x10e>
 80009b0:	230f      	movs	r3, #15
 80009b2:	4023      	ands	r3, r4
 80009b4:	2b04      	cmp	r3, #4
 80009b6:	d000      	beq.n	80009ba <__aeabi_fmul+0x10e>
 80009b8:	3404      	adds	r4, #4
 80009ba:	0123      	lsls	r3, r4, #4
 80009bc:	d503      	bpl.n	80009c6 <__aeabi_fmul+0x11a>
 80009be:	0002      	movs	r2, r0
 80009c0:	4b4c      	ldr	r3, [pc, #304]	; (8000af4 <__aeabi_fmul+0x248>)
 80009c2:	3280      	adds	r2, #128	; 0x80
 80009c4:	401c      	ands	r4, r3
 80009c6:	2afe      	cmp	r2, #254	; 0xfe
 80009c8:	dcbf      	bgt.n	800094a <__aeabi_fmul+0x9e>
 80009ca:	01a4      	lsls	r4, r4, #6
 80009cc:	0a64      	lsrs	r4, r4, #9
 80009ce:	b2d0      	uxtb	r0, r2
 80009d0:	e7b2      	b.n	8000938 <__aeabi_fmul+0x8c>
 80009d2:	4643      	mov	r3, r8
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d13d      	bne.n	8000a54 <__aeabi_fmul+0x1a8>
 80009d8:	464a      	mov	r2, r9
 80009da:	3301      	adds	r3, #1
 80009dc:	431a      	orrs	r2, r3
 80009de:	4691      	mov	r9, r2
 80009e0:	469c      	mov	ip, r3
 80009e2:	e792      	b.n	800090a <__aeabi_fmul+0x5e>
 80009e4:	2c00      	cmp	r4, #0
 80009e6:	d129      	bne.n	8000a3c <__aeabi_fmul+0x190>
 80009e8:	2304      	movs	r3, #4
 80009ea:	4699      	mov	r9, r3
 80009ec:	3b03      	subs	r3, #3
 80009ee:	2500      	movs	r5, #0
 80009f0:	469a      	mov	sl, r3
 80009f2:	e774      	b.n	80008de <__aeabi_fmul+0x32>
 80009f4:	2c00      	cmp	r4, #0
 80009f6:	d11b      	bne.n	8000a30 <__aeabi_fmul+0x184>
 80009f8:	2308      	movs	r3, #8
 80009fa:	4699      	mov	r9, r3
 80009fc:	3b06      	subs	r3, #6
 80009fe:	25ff      	movs	r5, #255	; 0xff
 8000a00:	469a      	mov	sl, r3
 8000a02:	e76c      	b.n	80008de <__aeabi_fmul+0x32>
 8000a04:	4643      	mov	r3, r8
 8000a06:	35ff      	adds	r5, #255	; 0xff
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d10b      	bne.n	8000a24 <__aeabi_fmul+0x178>
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	464a      	mov	r2, r9
 8000a10:	431a      	orrs	r2, r3
 8000a12:	4691      	mov	r9, r2
 8000a14:	469c      	mov	ip, r3
 8000a16:	e778      	b.n	800090a <__aeabi_fmul+0x5e>
 8000a18:	4653      	mov	r3, sl
 8000a1a:	0031      	movs	r1, r6
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d000      	beq.n	8000a22 <__aeabi_fmul+0x176>
 8000a20:	e783      	b.n	800092a <__aeabi_fmul+0x7e>
 8000a22:	e792      	b.n	800094a <__aeabi_fmul+0x9e>
 8000a24:	2303      	movs	r3, #3
 8000a26:	464a      	mov	r2, r9
 8000a28:	431a      	orrs	r2, r3
 8000a2a:	4691      	mov	r9, r2
 8000a2c:	469c      	mov	ip, r3
 8000a2e:	e76c      	b.n	800090a <__aeabi_fmul+0x5e>
 8000a30:	230c      	movs	r3, #12
 8000a32:	4699      	mov	r9, r3
 8000a34:	3b09      	subs	r3, #9
 8000a36:	25ff      	movs	r5, #255	; 0xff
 8000a38:	469a      	mov	sl, r3
 8000a3a:	e750      	b.n	80008de <__aeabi_fmul+0x32>
 8000a3c:	0020      	movs	r0, r4
 8000a3e:	f001 fed7 	bl	80027f0 <__clzsi2>
 8000a42:	2576      	movs	r5, #118	; 0x76
 8000a44:	1f43      	subs	r3, r0, #5
 8000a46:	409c      	lsls	r4, r3
 8000a48:	2300      	movs	r3, #0
 8000a4a:	426d      	negs	r5, r5
 8000a4c:	4699      	mov	r9, r3
 8000a4e:	469a      	mov	sl, r3
 8000a50:	1a2d      	subs	r5, r5, r0
 8000a52:	e744      	b.n	80008de <__aeabi_fmul+0x32>
 8000a54:	4640      	mov	r0, r8
 8000a56:	f001 fecb 	bl	80027f0 <__clzsi2>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	1f43      	subs	r3, r0, #5
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	2300      	movs	r3, #0
 8000a62:	1a2d      	subs	r5, r5, r0
 8000a64:	4690      	mov	r8, r2
 8000a66:	469c      	mov	ip, r3
 8000a68:	3d76      	subs	r5, #118	; 0x76
 8000a6a:	e74e      	b.n	800090a <__aeabi_fmul+0x5e>
 8000a6c:	2480      	movs	r4, #128	; 0x80
 8000a6e:	2100      	movs	r1, #0
 8000a70:	20ff      	movs	r0, #255	; 0xff
 8000a72:	03e4      	lsls	r4, r4, #15
 8000a74:	e760      	b.n	8000938 <__aeabi_fmul+0x8c>
 8000a76:	2301      	movs	r3, #1
 8000a78:	1a9b      	subs	r3, r3, r2
 8000a7a:	2b1b      	cmp	r3, #27
 8000a7c:	dd00      	ble.n	8000a80 <__aeabi_fmul+0x1d4>
 8000a7e:	e759      	b.n	8000934 <__aeabi_fmul+0x88>
 8000a80:	0022      	movs	r2, r4
 8000a82:	309e      	adds	r0, #158	; 0x9e
 8000a84:	40da      	lsrs	r2, r3
 8000a86:	4084      	lsls	r4, r0
 8000a88:	0013      	movs	r3, r2
 8000a8a:	1e62      	subs	r2, r4, #1
 8000a8c:	4194      	sbcs	r4, r2
 8000a8e:	431c      	orrs	r4, r3
 8000a90:	0763      	lsls	r3, r4, #29
 8000a92:	d004      	beq.n	8000a9e <__aeabi_fmul+0x1f2>
 8000a94:	230f      	movs	r3, #15
 8000a96:	4023      	ands	r3, r4
 8000a98:	2b04      	cmp	r3, #4
 8000a9a:	d000      	beq.n	8000a9e <__aeabi_fmul+0x1f2>
 8000a9c:	3404      	adds	r4, #4
 8000a9e:	0163      	lsls	r3, r4, #5
 8000aa0:	d51a      	bpl.n	8000ad8 <__aeabi_fmul+0x22c>
 8000aa2:	2001      	movs	r0, #1
 8000aa4:	2400      	movs	r4, #0
 8000aa6:	e747      	b.n	8000938 <__aeabi_fmul+0x8c>
 8000aa8:	2080      	movs	r0, #128	; 0x80
 8000aaa:	03c0      	lsls	r0, r0, #15
 8000aac:	4204      	tst	r4, r0
 8000aae:	d009      	beq.n	8000ac4 <__aeabi_fmul+0x218>
 8000ab0:	4643      	mov	r3, r8
 8000ab2:	4203      	tst	r3, r0
 8000ab4:	d106      	bne.n	8000ac4 <__aeabi_fmul+0x218>
 8000ab6:	4644      	mov	r4, r8
 8000ab8:	4304      	orrs	r4, r0
 8000aba:	0264      	lsls	r4, r4, #9
 8000abc:	0039      	movs	r1, r7
 8000abe:	20ff      	movs	r0, #255	; 0xff
 8000ac0:	0a64      	lsrs	r4, r4, #9
 8000ac2:	e739      	b.n	8000938 <__aeabi_fmul+0x8c>
 8000ac4:	2080      	movs	r0, #128	; 0x80
 8000ac6:	03c0      	lsls	r0, r0, #15
 8000ac8:	4304      	orrs	r4, r0
 8000aca:	0264      	lsls	r4, r4, #9
 8000acc:	0031      	movs	r1, r6
 8000ace:	20ff      	movs	r0, #255	; 0xff
 8000ad0:	0a64      	lsrs	r4, r4, #9
 8000ad2:	e731      	b.n	8000938 <__aeabi_fmul+0x8c>
 8000ad4:	0028      	movs	r0, r5
 8000ad6:	e765      	b.n	80009a4 <__aeabi_fmul+0xf8>
 8000ad8:	01a4      	lsls	r4, r4, #6
 8000ada:	2000      	movs	r0, #0
 8000adc:	0a64      	lsrs	r4, r4, #9
 8000ade:	e72b      	b.n	8000938 <__aeabi_fmul+0x8c>
 8000ae0:	2080      	movs	r0, #128	; 0x80
 8000ae2:	03c0      	lsls	r0, r0, #15
 8000ae4:	4304      	orrs	r4, r0
 8000ae6:	0264      	lsls	r4, r4, #9
 8000ae8:	20ff      	movs	r0, #255	; 0xff
 8000aea:	0a64      	lsrs	r4, r4, #9
 8000aec:	e724      	b.n	8000938 <__aeabi_fmul+0x8c>
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	08009c74 	.word	0x08009c74
 8000af4:	f7ffffff 	.word	0xf7ffffff

08000af8 <__aeabi_i2f>:
 8000af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000afa:	2800      	cmp	r0, #0
 8000afc:	d013      	beq.n	8000b26 <__aeabi_i2f+0x2e>
 8000afe:	17c3      	asrs	r3, r0, #31
 8000b00:	18c6      	adds	r6, r0, r3
 8000b02:	405e      	eors	r6, r3
 8000b04:	0fc4      	lsrs	r4, r0, #31
 8000b06:	0030      	movs	r0, r6
 8000b08:	f001 fe72 	bl	80027f0 <__clzsi2>
 8000b0c:	239e      	movs	r3, #158	; 0x9e
 8000b0e:	0005      	movs	r5, r0
 8000b10:	1a1b      	subs	r3, r3, r0
 8000b12:	2b96      	cmp	r3, #150	; 0x96
 8000b14:	dc0f      	bgt.n	8000b36 <__aeabi_i2f+0x3e>
 8000b16:	2808      	cmp	r0, #8
 8000b18:	dd01      	ble.n	8000b1e <__aeabi_i2f+0x26>
 8000b1a:	3d08      	subs	r5, #8
 8000b1c:	40ae      	lsls	r6, r5
 8000b1e:	0276      	lsls	r6, r6, #9
 8000b20:	0a76      	lsrs	r6, r6, #9
 8000b22:	b2d8      	uxtb	r0, r3
 8000b24:	e002      	b.n	8000b2c <__aeabi_i2f+0x34>
 8000b26:	2400      	movs	r4, #0
 8000b28:	2000      	movs	r0, #0
 8000b2a:	2600      	movs	r6, #0
 8000b2c:	05c0      	lsls	r0, r0, #23
 8000b2e:	4330      	orrs	r0, r6
 8000b30:	07e4      	lsls	r4, r4, #31
 8000b32:	4320      	orrs	r0, r4
 8000b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b36:	2b99      	cmp	r3, #153	; 0x99
 8000b38:	dd0c      	ble.n	8000b54 <__aeabi_i2f+0x5c>
 8000b3a:	2205      	movs	r2, #5
 8000b3c:	0031      	movs	r1, r6
 8000b3e:	1a12      	subs	r2, r2, r0
 8000b40:	40d1      	lsrs	r1, r2
 8000b42:	000a      	movs	r2, r1
 8000b44:	0001      	movs	r1, r0
 8000b46:	0030      	movs	r0, r6
 8000b48:	311b      	adds	r1, #27
 8000b4a:	4088      	lsls	r0, r1
 8000b4c:	1e41      	subs	r1, r0, #1
 8000b4e:	4188      	sbcs	r0, r1
 8000b50:	4302      	orrs	r2, r0
 8000b52:	0016      	movs	r6, r2
 8000b54:	2d05      	cmp	r5, #5
 8000b56:	dc12      	bgt.n	8000b7e <__aeabi_i2f+0x86>
 8000b58:	0031      	movs	r1, r6
 8000b5a:	4f0d      	ldr	r7, [pc, #52]	; (8000b90 <__aeabi_i2f+0x98>)
 8000b5c:	4039      	ands	r1, r7
 8000b5e:	0772      	lsls	r2, r6, #29
 8000b60:	d009      	beq.n	8000b76 <__aeabi_i2f+0x7e>
 8000b62:	200f      	movs	r0, #15
 8000b64:	4030      	ands	r0, r6
 8000b66:	2804      	cmp	r0, #4
 8000b68:	d005      	beq.n	8000b76 <__aeabi_i2f+0x7e>
 8000b6a:	3104      	adds	r1, #4
 8000b6c:	014a      	lsls	r2, r1, #5
 8000b6e:	d502      	bpl.n	8000b76 <__aeabi_i2f+0x7e>
 8000b70:	239f      	movs	r3, #159	; 0x9f
 8000b72:	4039      	ands	r1, r7
 8000b74:	1b5b      	subs	r3, r3, r5
 8000b76:	0189      	lsls	r1, r1, #6
 8000b78:	0a4e      	lsrs	r6, r1, #9
 8000b7a:	b2d8      	uxtb	r0, r3
 8000b7c:	e7d6      	b.n	8000b2c <__aeabi_i2f+0x34>
 8000b7e:	1f6a      	subs	r2, r5, #5
 8000b80:	4096      	lsls	r6, r2
 8000b82:	0031      	movs	r1, r6
 8000b84:	4f02      	ldr	r7, [pc, #8]	; (8000b90 <__aeabi_i2f+0x98>)
 8000b86:	4039      	ands	r1, r7
 8000b88:	0772      	lsls	r2, r6, #29
 8000b8a:	d0f4      	beq.n	8000b76 <__aeabi_i2f+0x7e>
 8000b8c:	e7e9      	b.n	8000b62 <__aeabi_i2f+0x6a>
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	fbffffff 	.word	0xfbffffff

08000b94 <__aeabi_dadd>:
 8000b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b96:	464f      	mov	r7, r9
 8000b98:	4646      	mov	r6, r8
 8000b9a:	46d6      	mov	lr, sl
 8000b9c:	000d      	movs	r5, r1
 8000b9e:	0004      	movs	r4, r0
 8000ba0:	b5c0      	push	{r6, r7, lr}
 8000ba2:	001f      	movs	r7, r3
 8000ba4:	0011      	movs	r1, r2
 8000ba6:	0328      	lsls	r0, r5, #12
 8000ba8:	0f62      	lsrs	r2, r4, #29
 8000baa:	0a40      	lsrs	r0, r0, #9
 8000bac:	4310      	orrs	r0, r2
 8000bae:	007a      	lsls	r2, r7, #1
 8000bb0:	0d52      	lsrs	r2, r2, #21
 8000bb2:	00e3      	lsls	r3, r4, #3
 8000bb4:	033c      	lsls	r4, r7, #12
 8000bb6:	4691      	mov	r9, r2
 8000bb8:	0a64      	lsrs	r4, r4, #9
 8000bba:	0ffa      	lsrs	r2, r7, #31
 8000bbc:	0f4f      	lsrs	r7, r1, #29
 8000bbe:	006e      	lsls	r6, r5, #1
 8000bc0:	4327      	orrs	r7, r4
 8000bc2:	4692      	mov	sl, r2
 8000bc4:	46b8      	mov	r8, r7
 8000bc6:	0d76      	lsrs	r6, r6, #21
 8000bc8:	0fed      	lsrs	r5, r5, #31
 8000bca:	00c9      	lsls	r1, r1, #3
 8000bcc:	4295      	cmp	r5, r2
 8000bce:	d100      	bne.n	8000bd2 <__aeabi_dadd+0x3e>
 8000bd0:	e099      	b.n	8000d06 <__aeabi_dadd+0x172>
 8000bd2:	464c      	mov	r4, r9
 8000bd4:	1b34      	subs	r4, r6, r4
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2c00      	cmp	r4, #0
 8000bda:	dc00      	bgt.n	8000bde <__aeabi_dadd+0x4a>
 8000bdc:	e07c      	b.n	8000cd8 <__aeabi_dadd+0x144>
 8000bde:	464a      	mov	r2, r9
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	d100      	bne.n	8000be6 <__aeabi_dadd+0x52>
 8000be4:	e0b8      	b.n	8000d58 <__aeabi_dadd+0x1c4>
 8000be6:	4ac5      	ldr	r2, [pc, #788]	; (8000efc <__aeabi_dadd+0x368>)
 8000be8:	4296      	cmp	r6, r2
 8000bea:	d100      	bne.n	8000bee <__aeabi_dadd+0x5a>
 8000bec:	e11c      	b.n	8000e28 <__aeabi_dadd+0x294>
 8000bee:	2280      	movs	r2, #128	; 0x80
 8000bf0:	003c      	movs	r4, r7
 8000bf2:	0412      	lsls	r2, r2, #16
 8000bf4:	4314      	orrs	r4, r2
 8000bf6:	46a0      	mov	r8, r4
 8000bf8:	4662      	mov	r2, ip
 8000bfa:	2a38      	cmp	r2, #56	; 0x38
 8000bfc:	dd00      	ble.n	8000c00 <__aeabi_dadd+0x6c>
 8000bfe:	e161      	b.n	8000ec4 <__aeabi_dadd+0x330>
 8000c00:	2a1f      	cmp	r2, #31
 8000c02:	dd00      	ble.n	8000c06 <__aeabi_dadd+0x72>
 8000c04:	e1cc      	b.n	8000fa0 <__aeabi_dadd+0x40c>
 8000c06:	4664      	mov	r4, ip
 8000c08:	2220      	movs	r2, #32
 8000c0a:	1b12      	subs	r2, r2, r4
 8000c0c:	4644      	mov	r4, r8
 8000c0e:	4094      	lsls	r4, r2
 8000c10:	000f      	movs	r7, r1
 8000c12:	46a1      	mov	r9, r4
 8000c14:	4664      	mov	r4, ip
 8000c16:	4091      	lsls	r1, r2
 8000c18:	40e7      	lsrs	r7, r4
 8000c1a:	464c      	mov	r4, r9
 8000c1c:	1e4a      	subs	r2, r1, #1
 8000c1e:	4191      	sbcs	r1, r2
 8000c20:	433c      	orrs	r4, r7
 8000c22:	4642      	mov	r2, r8
 8000c24:	4321      	orrs	r1, r4
 8000c26:	4664      	mov	r4, ip
 8000c28:	40e2      	lsrs	r2, r4
 8000c2a:	1a80      	subs	r0, r0, r2
 8000c2c:	1a5c      	subs	r4, r3, r1
 8000c2e:	42a3      	cmp	r3, r4
 8000c30:	419b      	sbcs	r3, r3
 8000c32:	425f      	negs	r7, r3
 8000c34:	1bc7      	subs	r7, r0, r7
 8000c36:	023b      	lsls	r3, r7, #8
 8000c38:	d400      	bmi.n	8000c3c <__aeabi_dadd+0xa8>
 8000c3a:	e0d0      	b.n	8000dde <__aeabi_dadd+0x24a>
 8000c3c:	027f      	lsls	r7, r7, #9
 8000c3e:	0a7f      	lsrs	r7, r7, #9
 8000c40:	2f00      	cmp	r7, #0
 8000c42:	d100      	bne.n	8000c46 <__aeabi_dadd+0xb2>
 8000c44:	e0ff      	b.n	8000e46 <__aeabi_dadd+0x2b2>
 8000c46:	0038      	movs	r0, r7
 8000c48:	f001 fdd2 	bl	80027f0 <__clzsi2>
 8000c4c:	0001      	movs	r1, r0
 8000c4e:	3908      	subs	r1, #8
 8000c50:	2320      	movs	r3, #32
 8000c52:	0022      	movs	r2, r4
 8000c54:	1a5b      	subs	r3, r3, r1
 8000c56:	408f      	lsls	r7, r1
 8000c58:	40da      	lsrs	r2, r3
 8000c5a:	408c      	lsls	r4, r1
 8000c5c:	4317      	orrs	r7, r2
 8000c5e:	42b1      	cmp	r1, r6
 8000c60:	da00      	bge.n	8000c64 <__aeabi_dadd+0xd0>
 8000c62:	e0ff      	b.n	8000e64 <__aeabi_dadd+0x2d0>
 8000c64:	1b89      	subs	r1, r1, r6
 8000c66:	1c4b      	adds	r3, r1, #1
 8000c68:	2b1f      	cmp	r3, #31
 8000c6a:	dd00      	ble.n	8000c6e <__aeabi_dadd+0xda>
 8000c6c:	e0a8      	b.n	8000dc0 <__aeabi_dadd+0x22c>
 8000c6e:	2220      	movs	r2, #32
 8000c70:	0039      	movs	r1, r7
 8000c72:	1ad2      	subs	r2, r2, r3
 8000c74:	0020      	movs	r0, r4
 8000c76:	4094      	lsls	r4, r2
 8000c78:	4091      	lsls	r1, r2
 8000c7a:	40d8      	lsrs	r0, r3
 8000c7c:	1e62      	subs	r2, r4, #1
 8000c7e:	4194      	sbcs	r4, r2
 8000c80:	40df      	lsrs	r7, r3
 8000c82:	2600      	movs	r6, #0
 8000c84:	4301      	orrs	r1, r0
 8000c86:	430c      	orrs	r4, r1
 8000c88:	0763      	lsls	r3, r4, #29
 8000c8a:	d009      	beq.n	8000ca0 <__aeabi_dadd+0x10c>
 8000c8c:	230f      	movs	r3, #15
 8000c8e:	4023      	ands	r3, r4
 8000c90:	2b04      	cmp	r3, #4
 8000c92:	d005      	beq.n	8000ca0 <__aeabi_dadd+0x10c>
 8000c94:	1d23      	adds	r3, r4, #4
 8000c96:	42a3      	cmp	r3, r4
 8000c98:	41a4      	sbcs	r4, r4
 8000c9a:	4264      	negs	r4, r4
 8000c9c:	193f      	adds	r7, r7, r4
 8000c9e:	001c      	movs	r4, r3
 8000ca0:	023b      	lsls	r3, r7, #8
 8000ca2:	d400      	bmi.n	8000ca6 <__aeabi_dadd+0x112>
 8000ca4:	e09e      	b.n	8000de4 <__aeabi_dadd+0x250>
 8000ca6:	4b95      	ldr	r3, [pc, #596]	; (8000efc <__aeabi_dadd+0x368>)
 8000ca8:	3601      	adds	r6, #1
 8000caa:	429e      	cmp	r6, r3
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_dadd+0x11c>
 8000cae:	e0b7      	b.n	8000e20 <__aeabi_dadd+0x28c>
 8000cb0:	4a93      	ldr	r2, [pc, #588]	; (8000f00 <__aeabi_dadd+0x36c>)
 8000cb2:	08e4      	lsrs	r4, r4, #3
 8000cb4:	4017      	ands	r7, r2
 8000cb6:	077b      	lsls	r3, r7, #29
 8000cb8:	0571      	lsls	r1, r6, #21
 8000cba:	027f      	lsls	r7, r7, #9
 8000cbc:	4323      	orrs	r3, r4
 8000cbe:	0b3f      	lsrs	r7, r7, #12
 8000cc0:	0d4a      	lsrs	r2, r1, #21
 8000cc2:	0512      	lsls	r2, r2, #20
 8000cc4:	433a      	orrs	r2, r7
 8000cc6:	07ed      	lsls	r5, r5, #31
 8000cc8:	432a      	orrs	r2, r5
 8000cca:	0018      	movs	r0, r3
 8000ccc:	0011      	movs	r1, r2
 8000cce:	bce0      	pop	{r5, r6, r7}
 8000cd0:	46ba      	mov	sl, r7
 8000cd2:	46b1      	mov	r9, r6
 8000cd4:	46a8      	mov	r8, r5
 8000cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cd8:	2c00      	cmp	r4, #0
 8000cda:	d04b      	beq.n	8000d74 <__aeabi_dadd+0x1e0>
 8000cdc:	464c      	mov	r4, r9
 8000cde:	1ba4      	subs	r4, r4, r6
 8000ce0:	46a4      	mov	ip, r4
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d000      	beq.n	8000ce8 <__aeabi_dadd+0x154>
 8000ce6:	e123      	b.n	8000f30 <__aeabi_dadd+0x39c>
 8000ce8:	0004      	movs	r4, r0
 8000cea:	431c      	orrs	r4, r3
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_dadd+0x15c>
 8000cee:	e1af      	b.n	8001050 <__aeabi_dadd+0x4bc>
 8000cf0:	4662      	mov	r2, ip
 8000cf2:	1e54      	subs	r4, r2, #1
 8000cf4:	2a01      	cmp	r2, #1
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_dadd+0x166>
 8000cf8:	e215      	b.n	8001126 <__aeabi_dadd+0x592>
 8000cfa:	4d80      	ldr	r5, [pc, #512]	; (8000efc <__aeabi_dadd+0x368>)
 8000cfc:	45ac      	cmp	ip, r5
 8000cfe:	d100      	bne.n	8000d02 <__aeabi_dadd+0x16e>
 8000d00:	e1c8      	b.n	8001094 <__aeabi_dadd+0x500>
 8000d02:	46a4      	mov	ip, r4
 8000d04:	e11b      	b.n	8000f3e <__aeabi_dadd+0x3aa>
 8000d06:	464a      	mov	r2, r9
 8000d08:	1ab2      	subs	r2, r6, r2
 8000d0a:	4694      	mov	ip, r2
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	dc00      	bgt.n	8000d12 <__aeabi_dadd+0x17e>
 8000d10:	e0ac      	b.n	8000e6c <__aeabi_dadd+0x2d8>
 8000d12:	464a      	mov	r2, r9
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	d043      	beq.n	8000da0 <__aeabi_dadd+0x20c>
 8000d18:	4a78      	ldr	r2, [pc, #480]	; (8000efc <__aeabi_dadd+0x368>)
 8000d1a:	4296      	cmp	r6, r2
 8000d1c:	d100      	bne.n	8000d20 <__aeabi_dadd+0x18c>
 8000d1e:	e1af      	b.n	8001080 <__aeabi_dadd+0x4ec>
 8000d20:	2280      	movs	r2, #128	; 0x80
 8000d22:	003c      	movs	r4, r7
 8000d24:	0412      	lsls	r2, r2, #16
 8000d26:	4314      	orrs	r4, r2
 8000d28:	46a0      	mov	r8, r4
 8000d2a:	4662      	mov	r2, ip
 8000d2c:	2a38      	cmp	r2, #56	; 0x38
 8000d2e:	dc67      	bgt.n	8000e00 <__aeabi_dadd+0x26c>
 8000d30:	2a1f      	cmp	r2, #31
 8000d32:	dc00      	bgt.n	8000d36 <__aeabi_dadd+0x1a2>
 8000d34:	e15f      	b.n	8000ff6 <__aeabi_dadd+0x462>
 8000d36:	4647      	mov	r7, r8
 8000d38:	3a20      	subs	r2, #32
 8000d3a:	40d7      	lsrs	r7, r2
 8000d3c:	4662      	mov	r2, ip
 8000d3e:	2a20      	cmp	r2, #32
 8000d40:	d005      	beq.n	8000d4e <__aeabi_dadd+0x1ba>
 8000d42:	4664      	mov	r4, ip
 8000d44:	2240      	movs	r2, #64	; 0x40
 8000d46:	1b12      	subs	r2, r2, r4
 8000d48:	4644      	mov	r4, r8
 8000d4a:	4094      	lsls	r4, r2
 8000d4c:	4321      	orrs	r1, r4
 8000d4e:	1e4a      	subs	r2, r1, #1
 8000d50:	4191      	sbcs	r1, r2
 8000d52:	000c      	movs	r4, r1
 8000d54:	433c      	orrs	r4, r7
 8000d56:	e057      	b.n	8000e08 <__aeabi_dadd+0x274>
 8000d58:	003a      	movs	r2, r7
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x1cc>
 8000d5e:	e105      	b.n	8000f6c <__aeabi_dadd+0x3d8>
 8000d60:	0022      	movs	r2, r4
 8000d62:	3a01      	subs	r2, #1
 8000d64:	2c01      	cmp	r4, #1
 8000d66:	d100      	bne.n	8000d6a <__aeabi_dadd+0x1d6>
 8000d68:	e182      	b.n	8001070 <__aeabi_dadd+0x4dc>
 8000d6a:	4c64      	ldr	r4, [pc, #400]	; (8000efc <__aeabi_dadd+0x368>)
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d05b      	beq.n	8000e28 <__aeabi_dadd+0x294>
 8000d70:	4694      	mov	ip, r2
 8000d72:	e741      	b.n	8000bf8 <__aeabi_dadd+0x64>
 8000d74:	4c63      	ldr	r4, [pc, #396]	; (8000f04 <__aeabi_dadd+0x370>)
 8000d76:	1c77      	adds	r7, r6, #1
 8000d78:	4227      	tst	r7, r4
 8000d7a:	d000      	beq.n	8000d7e <__aeabi_dadd+0x1ea>
 8000d7c:	e0c4      	b.n	8000f08 <__aeabi_dadd+0x374>
 8000d7e:	0004      	movs	r4, r0
 8000d80:	431c      	orrs	r4, r3
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d000      	beq.n	8000d88 <__aeabi_dadd+0x1f4>
 8000d86:	e169      	b.n	800105c <__aeabi_dadd+0x4c8>
 8000d88:	2c00      	cmp	r4, #0
 8000d8a:	d100      	bne.n	8000d8e <__aeabi_dadd+0x1fa>
 8000d8c:	e1bf      	b.n	800110e <__aeabi_dadd+0x57a>
 8000d8e:	4644      	mov	r4, r8
 8000d90:	430c      	orrs	r4, r1
 8000d92:	d000      	beq.n	8000d96 <__aeabi_dadd+0x202>
 8000d94:	e1d0      	b.n	8001138 <__aeabi_dadd+0x5a4>
 8000d96:	0742      	lsls	r2, r0, #29
 8000d98:	08db      	lsrs	r3, r3, #3
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	08c0      	lsrs	r0, r0, #3
 8000d9e:	e029      	b.n	8000df4 <__aeabi_dadd+0x260>
 8000da0:	003a      	movs	r2, r7
 8000da2:	430a      	orrs	r2, r1
 8000da4:	d100      	bne.n	8000da8 <__aeabi_dadd+0x214>
 8000da6:	e170      	b.n	800108a <__aeabi_dadd+0x4f6>
 8000da8:	4662      	mov	r2, ip
 8000daa:	4664      	mov	r4, ip
 8000dac:	3a01      	subs	r2, #1
 8000dae:	2c01      	cmp	r4, #1
 8000db0:	d100      	bne.n	8000db4 <__aeabi_dadd+0x220>
 8000db2:	e0e0      	b.n	8000f76 <__aeabi_dadd+0x3e2>
 8000db4:	4c51      	ldr	r4, [pc, #324]	; (8000efc <__aeabi_dadd+0x368>)
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d100      	bne.n	8000dbc <__aeabi_dadd+0x228>
 8000dba:	e161      	b.n	8001080 <__aeabi_dadd+0x4ec>
 8000dbc:	4694      	mov	ip, r2
 8000dbe:	e7b4      	b.n	8000d2a <__aeabi_dadd+0x196>
 8000dc0:	003a      	movs	r2, r7
 8000dc2:	391f      	subs	r1, #31
 8000dc4:	40ca      	lsrs	r2, r1
 8000dc6:	0011      	movs	r1, r2
 8000dc8:	2b20      	cmp	r3, #32
 8000dca:	d003      	beq.n	8000dd4 <__aeabi_dadd+0x240>
 8000dcc:	2240      	movs	r2, #64	; 0x40
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	409f      	lsls	r7, r3
 8000dd2:	433c      	orrs	r4, r7
 8000dd4:	1e63      	subs	r3, r4, #1
 8000dd6:	419c      	sbcs	r4, r3
 8000dd8:	2700      	movs	r7, #0
 8000dda:	2600      	movs	r6, #0
 8000ddc:	430c      	orrs	r4, r1
 8000dde:	0763      	lsls	r3, r4, #29
 8000de0:	d000      	beq.n	8000de4 <__aeabi_dadd+0x250>
 8000de2:	e753      	b.n	8000c8c <__aeabi_dadd+0xf8>
 8000de4:	46b4      	mov	ip, r6
 8000de6:	08e4      	lsrs	r4, r4, #3
 8000de8:	077b      	lsls	r3, r7, #29
 8000dea:	4323      	orrs	r3, r4
 8000dec:	08f8      	lsrs	r0, r7, #3
 8000dee:	4a43      	ldr	r2, [pc, #268]	; (8000efc <__aeabi_dadd+0x368>)
 8000df0:	4594      	cmp	ip, r2
 8000df2:	d01d      	beq.n	8000e30 <__aeabi_dadd+0x29c>
 8000df4:	4662      	mov	r2, ip
 8000df6:	0307      	lsls	r7, r0, #12
 8000df8:	0552      	lsls	r2, r2, #21
 8000dfa:	0b3f      	lsrs	r7, r7, #12
 8000dfc:	0d52      	lsrs	r2, r2, #21
 8000dfe:	e760      	b.n	8000cc2 <__aeabi_dadd+0x12e>
 8000e00:	4644      	mov	r4, r8
 8000e02:	430c      	orrs	r4, r1
 8000e04:	1e62      	subs	r2, r4, #1
 8000e06:	4194      	sbcs	r4, r2
 8000e08:	18e4      	adds	r4, r4, r3
 8000e0a:	429c      	cmp	r4, r3
 8000e0c:	419b      	sbcs	r3, r3
 8000e0e:	425f      	negs	r7, r3
 8000e10:	183f      	adds	r7, r7, r0
 8000e12:	023b      	lsls	r3, r7, #8
 8000e14:	d5e3      	bpl.n	8000dde <__aeabi_dadd+0x24a>
 8000e16:	4b39      	ldr	r3, [pc, #228]	; (8000efc <__aeabi_dadd+0x368>)
 8000e18:	3601      	adds	r6, #1
 8000e1a:	429e      	cmp	r6, r3
 8000e1c:	d000      	beq.n	8000e20 <__aeabi_dadd+0x28c>
 8000e1e:	e0b5      	b.n	8000f8c <__aeabi_dadd+0x3f8>
 8000e20:	0032      	movs	r2, r6
 8000e22:	2700      	movs	r7, #0
 8000e24:	2300      	movs	r3, #0
 8000e26:	e74c      	b.n	8000cc2 <__aeabi_dadd+0x12e>
 8000e28:	0742      	lsls	r2, r0, #29
 8000e2a:	08db      	lsrs	r3, r3, #3
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	08c0      	lsrs	r0, r0, #3
 8000e30:	001a      	movs	r2, r3
 8000e32:	4302      	orrs	r2, r0
 8000e34:	d100      	bne.n	8000e38 <__aeabi_dadd+0x2a4>
 8000e36:	e1e1      	b.n	80011fc <__aeabi_dadd+0x668>
 8000e38:	2780      	movs	r7, #128	; 0x80
 8000e3a:	033f      	lsls	r7, r7, #12
 8000e3c:	4307      	orrs	r7, r0
 8000e3e:	033f      	lsls	r7, r7, #12
 8000e40:	4a2e      	ldr	r2, [pc, #184]	; (8000efc <__aeabi_dadd+0x368>)
 8000e42:	0b3f      	lsrs	r7, r7, #12
 8000e44:	e73d      	b.n	8000cc2 <__aeabi_dadd+0x12e>
 8000e46:	0020      	movs	r0, r4
 8000e48:	f001 fcd2 	bl	80027f0 <__clzsi2>
 8000e4c:	0001      	movs	r1, r0
 8000e4e:	3118      	adds	r1, #24
 8000e50:	291f      	cmp	r1, #31
 8000e52:	dc00      	bgt.n	8000e56 <__aeabi_dadd+0x2c2>
 8000e54:	e6fc      	b.n	8000c50 <__aeabi_dadd+0xbc>
 8000e56:	3808      	subs	r0, #8
 8000e58:	4084      	lsls	r4, r0
 8000e5a:	0027      	movs	r7, r4
 8000e5c:	2400      	movs	r4, #0
 8000e5e:	42b1      	cmp	r1, r6
 8000e60:	db00      	blt.n	8000e64 <__aeabi_dadd+0x2d0>
 8000e62:	e6ff      	b.n	8000c64 <__aeabi_dadd+0xd0>
 8000e64:	4a26      	ldr	r2, [pc, #152]	; (8000f00 <__aeabi_dadd+0x36c>)
 8000e66:	1a76      	subs	r6, r6, r1
 8000e68:	4017      	ands	r7, r2
 8000e6a:	e70d      	b.n	8000c88 <__aeabi_dadd+0xf4>
 8000e6c:	2a00      	cmp	r2, #0
 8000e6e:	d02f      	beq.n	8000ed0 <__aeabi_dadd+0x33c>
 8000e70:	464a      	mov	r2, r9
 8000e72:	1b92      	subs	r2, r2, r6
 8000e74:	4694      	mov	ip, r2
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d100      	bne.n	8000e7c <__aeabi_dadd+0x2e8>
 8000e7a:	e0ad      	b.n	8000fd8 <__aeabi_dadd+0x444>
 8000e7c:	4a1f      	ldr	r2, [pc, #124]	; (8000efc <__aeabi_dadd+0x368>)
 8000e7e:	4591      	cmp	r9, r2
 8000e80:	d100      	bne.n	8000e84 <__aeabi_dadd+0x2f0>
 8000e82:	e10f      	b.n	80010a4 <__aeabi_dadd+0x510>
 8000e84:	2280      	movs	r2, #128	; 0x80
 8000e86:	0412      	lsls	r2, r2, #16
 8000e88:	4310      	orrs	r0, r2
 8000e8a:	4662      	mov	r2, ip
 8000e8c:	2a38      	cmp	r2, #56	; 0x38
 8000e8e:	dd00      	ble.n	8000e92 <__aeabi_dadd+0x2fe>
 8000e90:	e10f      	b.n	80010b2 <__aeabi_dadd+0x51e>
 8000e92:	2a1f      	cmp	r2, #31
 8000e94:	dd00      	ble.n	8000e98 <__aeabi_dadd+0x304>
 8000e96:	e180      	b.n	800119a <__aeabi_dadd+0x606>
 8000e98:	4664      	mov	r4, ip
 8000e9a:	2220      	movs	r2, #32
 8000e9c:	001e      	movs	r6, r3
 8000e9e:	1b12      	subs	r2, r2, r4
 8000ea0:	4667      	mov	r7, ip
 8000ea2:	0004      	movs	r4, r0
 8000ea4:	4093      	lsls	r3, r2
 8000ea6:	4094      	lsls	r4, r2
 8000ea8:	40fe      	lsrs	r6, r7
 8000eaa:	1e5a      	subs	r2, r3, #1
 8000eac:	4193      	sbcs	r3, r2
 8000eae:	40f8      	lsrs	r0, r7
 8000eb0:	4334      	orrs	r4, r6
 8000eb2:	431c      	orrs	r4, r3
 8000eb4:	4480      	add	r8, r0
 8000eb6:	1864      	adds	r4, r4, r1
 8000eb8:	428c      	cmp	r4, r1
 8000eba:	41bf      	sbcs	r7, r7
 8000ebc:	427f      	negs	r7, r7
 8000ebe:	464e      	mov	r6, r9
 8000ec0:	4447      	add	r7, r8
 8000ec2:	e7a6      	b.n	8000e12 <__aeabi_dadd+0x27e>
 8000ec4:	4642      	mov	r2, r8
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	0011      	movs	r1, r2
 8000eca:	1e4a      	subs	r2, r1, #1
 8000ecc:	4191      	sbcs	r1, r2
 8000ece:	e6ad      	b.n	8000c2c <__aeabi_dadd+0x98>
 8000ed0:	4c0c      	ldr	r4, [pc, #48]	; (8000f04 <__aeabi_dadd+0x370>)
 8000ed2:	1c72      	adds	r2, r6, #1
 8000ed4:	4222      	tst	r2, r4
 8000ed6:	d000      	beq.n	8000eda <__aeabi_dadd+0x346>
 8000ed8:	e0a1      	b.n	800101e <__aeabi_dadd+0x48a>
 8000eda:	0002      	movs	r2, r0
 8000edc:	431a      	orrs	r2, r3
 8000ede:	2e00      	cmp	r6, #0
 8000ee0:	d000      	beq.n	8000ee4 <__aeabi_dadd+0x350>
 8000ee2:	e0fa      	b.n	80010da <__aeabi_dadd+0x546>
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	d100      	bne.n	8000eea <__aeabi_dadd+0x356>
 8000ee8:	e145      	b.n	8001176 <__aeabi_dadd+0x5e2>
 8000eea:	003a      	movs	r2, r7
 8000eec:	430a      	orrs	r2, r1
 8000eee:	d000      	beq.n	8000ef2 <__aeabi_dadd+0x35e>
 8000ef0:	e146      	b.n	8001180 <__aeabi_dadd+0x5ec>
 8000ef2:	0742      	lsls	r2, r0, #29
 8000ef4:	08db      	lsrs	r3, r3, #3
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	08c0      	lsrs	r0, r0, #3
 8000efa:	e77b      	b.n	8000df4 <__aeabi_dadd+0x260>
 8000efc:	000007ff 	.word	0x000007ff
 8000f00:	ff7fffff 	.word	0xff7fffff
 8000f04:	000007fe 	.word	0x000007fe
 8000f08:	4647      	mov	r7, r8
 8000f0a:	1a5c      	subs	r4, r3, r1
 8000f0c:	1bc2      	subs	r2, r0, r7
 8000f0e:	42a3      	cmp	r3, r4
 8000f10:	41bf      	sbcs	r7, r7
 8000f12:	427f      	negs	r7, r7
 8000f14:	46b9      	mov	r9, r7
 8000f16:	0017      	movs	r7, r2
 8000f18:	464a      	mov	r2, r9
 8000f1a:	1abf      	subs	r7, r7, r2
 8000f1c:	023a      	lsls	r2, r7, #8
 8000f1e:	d500      	bpl.n	8000f22 <__aeabi_dadd+0x38e>
 8000f20:	e08d      	b.n	800103e <__aeabi_dadd+0x4aa>
 8000f22:	0023      	movs	r3, r4
 8000f24:	433b      	orrs	r3, r7
 8000f26:	d000      	beq.n	8000f2a <__aeabi_dadd+0x396>
 8000f28:	e68a      	b.n	8000c40 <__aeabi_dadd+0xac>
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	2500      	movs	r5, #0
 8000f2e:	e761      	b.n	8000df4 <__aeabi_dadd+0x260>
 8000f30:	4cb4      	ldr	r4, [pc, #720]	; (8001204 <__aeabi_dadd+0x670>)
 8000f32:	45a1      	cmp	r9, r4
 8000f34:	d100      	bne.n	8000f38 <__aeabi_dadd+0x3a4>
 8000f36:	e0ad      	b.n	8001094 <__aeabi_dadd+0x500>
 8000f38:	2480      	movs	r4, #128	; 0x80
 8000f3a:	0424      	lsls	r4, r4, #16
 8000f3c:	4320      	orrs	r0, r4
 8000f3e:	4664      	mov	r4, ip
 8000f40:	2c38      	cmp	r4, #56	; 0x38
 8000f42:	dc3d      	bgt.n	8000fc0 <__aeabi_dadd+0x42c>
 8000f44:	4662      	mov	r2, ip
 8000f46:	2c1f      	cmp	r4, #31
 8000f48:	dd00      	ble.n	8000f4c <__aeabi_dadd+0x3b8>
 8000f4a:	e0b7      	b.n	80010bc <__aeabi_dadd+0x528>
 8000f4c:	2520      	movs	r5, #32
 8000f4e:	001e      	movs	r6, r3
 8000f50:	1b2d      	subs	r5, r5, r4
 8000f52:	0004      	movs	r4, r0
 8000f54:	40ab      	lsls	r3, r5
 8000f56:	40ac      	lsls	r4, r5
 8000f58:	40d6      	lsrs	r6, r2
 8000f5a:	40d0      	lsrs	r0, r2
 8000f5c:	4642      	mov	r2, r8
 8000f5e:	1e5d      	subs	r5, r3, #1
 8000f60:	41ab      	sbcs	r3, r5
 8000f62:	4334      	orrs	r4, r6
 8000f64:	1a12      	subs	r2, r2, r0
 8000f66:	4690      	mov	r8, r2
 8000f68:	4323      	orrs	r3, r4
 8000f6a:	e02c      	b.n	8000fc6 <__aeabi_dadd+0x432>
 8000f6c:	0742      	lsls	r2, r0, #29
 8000f6e:	08db      	lsrs	r3, r3, #3
 8000f70:	4313      	orrs	r3, r2
 8000f72:	08c0      	lsrs	r0, r0, #3
 8000f74:	e73b      	b.n	8000dee <__aeabi_dadd+0x25a>
 8000f76:	185c      	adds	r4, r3, r1
 8000f78:	429c      	cmp	r4, r3
 8000f7a:	419b      	sbcs	r3, r3
 8000f7c:	4440      	add	r0, r8
 8000f7e:	425b      	negs	r3, r3
 8000f80:	18c7      	adds	r7, r0, r3
 8000f82:	2601      	movs	r6, #1
 8000f84:	023b      	lsls	r3, r7, #8
 8000f86:	d400      	bmi.n	8000f8a <__aeabi_dadd+0x3f6>
 8000f88:	e729      	b.n	8000dde <__aeabi_dadd+0x24a>
 8000f8a:	2602      	movs	r6, #2
 8000f8c:	4a9e      	ldr	r2, [pc, #632]	; (8001208 <__aeabi_dadd+0x674>)
 8000f8e:	0863      	lsrs	r3, r4, #1
 8000f90:	4017      	ands	r7, r2
 8000f92:	2201      	movs	r2, #1
 8000f94:	4014      	ands	r4, r2
 8000f96:	431c      	orrs	r4, r3
 8000f98:	07fb      	lsls	r3, r7, #31
 8000f9a:	431c      	orrs	r4, r3
 8000f9c:	087f      	lsrs	r7, r7, #1
 8000f9e:	e673      	b.n	8000c88 <__aeabi_dadd+0xf4>
 8000fa0:	4644      	mov	r4, r8
 8000fa2:	3a20      	subs	r2, #32
 8000fa4:	40d4      	lsrs	r4, r2
 8000fa6:	4662      	mov	r2, ip
 8000fa8:	2a20      	cmp	r2, #32
 8000faa:	d005      	beq.n	8000fb8 <__aeabi_dadd+0x424>
 8000fac:	4667      	mov	r7, ip
 8000fae:	2240      	movs	r2, #64	; 0x40
 8000fb0:	1bd2      	subs	r2, r2, r7
 8000fb2:	4647      	mov	r7, r8
 8000fb4:	4097      	lsls	r7, r2
 8000fb6:	4339      	orrs	r1, r7
 8000fb8:	1e4a      	subs	r2, r1, #1
 8000fba:	4191      	sbcs	r1, r2
 8000fbc:	4321      	orrs	r1, r4
 8000fbe:	e635      	b.n	8000c2c <__aeabi_dadd+0x98>
 8000fc0:	4303      	orrs	r3, r0
 8000fc2:	1e58      	subs	r0, r3, #1
 8000fc4:	4183      	sbcs	r3, r0
 8000fc6:	1acc      	subs	r4, r1, r3
 8000fc8:	42a1      	cmp	r1, r4
 8000fca:	41bf      	sbcs	r7, r7
 8000fcc:	4643      	mov	r3, r8
 8000fce:	427f      	negs	r7, r7
 8000fd0:	4655      	mov	r5, sl
 8000fd2:	464e      	mov	r6, r9
 8000fd4:	1bdf      	subs	r7, r3, r7
 8000fd6:	e62e      	b.n	8000c36 <__aeabi_dadd+0xa2>
 8000fd8:	0002      	movs	r2, r0
 8000fda:	431a      	orrs	r2, r3
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_dadd+0x44c>
 8000fde:	e0bd      	b.n	800115c <__aeabi_dadd+0x5c8>
 8000fe0:	4662      	mov	r2, ip
 8000fe2:	4664      	mov	r4, ip
 8000fe4:	3a01      	subs	r2, #1
 8000fe6:	2c01      	cmp	r4, #1
 8000fe8:	d100      	bne.n	8000fec <__aeabi_dadd+0x458>
 8000fea:	e0e5      	b.n	80011b8 <__aeabi_dadd+0x624>
 8000fec:	4c85      	ldr	r4, [pc, #532]	; (8001204 <__aeabi_dadd+0x670>)
 8000fee:	45a4      	cmp	ip, r4
 8000ff0:	d058      	beq.n	80010a4 <__aeabi_dadd+0x510>
 8000ff2:	4694      	mov	ip, r2
 8000ff4:	e749      	b.n	8000e8a <__aeabi_dadd+0x2f6>
 8000ff6:	4664      	mov	r4, ip
 8000ff8:	2220      	movs	r2, #32
 8000ffa:	1b12      	subs	r2, r2, r4
 8000ffc:	4644      	mov	r4, r8
 8000ffe:	4094      	lsls	r4, r2
 8001000:	000f      	movs	r7, r1
 8001002:	46a1      	mov	r9, r4
 8001004:	4664      	mov	r4, ip
 8001006:	4091      	lsls	r1, r2
 8001008:	40e7      	lsrs	r7, r4
 800100a:	464c      	mov	r4, r9
 800100c:	1e4a      	subs	r2, r1, #1
 800100e:	4191      	sbcs	r1, r2
 8001010:	433c      	orrs	r4, r7
 8001012:	4642      	mov	r2, r8
 8001014:	430c      	orrs	r4, r1
 8001016:	4661      	mov	r1, ip
 8001018:	40ca      	lsrs	r2, r1
 800101a:	1880      	adds	r0, r0, r2
 800101c:	e6f4      	b.n	8000e08 <__aeabi_dadd+0x274>
 800101e:	4c79      	ldr	r4, [pc, #484]	; (8001204 <__aeabi_dadd+0x670>)
 8001020:	42a2      	cmp	r2, r4
 8001022:	d100      	bne.n	8001026 <__aeabi_dadd+0x492>
 8001024:	e6fd      	b.n	8000e22 <__aeabi_dadd+0x28e>
 8001026:	1859      	adds	r1, r3, r1
 8001028:	4299      	cmp	r1, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	4440      	add	r0, r8
 800102e:	425f      	negs	r7, r3
 8001030:	19c7      	adds	r7, r0, r7
 8001032:	07fc      	lsls	r4, r7, #31
 8001034:	0849      	lsrs	r1, r1, #1
 8001036:	0016      	movs	r6, r2
 8001038:	430c      	orrs	r4, r1
 800103a:	087f      	lsrs	r7, r7, #1
 800103c:	e6cf      	b.n	8000dde <__aeabi_dadd+0x24a>
 800103e:	1acc      	subs	r4, r1, r3
 8001040:	42a1      	cmp	r1, r4
 8001042:	41bf      	sbcs	r7, r7
 8001044:	4643      	mov	r3, r8
 8001046:	427f      	negs	r7, r7
 8001048:	1a18      	subs	r0, r3, r0
 800104a:	4655      	mov	r5, sl
 800104c:	1bc7      	subs	r7, r0, r7
 800104e:	e5f7      	b.n	8000c40 <__aeabi_dadd+0xac>
 8001050:	08c9      	lsrs	r1, r1, #3
 8001052:	077b      	lsls	r3, r7, #29
 8001054:	4655      	mov	r5, sl
 8001056:	430b      	orrs	r3, r1
 8001058:	08f8      	lsrs	r0, r7, #3
 800105a:	e6c8      	b.n	8000dee <__aeabi_dadd+0x25a>
 800105c:	2c00      	cmp	r4, #0
 800105e:	d000      	beq.n	8001062 <__aeabi_dadd+0x4ce>
 8001060:	e081      	b.n	8001166 <__aeabi_dadd+0x5d2>
 8001062:	4643      	mov	r3, r8
 8001064:	430b      	orrs	r3, r1
 8001066:	d115      	bne.n	8001094 <__aeabi_dadd+0x500>
 8001068:	2080      	movs	r0, #128	; 0x80
 800106a:	2500      	movs	r5, #0
 800106c:	0300      	lsls	r0, r0, #12
 800106e:	e6e3      	b.n	8000e38 <__aeabi_dadd+0x2a4>
 8001070:	1a5c      	subs	r4, r3, r1
 8001072:	42a3      	cmp	r3, r4
 8001074:	419b      	sbcs	r3, r3
 8001076:	1bc7      	subs	r7, r0, r7
 8001078:	425b      	negs	r3, r3
 800107a:	2601      	movs	r6, #1
 800107c:	1aff      	subs	r7, r7, r3
 800107e:	e5da      	b.n	8000c36 <__aeabi_dadd+0xa2>
 8001080:	0742      	lsls	r2, r0, #29
 8001082:	08db      	lsrs	r3, r3, #3
 8001084:	4313      	orrs	r3, r2
 8001086:	08c0      	lsrs	r0, r0, #3
 8001088:	e6d2      	b.n	8000e30 <__aeabi_dadd+0x29c>
 800108a:	0742      	lsls	r2, r0, #29
 800108c:	08db      	lsrs	r3, r3, #3
 800108e:	4313      	orrs	r3, r2
 8001090:	08c0      	lsrs	r0, r0, #3
 8001092:	e6ac      	b.n	8000dee <__aeabi_dadd+0x25a>
 8001094:	4643      	mov	r3, r8
 8001096:	4642      	mov	r2, r8
 8001098:	08c9      	lsrs	r1, r1, #3
 800109a:	075b      	lsls	r3, r3, #29
 800109c:	4655      	mov	r5, sl
 800109e:	430b      	orrs	r3, r1
 80010a0:	08d0      	lsrs	r0, r2, #3
 80010a2:	e6c5      	b.n	8000e30 <__aeabi_dadd+0x29c>
 80010a4:	4643      	mov	r3, r8
 80010a6:	4642      	mov	r2, r8
 80010a8:	075b      	lsls	r3, r3, #29
 80010aa:	08c9      	lsrs	r1, r1, #3
 80010ac:	430b      	orrs	r3, r1
 80010ae:	08d0      	lsrs	r0, r2, #3
 80010b0:	e6be      	b.n	8000e30 <__aeabi_dadd+0x29c>
 80010b2:	4303      	orrs	r3, r0
 80010b4:	001c      	movs	r4, r3
 80010b6:	1e63      	subs	r3, r4, #1
 80010b8:	419c      	sbcs	r4, r3
 80010ba:	e6fc      	b.n	8000eb6 <__aeabi_dadd+0x322>
 80010bc:	0002      	movs	r2, r0
 80010be:	3c20      	subs	r4, #32
 80010c0:	40e2      	lsrs	r2, r4
 80010c2:	0014      	movs	r4, r2
 80010c4:	4662      	mov	r2, ip
 80010c6:	2a20      	cmp	r2, #32
 80010c8:	d003      	beq.n	80010d2 <__aeabi_dadd+0x53e>
 80010ca:	2540      	movs	r5, #64	; 0x40
 80010cc:	1aad      	subs	r5, r5, r2
 80010ce:	40a8      	lsls	r0, r5
 80010d0:	4303      	orrs	r3, r0
 80010d2:	1e58      	subs	r0, r3, #1
 80010d4:	4183      	sbcs	r3, r0
 80010d6:	4323      	orrs	r3, r4
 80010d8:	e775      	b.n	8000fc6 <__aeabi_dadd+0x432>
 80010da:	2a00      	cmp	r2, #0
 80010dc:	d0e2      	beq.n	80010a4 <__aeabi_dadd+0x510>
 80010de:	003a      	movs	r2, r7
 80010e0:	430a      	orrs	r2, r1
 80010e2:	d0cd      	beq.n	8001080 <__aeabi_dadd+0x4ec>
 80010e4:	0742      	lsls	r2, r0, #29
 80010e6:	08db      	lsrs	r3, r3, #3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	2280      	movs	r2, #128	; 0x80
 80010ec:	08c0      	lsrs	r0, r0, #3
 80010ee:	0312      	lsls	r2, r2, #12
 80010f0:	4210      	tst	r0, r2
 80010f2:	d006      	beq.n	8001102 <__aeabi_dadd+0x56e>
 80010f4:	08fc      	lsrs	r4, r7, #3
 80010f6:	4214      	tst	r4, r2
 80010f8:	d103      	bne.n	8001102 <__aeabi_dadd+0x56e>
 80010fa:	0020      	movs	r0, r4
 80010fc:	08cb      	lsrs	r3, r1, #3
 80010fe:	077a      	lsls	r2, r7, #29
 8001100:	4313      	orrs	r3, r2
 8001102:	0f5a      	lsrs	r2, r3, #29
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	0752      	lsls	r2, r2, #29
 8001108:	08db      	lsrs	r3, r3, #3
 800110a:	4313      	orrs	r3, r2
 800110c:	e690      	b.n	8000e30 <__aeabi_dadd+0x29c>
 800110e:	4643      	mov	r3, r8
 8001110:	430b      	orrs	r3, r1
 8001112:	d100      	bne.n	8001116 <__aeabi_dadd+0x582>
 8001114:	e709      	b.n	8000f2a <__aeabi_dadd+0x396>
 8001116:	4643      	mov	r3, r8
 8001118:	4642      	mov	r2, r8
 800111a:	08c9      	lsrs	r1, r1, #3
 800111c:	075b      	lsls	r3, r3, #29
 800111e:	4655      	mov	r5, sl
 8001120:	430b      	orrs	r3, r1
 8001122:	08d0      	lsrs	r0, r2, #3
 8001124:	e666      	b.n	8000df4 <__aeabi_dadd+0x260>
 8001126:	1acc      	subs	r4, r1, r3
 8001128:	42a1      	cmp	r1, r4
 800112a:	4189      	sbcs	r1, r1
 800112c:	1a3f      	subs	r7, r7, r0
 800112e:	4249      	negs	r1, r1
 8001130:	4655      	mov	r5, sl
 8001132:	2601      	movs	r6, #1
 8001134:	1a7f      	subs	r7, r7, r1
 8001136:	e57e      	b.n	8000c36 <__aeabi_dadd+0xa2>
 8001138:	4642      	mov	r2, r8
 800113a:	1a5c      	subs	r4, r3, r1
 800113c:	1a87      	subs	r7, r0, r2
 800113e:	42a3      	cmp	r3, r4
 8001140:	4192      	sbcs	r2, r2
 8001142:	4252      	negs	r2, r2
 8001144:	1abf      	subs	r7, r7, r2
 8001146:	023a      	lsls	r2, r7, #8
 8001148:	d53d      	bpl.n	80011c6 <__aeabi_dadd+0x632>
 800114a:	1acc      	subs	r4, r1, r3
 800114c:	42a1      	cmp	r1, r4
 800114e:	4189      	sbcs	r1, r1
 8001150:	4643      	mov	r3, r8
 8001152:	4249      	negs	r1, r1
 8001154:	1a1f      	subs	r7, r3, r0
 8001156:	4655      	mov	r5, sl
 8001158:	1a7f      	subs	r7, r7, r1
 800115a:	e595      	b.n	8000c88 <__aeabi_dadd+0xf4>
 800115c:	077b      	lsls	r3, r7, #29
 800115e:	08c9      	lsrs	r1, r1, #3
 8001160:	430b      	orrs	r3, r1
 8001162:	08f8      	lsrs	r0, r7, #3
 8001164:	e643      	b.n	8000dee <__aeabi_dadd+0x25a>
 8001166:	4644      	mov	r4, r8
 8001168:	08db      	lsrs	r3, r3, #3
 800116a:	430c      	orrs	r4, r1
 800116c:	d130      	bne.n	80011d0 <__aeabi_dadd+0x63c>
 800116e:	0742      	lsls	r2, r0, #29
 8001170:	4313      	orrs	r3, r2
 8001172:	08c0      	lsrs	r0, r0, #3
 8001174:	e65c      	b.n	8000e30 <__aeabi_dadd+0x29c>
 8001176:	077b      	lsls	r3, r7, #29
 8001178:	08c9      	lsrs	r1, r1, #3
 800117a:	430b      	orrs	r3, r1
 800117c:	08f8      	lsrs	r0, r7, #3
 800117e:	e639      	b.n	8000df4 <__aeabi_dadd+0x260>
 8001180:	185c      	adds	r4, r3, r1
 8001182:	429c      	cmp	r4, r3
 8001184:	419b      	sbcs	r3, r3
 8001186:	4440      	add	r0, r8
 8001188:	425b      	negs	r3, r3
 800118a:	18c7      	adds	r7, r0, r3
 800118c:	023b      	lsls	r3, r7, #8
 800118e:	d400      	bmi.n	8001192 <__aeabi_dadd+0x5fe>
 8001190:	e625      	b.n	8000dde <__aeabi_dadd+0x24a>
 8001192:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <__aeabi_dadd+0x674>)
 8001194:	2601      	movs	r6, #1
 8001196:	401f      	ands	r7, r3
 8001198:	e621      	b.n	8000dde <__aeabi_dadd+0x24a>
 800119a:	0004      	movs	r4, r0
 800119c:	3a20      	subs	r2, #32
 800119e:	40d4      	lsrs	r4, r2
 80011a0:	4662      	mov	r2, ip
 80011a2:	2a20      	cmp	r2, #32
 80011a4:	d004      	beq.n	80011b0 <__aeabi_dadd+0x61c>
 80011a6:	2240      	movs	r2, #64	; 0x40
 80011a8:	4666      	mov	r6, ip
 80011aa:	1b92      	subs	r2, r2, r6
 80011ac:	4090      	lsls	r0, r2
 80011ae:	4303      	orrs	r3, r0
 80011b0:	1e5a      	subs	r2, r3, #1
 80011b2:	4193      	sbcs	r3, r2
 80011b4:	431c      	orrs	r4, r3
 80011b6:	e67e      	b.n	8000eb6 <__aeabi_dadd+0x322>
 80011b8:	185c      	adds	r4, r3, r1
 80011ba:	428c      	cmp	r4, r1
 80011bc:	4189      	sbcs	r1, r1
 80011be:	4440      	add	r0, r8
 80011c0:	4249      	negs	r1, r1
 80011c2:	1847      	adds	r7, r0, r1
 80011c4:	e6dd      	b.n	8000f82 <__aeabi_dadd+0x3ee>
 80011c6:	0023      	movs	r3, r4
 80011c8:	433b      	orrs	r3, r7
 80011ca:	d100      	bne.n	80011ce <__aeabi_dadd+0x63a>
 80011cc:	e6ad      	b.n	8000f2a <__aeabi_dadd+0x396>
 80011ce:	e606      	b.n	8000dde <__aeabi_dadd+0x24a>
 80011d0:	0744      	lsls	r4, r0, #29
 80011d2:	4323      	orrs	r3, r4
 80011d4:	2480      	movs	r4, #128	; 0x80
 80011d6:	08c0      	lsrs	r0, r0, #3
 80011d8:	0324      	lsls	r4, r4, #12
 80011da:	4220      	tst	r0, r4
 80011dc:	d008      	beq.n	80011f0 <__aeabi_dadd+0x65c>
 80011de:	4642      	mov	r2, r8
 80011e0:	08d6      	lsrs	r6, r2, #3
 80011e2:	4226      	tst	r6, r4
 80011e4:	d104      	bne.n	80011f0 <__aeabi_dadd+0x65c>
 80011e6:	4655      	mov	r5, sl
 80011e8:	0030      	movs	r0, r6
 80011ea:	08cb      	lsrs	r3, r1, #3
 80011ec:	0751      	lsls	r1, r2, #29
 80011ee:	430b      	orrs	r3, r1
 80011f0:	0f5a      	lsrs	r2, r3, #29
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	08db      	lsrs	r3, r3, #3
 80011f6:	0752      	lsls	r2, r2, #29
 80011f8:	4313      	orrs	r3, r2
 80011fa:	e619      	b.n	8000e30 <__aeabi_dadd+0x29c>
 80011fc:	2300      	movs	r3, #0
 80011fe:	4a01      	ldr	r2, [pc, #4]	; (8001204 <__aeabi_dadd+0x670>)
 8001200:	001f      	movs	r7, r3
 8001202:	e55e      	b.n	8000cc2 <__aeabi_dadd+0x12e>
 8001204:	000007ff 	.word	0x000007ff
 8001208:	ff7fffff 	.word	0xff7fffff

0800120c <__aeabi_ddiv>:
 800120c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800120e:	4657      	mov	r7, sl
 8001210:	464e      	mov	r6, r9
 8001212:	4645      	mov	r5, r8
 8001214:	46de      	mov	lr, fp
 8001216:	b5e0      	push	{r5, r6, r7, lr}
 8001218:	4681      	mov	r9, r0
 800121a:	0005      	movs	r5, r0
 800121c:	030c      	lsls	r4, r1, #12
 800121e:	0048      	lsls	r0, r1, #1
 8001220:	4692      	mov	sl, r2
 8001222:	001f      	movs	r7, r3
 8001224:	b085      	sub	sp, #20
 8001226:	0b24      	lsrs	r4, r4, #12
 8001228:	0d40      	lsrs	r0, r0, #21
 800122a:	0fce      	lsrs	r6, r1, #31
 800122c:	2800      	cmp	r0, #0
 800122e:	d100      	bne.n	8001232 <__aeabi_ddiv+0x26>
 8001230:	e156      	b.n	80014e0 <__aeabi_ddiv+0x2d4>
 8001232:	4bd4      	ldr	r3, [pc, #848]	; (8001584 <__aeabi_ddiv+0x378>)
 8001234:	4298      	cmp	r0, r3
 8001236:	d100      	bne.n	800123a <__aeabi_ddiv+0x2e>
 8001238:	e172      	b.n	8001520 <__aeabi_ddiv+0x314>
 800123a:	0f6b      	lsrs	r3, r5, #29
 800123c:	00e4      	lsls	r4, r4, #3
 800123e:	431c      	orrs	r4, r3
 8001240:	2380      	movs	r3, #128	; 0x80
 8001242:	041b      	lsls	r3, r3, #16
 8001244:	4323      	orrs	r3, r4
 8001246:	4698      	mov	r8, r3
 8001248:	4bcf      	ldr	r3, [pc, #828]	; (8001588 <__aeabi_ddiv+0x37c>)
 800124a:	00ed      	lsls	r5, r5, #3
 800124c:	469b      	mov	fp, r3
 800124e:	2300      	movs	r3, #0
 8001250:	4699      	mov	r9, r3
 8001252:	4483      	add	fp, r0
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	033c      	lsls	r4, r7, #12
 8001258:	007b      	lsls	r3, r7, #1
 800125a:	4650      	mov	r0, sl
 800125c:	0b24      	lsrs	r4, r4, #12
 800125e:	0d5b      	lsrs	r3, r3, #21
 8001260:	0fff      	lsrs	r7, r7, #31
 8001262:	2b00      	cmp	r3, #0
 8001264:	d100      	bne.n	8001268 <__aeabi_ddiv+0x5c>
 8001266:	e11f      	b.n	80014a8 <__aeabi_ddiv+0x29c>
 8001268:	4ac6      	ldr	r2, [pc, #792]	; (8001584 <__aeabi_ddiv+0x378>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d100      	bne.n	8001270 <__aeabi_ddiv+0x64>
 800126e:	e162      	b.n	8001536 <__aeabi_ddiv+0x32a>
 8001270:	49c5      	ldr	r1, [pc, #788]	; (8001588 <__aeabi_ddiv+0x37c>)
 8001272:	0f42      	lsrs	r2, r0, #29
 8001274:	468c      	mov	ip, r1
 8001276:	00e4      	lsls	r4, r4, #3
 8001278:	4659      	mov	r1, fp
 800127a:	4314      	orrs	r4, r2
 800127c:	2280      	movs	r2, #128	; 0x80
 800127e:	4463      	add	r3, ip
 8001280:	0412      	lsls	r2, r2, #16
 8001282:	1acb      	subs	r3, r1, r3
 8001284:	4314      	orrs	r4, r2
 8001286:	469b      	mov	fp, r3
 8001288:	00c2      	lsls	r2, r0, #3
 800128a:	2000      	movs	r0, #0
 800128c:	0033      	movs	r3, r6
 800128e:	407b      	eors	r3, r7
 8001290:	469a      	mov	sl, r3
 8001292:	464b      	mov	r3, r9
 8001294:	2b0f      	cmp	r3, #15
 8001296:	d827      	bhi.n	80012e8 <__aeabi_ddiv+0xdc>
 8001298:	49bc      	ldr	r1, [pc, #752]	; (800158c <__aeabi_ddiv+0x380>)
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	58cb      	ldr	r3, [r1, r3]
 800129e:	469f      	mov	pc, r3
 80012a0:	46b2      	mov	sl, r6
 80012a2:	9b00      	ldr	r3, [sp, #0]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d016      	beq.n	80012d6 <__aeabi_ddiv+0xca>
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	d100      	bne.n	80012ae <__aeabi_ddiv+0xa2>
 80012ac:	e28e      	b.n	80017cc <__aeabi_ddiv+0x5c0>
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d000      	beq.n	80012b4 <__aeabi_ddiv+0xa8>
 80012b2:	e0d9      	b.n	8001468 <__aeabi_ddiv+0x25c>
 80012b4:	2300      	movs	r3, #0
 80012b6:	2400      	movs	r4, #0
 80012b8:	2500      	movs	r5, #0
 80012ba:	4652      	mov	r2, sl
 80012bc:	051b      	lsls	r3, r3, #20
 80012be:	4323      	orrs	r3, r4
 80012c0:	07d2      	lsls	r2, r2, #31
 80012c2:	4313      	orrs	r3, r2
 80012c4:	0028      	movs	r0, r5
 80012c6:	0019      	movs	r1, r3
 80012c8:	b005      	add	sp, #20
 80012ca:	bcf0      	pop	{r4, r5, r6, r7}
 80012cc:	46bb      	mov	fp, r7
 80012ce:	46b2      	mov	sl, r6
 80012d0:	46a9      	mov	r9, r5
 80012d2:	46a0      	mov	r8, r4
 80012d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d6:	2400      	movs	r4, #0
 80012d8:	2500      	movs	r5, #0
 80012da:	4baa      	ldr	r3, [pc, #680]	; (8001584 <__aeabi_ddiv+0x378>)
 80012dc:	e7ed      	b.n	80012ba <__aeabi_ddiv+0xae>
 80012de:	46ba      	mov	sl, r7
 80012e0:	46a0      	mov	r8, r4
 80012e2:	0015      	movs	r5, r2
 80012e4:	9000      	str	r0, [sp, #0]
 80012e6:	e7dc      	b.n	80012a2 <__aeabi_ddiv+0x96>
 80012e8:	4544      	cmp	r4, r8
 80012ea:	d200      	bcs.n	80012ee <__aeabi_ddiv+0xe2>
 80012ec:	e1c7      	b.n	800167e <__aeabi_ddiv+0x472>
 80012ee:	d100      	bne.n	80012f2 <__aeabi_ddiv+0xe6>
 80012f0:	e1c2      	b.n	8001678 <__aeabi_ddiv+0x46c>
 80012f2:	2301      	movs	r3, #1
 80012f4:	425b      	negs	r3, r3
 80012f6:	469c      	mov	ip, r3
 80012f8:	002e      	movs	r6, r5
 80012fa:	4640      	mov	r0, r8
 80012fc:	2500      	movs	r5, #0
 80012fe:	44e3      	add	fp, ip
 8001300:	0223      	lsls	r3, r4, #8
 8001302:	0e14      	lsrs	r4, r2, #24
 8001304:	431c      	orrs	r4, r3
 8001306:	0c1b      	lsrs	r3, r3, #16
 8001308:	4699      	mov	r9, r3
 800130a:	0423      	lsls	r3, r4, #16
 800130c:	0c1f      	lsrs	r7, r3, #16
 800130e:	0212      	lsls	r2, r2, #8
 8001310:	4649      	mov	r1, r9
 8001312:	9200      	str	r2, [sp, #0]
 8001314:	9701      	str	r7, [sp, #4]
 8001316:	f7fe ff99 	bl	800024c <__aeabi_uidivmod>
 800131a:	0002      	movs	r2, r0
 800131c:	437a      	muls	r2, r7
 800131e:	040b      	lsls	r3, r1, #16
 8001320:	0c31      	lsrs	r1, r6, #16
 8001322:	4680      	mov	r8, r0
 8001324:	4319      	orrs	r1, r3
 8001326:	428a      	cmp	r2, r1
 8001328:	d907      	bls.n	800133a <__aeabi_ddiv+0x12e>
 800132a:	2301      	movs	r3, #1
 800132c:	425b      	negs	r3, r3
 800132e:	469c      	mov	ip, r3
 8001330:	1909      	adds	r1, r1, r4
 8001332:	44e0      	add	r8, ip
 8001334:	428c      	cmp	r4, r1
 8001336:	d800      	bhi.n	800133a <__aeabi_ddiv+0x12e>
 8001338:	e207      	b.n	800174a <__aeabi_ddiv+0x53e>
 800133a:	1a88      	subs	r0, r1, r2
 800133c:	4649      	mov	r1, r9
 800133e:	f7fe ff85 	bl	800024c <__aeabi_uidivmod>
 8001342:	0409      	lsls	r1, r1, #16
 8001344:	468c      	mov	ip, r1
 8001346:	0431      	lsls	r1, r6, #16
 8001348:	4666      	mov	r6, ip
 800134a:	9a01      	ldr	r2, [sp, #4]
 800134c:	0c09      	lsrs	r1, r1, #16
 800134e:	4342      	muls	r2, r0
 8001350:	0003      	movs	r3, r0
 8001352:	4331      	orrs	r1, r6
 8001354:	428a      	cmp	r2, r1
 8001356:	d904      	bls.n	8001362 <__aeabi_ddiv+0x156>
 8001358:	1909      	adds	r1, r1, r4
 800135a:	3b01      	subs	r3, #1
 800135c:	428c      	cmp	r4, r1
 800135e:	d800      	bhi.n	8001362 <__aeabi_ddiv+0x156>
 8001360:	e1ed      	b.n	800173e <__aeabi_ddiv+0x532>
 8001362:	1a88      	subs	r0, r1, r2
 8001364:	4642      	mov	r2, r8
 8001366:	0412      	lsls	r2, r2, #16
 8001368:	431a      	orrs	r2, r3
 800136a:	4690      	mov	r8, r2
 800136c:	4641      	mov	r1, r8
 800136e:	9b00      	ldr	r3, [sp, #0]
 8001370:	040e      	lsls	r6, r1, #16
 8001372:	0c1b      	lsrs	r3, r3, #16
 8001374:	001f      	movs	r7, r3
 8001376:	9302      	str	r3, [sp, #8]
 8001378:	9b00      	ldr	r3, [sp, #0]
 800137a:	0c36      	lsrs	r6, r6, #16
 800137c:	041b      	lsls	r3, r3, #16
 800137e:	0c19      	lsrs	r1, r3, #16
 8001380:	000b      	movs	r3, r1
 8001382:	4373      	muls	r3, r6
 8001384:	0c12      	lsrs	r2, r2, #16
 8001386:	437e      	muls	r6, r7
 8001388:	9103      	str	r1, [sp, #12]
 800138a:	4351      	muls	r1, r2
 800138c:	437a      	muls	r2, r7
 800138e:	0c1f      	lsrs	r7, r3, #16
 8001390:	46bc      	mov	ip, r7
 8001392:	1876      	adds	r6, r6, r1
 8001394:	4466      	add	r6, ip
 8001396:	42b1      	cmp	r1, r6
 8001398:	d903      	bls.n	80013a2 <__aeabi_ddiv+0x196>
 800139a:	2180      	movs	r1, #128	; 0x80
 800139c:	0249      	lsls	r1, r1, #9
 800139e:	468c      	mov	ip, r1
 80013a0:	4462      	add	r2, ip
 80013a2:	0c31      	lsrs	r1, r6, #16
 80013a4:	188a      	adds	r2, r1, r2
 80013a6:	0431      	lsls	r1, r6, #16
 80013a8:	041e      	lsls	r6, r3, #16
 80013aa:	0c36      	lsrs	r6, r6, #16
 80013ac:	198e      	adds	r6, r1, r6
 80013ae:	4290      	cmp	r0, r2
 80013b0:	d302      	bcc.n	80013b8 <__aeabi_ddiv+0x1ac>
 80013b2:	d112      	bne.n	80013da <__aeabi_ddiv+0x1ce>
 80013b4:	42b5      	cmp	r5, r6
 80013b6:	d210      	bcs.n	80013da <__aeabi_ddiv+0x1ce>
 80013b8:	4643      	mov	r3, r8
 80013ba:	1e59      	subs	r1, r3, #1
 80013bc:	9b00      	ldr	r3, [sp, #0]
 80013be:	469c      	mov	ip, r3
 80013c0:	4465      	add	r5, ip
 80013c2:	001f      	movs	r7, r3
 80013c4:	429d      	cmp	r5, r3
 80013c6:	419b      	sbcs	r3, r3
 80013c8:	425b      	negs	r3, r3
 80013ca:	191b      	adds	r3, r3, r4
 80013cc:	18c0      	adds	r0, r0, r3
 80013ce:	4284      	cmp	r4, r0
 80013d0:	d200      	bcs.n	80013d4 <__aeabi_ddiv+0x1c8>
 80013d2:	e1a0      	b.n	8001716 <__aeabi_ddiv+0x50a>
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x1cc>
 80013d6:	e19b      	b.n	8001710 <__aeabi_ddiv+0x504>
 80013d8:	4688      	mov	r8, r1
 80013da:	1bae      	subs	r6, r5, r6
 80013dc:	42b5      	cmp	r5, r6
 80013de:	41ad      	sbcs	r5, r5
 80013e0:	1a80      	subs	r0, r0, r2
 80013e2:	426d      	negs	r5, r5
 80013e4:	1b40      	subs	r0, r0, r5
 80013e6:	4284      	cmp	r4, r0
 80013e8:	d100      	bne.n	80013ec <__aeabi_ddiv+0x1e0>
 80013ea:	e1d5      	b.n	8001798 <__aeabi_ddiv+0x58c>
 80013ec:	4649      	mov	r1, r9
 80013ee:	f7fe ff2d 	bl	800024c <__aeabi_uidivmod>
 80013f2:	9a01      	ldr	r2, [sp, #4]
 80013f4:	040b      	lsls	r3, r1, #16
 80013f6:	4342      	muls	r2, r0
 80013f8:	0c31      	lsrs	r1, r6, #16
 80013fa:	0005      	movs	r5, r0
 80013fc:	4319      	orrs	r1, r3
 80013fe:	428a      	cmp	r2, r1
 8001400:	d900      	bls.n	8001404 <__aeabi_ddiv+0x1f8>
 8001402:	e16c      	b.n	80016de <__aeabi_ddiv+0x4d2>
 8001404:	1a88      	subs	r0, r1, r2
 8001406:	4649      	mov	r1, r9
 8001408:	f7fe ff20 	bl	800024c <__aeabi_uidivmod>
 800140c:	9a01      	ldr	r2, [sp, #4]
 800140e:	0436      	lsls	r6, r6, #16
 8001410:	4342      	muls	r2, r0
 8001412:	0409      	lsls	r1, r1, #16
 8001414:	0c36      	lsrs	r6, r6, #16
 8001416:	0003      	movs	r3, r0
 8001418:	430e      	orrs	r6, r1
 800141a:	42b2      	cmp	r2, r6
 800141c:	d900      	bls.n	8001420 <__aeabi_ddiv+0x214>
 800141e:	e153      	b.n	80016c8 <__aeabi_ddiv+0x4bc>
 8001420:	9803      	ldr	r0, [sp, #12]
 8001422:	1ab6      	subs	r6, r6, r2
 8001424:	0002      	movs	r2, r0
 8001426:	042d      	lsls	r5, r5, #16
 8001428:	431d      	orrs	r5, r3
 800142a:	9f02      	ldr	r7, [sp, #8]
 800142c:	042b      	lsls	r3, r5, #16
 800142e:	0c1b      	lsrs	r3, r3, #16
 8001430:	435a      	muls	r2, r3
 8001432:	437b      	muls	r3, r7
 8001434:	469c      	mov	ip, r3
 8001436:	0c29      	lsrs	r1, r5, #16
 8001438:	4348      	muls	r0, r1
 800143a:	0c13      	lsrs	r3, r2, #16
 800143c:	4484      	add	ip, r0
 800143e:	4463      	add	r3, ip
 8001440:	4379      	muls	r1, r7
 8001442:	4298      	cmp	r0, r3
 8001444:	d903      	bls.n	800144e <__aeabi_ddiv+0x242>
 8001446:	2080      	movs	r0, #128	; 0x80
 8001448:	0240      	lsls	r0, r0, #9
 800144a:	4684      	mov	ip, r0
 800144c:	4461      	add	r1, ip
 800144e:	0c18      	lsrs	r0, r3, #16
 8001450:	0412      	lsls	r2, r2, #16
 8001452:	041b      	lsls	r3, r3, #16
 8001454:	0c12      	lsrs	r2, r2, #16
 8001456:	1841      	adds	r1, r0, r1
 8001458:	189b      	adds	r3, r3, r2
 800145a:	428e      	cmp	r6, r1
 800145c:	d200      	bcs.n	8001460 <__aeabi_ddiv+0x254>
 800145e:	e0ff      	b.n	8001660 <__aeabi_ddiv+0x454>
 8001460:	d100      	bne.n	8001464 <__aeabi_ddiv+0x258>
 8001462:	e0fa      	b.n	800165a <__aeabi_ddiv+0x44e>
 8001464:	2301      	movs	r3, #1
 8001466:	431d      	orrs	r5, r3
 8001468:	4a49      	ldr	r2, [pc, #292]	; (8001590 <__aeabi_ddiv+0x384>)
 800146a:	445a      	add	r2, fp
 800146c:	2a00      	cmp	r2, #0
 800146e:	dc00      	bgt.n	8001472 <__aeabi_ddiv+0x266>
 8001470:	e0aa      	b.n	80015c8 <__aeabi_ddiv+0x3bc>
 8001472:	076b      	lsls	r3, r5, #29
 8001474:	d000      	beq.n	8001478 <__aeabi_ddiv+0x26c>
 8001476:	e13d      	b.n	80016f4 <__aeabi_ddiv+0x4e8>
 8001478:	08ed      	lsrs	r5, r5, #3
 800147a:	4643      	mov	r3, r8
 800147c:	01db      	lsls	r3, r3, #7
 800147e:	d506      	bpl.n	800148e <__aeabi_ddiv+0x282>
 8001480:	4642      	mov	r2, r8
 8001482:	4b44      	ldr	r3, [pc, #272]	; (8001594 <__aeabi_ddiv+0x388>)
 8001484:	401a      	ands	r2, r3
 8001486:	4690      	mov	r8, r2
 8001488:	2280      	movs	r2, #128	; 0x80
 800148a:	00d2      	lsls	r2, r2, #3
 800148c:	445a      	add	r2, fp
 800148e:	4b42      	ldr	r3, [pc, #264]	; (8001598 <__aeabi_ddiv+0x38c>)
 8001490:	429a      	cmp	r2, r3
 8001492:	dd00      	ble.n	8001496 <__aeabi_ddiv+0x28a>
 8001494:	e71f      	b.n	80012d6 <__aeabi_ddiv+0xca>
 8001496:	4643      	mov	r3, r8
 8001498:	075b      	lsls	r3, r3, #29
 800149a:	431d      	orrs	r5, r3
 800149c:	4643      	mov	r3, r8
 800149e:	0552      	lsls	r2, r2, #21
 80014a0:	025c      	lsls	r4, r3, #9
 80014a2:	0b24      	lsrs	r4, r4, #12
 80014a4:	0d53      	lsrs	r3, r2, #21
 80014a6:	e708      	b.n	80012ba <__aeabi_ddiv+0xae>
 80014a8:	4652      	mov	r2, sl
 80014aa:	4322      	orrs	r2, r4
 80014ac:	d100      	bne.n	80014b0 <__aeabi_ddiv+0x2a4>
 80014ae:	e07b      	b.n	80015a8 <__aeabi_ddiv+0x39c>
 80014b0:	2c00      	cmp	r4, #0
 80014b2:	d100      	bne.n	80014b6 <__aeabi_ddiv+0x2aa>
 80014b4:	e0fa      	b.n	80016ac <__aeabi_ddiv+0x4a0>
 80014b6:	0020      	movs	r0, r4
 80014b8:	f001 f99a 	bl	80027f0 <__clzsi2>
 80014bc:	0002      	movs	r2, r0
 80014be:	3a0b      	subs	r2, #11
 80014c0:	231d      	movs	r3, #29
 80014c2:	0001      	movs	r1, r0
 80014c4:	1a9b      	subs	r3, r3, r2
 80014c6:	4652      	mov	r2, sl
 80014c8:	3908      	subs	r1, #8
 80014ca:	40da      	lsrs	r2, r3
 80014cc:	408c      	lsls	r4, r1
 80014ce:	4314      	orrs	r4, r2
 80014d0:	4652      	mov	r2, sl
 80014d2:	408a      	lsls	r2, r1
 80014d4:	4b31      	ldr	r3, [pc, #196]	; (800159c <__aeabi_ddiv+0x390>)
 80014d6:	4458      	add	r0, fp
 80014d8:	469b      	mov	fp, r3
 80014da:	4483      	add	fp, r0
 80014dc:	2000      	movs	r0, #0
 80014de:	e6d5      	b.n	800128c <__aeabi_ddiv+0x80>
 80014e0:	464b      	mov	r3, r9
 80014e2:	4323      	orrs	r3, r4
 80014e4:	4698      	mov	r8, r3
 80014e6:	d044      	beq.n	8001572 <__aeabi_ddiv+0x366>
 80014e8:	2c00      	cmp	r4, #0
 80014ea:	d100      	bne.n	80014ee <__aeabi_ddiv+0x2e2>
 80014ec:	e0ce      	b.n	800168c <__aeabi_ddiv+0x480>
 80014ee:	0020      	movs	r0, r4
 80014f0:	f001 f97e 	bl	80027f0 <__clzsi2>
 80014f4:	0001      	movs	r1, r0
 80014f6:	0002      	movs	r2, r0
 80014f8:	390b      	subs	r1, #11
 80014fa:	231d      	movs	r3, #29
 80014fc:	1a5b      	subs	r3, r3, r1
 80014fe:	4649      	mov	r1, r9
 8001500:	0010      	movs	r0, r2
 8001502:	40d9      	lsrs	r1, r3
 8001504:	3808      	subs	r0, #8
 8001506:	4084      	lsls	r4, r0
 8001508:	000b      	movs	r3, r1
 800150a:	464d      	mov	r5, r9
 800150c:	4323      	orrs	r3, r4
 800150e:	4698      	mov	r8, r3
 8001510:	4085      	lsls	r5, r0
 8001512:	4823      	ldr	r0, [pc, #140]	; (80015a0 <__aeabi_ddiv+0x394>)
 8001514:	1a83      	subs	r3, r0, r2
 8001516:	469b      	mov	fp, r3
 8001518:	2300      	movs	r3, #0
 800151a:	4699      	mov	r9, r3
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	e69a      	b.n	8001256 <__aeabi_ddiv+0x4a>
 8001520:	464b      	mov	r3, r9
 8001522:	4323      	orrs	r3, r4
 8001524:	4698      	mov	r8, r3
 8001526:	d11d      	bne.n	8001564 <__aeabi_ddiv+0x358>
 8001528:	2308      	movs	r3, #8
 800152a:	4699      	mov	r9, r3
 800152c:	3b06      	subs	r3, #6
 800152e:	2500      	movs	r5, #0
 8001530:	4683      	mov	fp, r0
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	e68f      	b.n	8001256 <__aeabi_ddiv+0x4a>
 8001536:	4652      	mov	r2, sl
 8001538:	4322      	orrs	r2, r4
 800153a:	d109      	bne.n	8001550 <__aeabi_ddiv+0x344>
 800153c:	2302      	movs	r3, #2
 800153e:	4649      	mov	r1, r9
 8001540:	4319      	orrs	r1, r3
 8001542:	4b18      	ldr	r3, [pc, #96]	; (80015a4 <__aeabi_ddiv+0x398>)
 8001544:	4689      	mov	r9, r1
 8001546:	469c      	mov	ip, r3
 8001548:	2400      	movs	r4, #0
 800154a:	2002      	movs	r0, #2
 800154c:	44e3      	add	fp, ip
 800154e:	e69d      	b.n	800128c <__aeabi_ddiv+0x80>
 8001550:	2303      	movs	r3, #3
 8001552:	464a      	mov	r2, r9
 8001554:	431a      	orrs	r2, r3
 8001556:	4b13      	ldr	r3, [pc, #76]	; (80015a4 <__aeabi_ddiv+0x398>)
 8001558:	4691      	mov	r9, r2
 800155a:	469c      	mov	ip, r3
 800155c:	4652      	mov	r2, sl
 800155e:	2003      	movs	r0, #3
 8001560:	44e3      	add	fp, ip
 8001562:	e693      	b.n	800128c <__aeabi_ddiv+0x80>
 8001564:	230c      	movs	r3, #12
 8001566:	4699      	mov	r9, r3
 8001568:	3b09      	subs	r3, #9
 800156a:	46a0      	mov	r8, r4
 800156c:	4683      	mov	fp, r0
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	e671      	b.n	8001256 <__aeabi_ddiv+0x4a>
 8001572:	2304      	movs	r3, #4
 8001574:	4699      	mov	r9, r3
 8001576:	2300      	movs	r3, #0
 8001578:	469b      	mov	fp, r3
 800157a:	3301      	adds	r3, #1
 800157c:	2500      	movs	r5, #0
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	e669      	b.n	8001256 <__aeabi_ddiv+0x4a>
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	000007ff 	.word	0x000007ff
 8001588:	fffffc01 	.word	0xfffffc01
 800158c:	08009cb4 	.word	0x08009cb4
 8001590:	000003ff 	.word	0x000003ff
 8001594:	feffffff 	.word	0xfeffffff
 8001598:	000007fe 	.word	0x000007fe
 800159c:	000003f3 	.word	0x000003f3
 80015a0:	fffffc0d 	.word	0xfffffc0d
 80015a4:	fffff801 	.word	0xfffff801
 80015a8:	4649      	mov	r1, r9
 80015aa:	2301      	movs	r3, #1
 80015ac:	4319      	orrs	r1, r3
 80015ae:	4689      	mov	r9, r1
 80015b0:	2400      	movs	r4, #0
 80015b2:	2001      	movs	r0, #1
 80015b4:	e66a      	b.n	800128c <__aeabi_ddiv+0x80>
 80015b6:	2300      	movs	r3, #0
 80015b8:	2480      	movs	r4, #128	; 0x80
 80015ba:	469a      	mov	sl, r3
 80015bc:	2500      	movs	r5, #0
 80015be:	4b8a      	ldr	r3, [pc, #552]	; (80017e8 <__aeabi_ddiv+0x5dc>)
 80015c0:	0324      	lsls	r4, r4, #12
 80015c2:	e67a      	b.n	80012ba <__aeabi_ddiv+0xae>
 80015c4:	2501      	movs	r5, #1
 80015c6:	426d      	negs	r5, r5
 80015c8:	2301      	movs	r3, #1
 80015ca:	1a9b      	subs	r3, r3, r2
 80015cc:	2b38      	cmp	r3, #56	; 0x38
 80015ce:	dd00      	ble.n	80015d2 <__aeabi_ddiv+0x3c6>
 80015d0:	e670      	b.n	80012b4 <__aeabi_ddiv+0xa8>
 80015d2:	2b1f      	cmp	r3, #31
 80015d4:	dc00      	bgt.n	80015d8 <__aeabi_ddiv+0x3cc>
 80015d6:	e0bf      	b.n	8001758 <__aeabi_ddiv+0x54c>
 80015d8:	211f      	movs	r1, #31
 80015da:	4249      	negs	r1, r1
 80015dc:	1a8a      	subs	r2, r1, r2
 80015de:	4641      	mov	r1, r8
 80015e0:	40d1      	lsrs	r1, r2
 80015e2:	000a      	movs	r2, r1
 80015e4:	2b20      	cmp	r3, #32
 80015e6:	d004      	beq.n	80015f2 <__aeabi_ddiv+0x3e6>
 80015e8:	4641      	mov	r1, r8
 80015ea:	4b80      	ldr	r3, [pc, #512]	; (80017ec <__aeabi_ddiv+0x5e0>)
 80015ec:	445b      	add	r3, fp
 80015ee:	4099      	lsls	r1, r3
 80015f0:	430d      	orrs	r5, r1
 80015f2:	1e6b      	subs	r3, r5, #1
 80015f4:	419d      	sbcs	r5, r3
 80015f6:	2307      	movs	r3, #7
 80015f8:	432a      	orrs	r2, r5
 80015fa:	001d      	movs	r5, r3
 80015fc:	2400      	movs	r4, #0
 80015fe:	4015      	ands	r5, r2
 8001600:	4213      	tst	r3, r2
 8001602:	d100      	bne.n	8001606 <__aeabi_ddiv+0x3fa>
 8001604:	e0d4      	b.n	80017b0 <__aeabi_ddiv+0x5a4>
 8001606:	210f      	movs	r1, #15
 8001608:	2300      	movs	r3, #0
 800160a:	4011      	ands	r1, r2
 800160c:	2904      	cmp	r1, #4
 800160e:	d100      	bne.n	8001612 <__aeabi_ddiv+0x406>
 8001610:	e0cb      	b.n	80017aa <__aeabi_ddiv+0x59e>
 8001612:	1d11      	adds	r1, r2, #4
 8001614:	4291      	cmp	r1, r2
 8001616:	4192      	sbcs	r2, r2
 8001618:	4252      	negs	r2, r2
 800161a:	189b      	adds	r3, r3, r2
 800161c:	000a      	movs	r2, r1
 800161e:	0219      	lsls	r1, r3, #8
 8001620:	d400      	bmi.n	8001624 <__aeabi_ddiv+0x418>
 8001622:	e0c2      	b.n	80017aa <__aeabi_ddiv+0x59e>
 8001624:	2301      	movs	r3, #1
 8001626:	2400      	movs	r4, #0
 8001628:	2500      	movs	r5, #0
 800162a:	e646      	b.n	80012ba <__aeabi_ddiv+0xae>
 800162c:	2380      	movs	r3, #128	; 0x80
 800162e:	4641      	mov	r1, r8
 8001630:	031b      	lsls	r3, r3, #12
 8001632:	4219      	tst	r1, r3
 8001634:	d008      	beq.n	8001648 <__aeabi_ddiv+0x43c>
 8001636:	421c      	tst	r4, r3
 8001638:	d106      	bne.n	8001648 <__aeabi_ddiv+0x43c>
 800163a:	431c      	orrs	r4, r3
 800163c:	0324      	lsls	r4, r4, #12
 800163e:	46ba      	mov	sl, r7
 8001640:	0015      	movs	r5, r2
 8001642:	4b69      	ldr	r3, [pc, #420]	; (80017e8 <__aeabi_ddiv+0x5dc>)
 8001644:	0b24      	lsrs	r4, r4, #12
 8001646:	e638      	b.n	80012ba <__aeabi_ddiv+0xae>
 8001648:	2480      	movs	r4, #128	; 0x80
 800164a:	4643      	mov	r3, r8
 800164c:	0324      	lsls	r4, r4, #12
 800164e:	431c      	orrs	r4, r3
 8001650:	0324      	lsls	r4, r4, #12
 8001652:	46b2      	mov	sl, r6
 8001654:	4b64      	ldr	r3, [pc, #400]	; (80017e8 <__aeabi_ddiv+0x5dc>)
 8001656:	0b24      	lsrs	r4, r4, #12
 8001658:	e62f      	b.n	80012ba <__aeabi_ddiv+0xae>
 800165a:	2b00      	cmp	r3, #0
 800165c:	d100      	bne.n	8001660 <__aeabi_ddiv+0x454>
 800165e:	e703      	b.n	8001468 <__aeabi_ddiv+0x25c>
 8001660:	19a6      	adds	r6, r4, r6
 8001662:	1e68      	subs	r0, r5, #1
 8001664:	42a6      	cmp	r6, r4
 8001666:	d200      	bcs.n	800166a <__aeabi_ddiv+0x45e>
 8001668:	e08d      	b.n	8001786 <__aeabi_ddiv+0x57a>
 800166a:	428e      	cmp	r6, r1
 800166c:	d200      	bcs.n	8001670 <__aeabi_ddiv+0x464>
 800166e:	e0a3      	b.n	80017b8 <__aeabi_ddiv+0x5ac>
 8001670:	d100      	bne.n	8001674 <__aeabi_ddiv+0x468>
 8001672:	e0b3      	b.n	80017dc <__aeabi_ddiv+0x5d0>
 8001674:	0005      	movs	r5, r0
 8001676:	e6f5      	b.n	8001464 <__aeabi_ddiv+0x258>
 8001678:	42aa      	cmp	r2, r5
 800167a:	d900      	bls.n	800167e <__aeabi_ddiv+0x472>
 800167c:	e639      	b.n	80012f2 <__aeabi_ddiv+0xe6>
 800167e:	4643      	mov	r3, r8
 8001680:	07de      	lsls	r6, r3, #31
 8001682:	0858      	lsrs	r0, r3, #1
 8001684:	086b      	lsrs	r3, r5, #1
 8001686:	431e      	orrs	r6, r3
 8001688:	07ed      	lsls	r5, r5, #31
 800168a:	e639      	b.n	8001300 <__aeabi_ddiv+0xf4>
 800168c:	4648      	mov	r0, r9
 800168e:	f001 f8af 	bl	80027f0 <__clzsi2>
 8001692:	0001      	movs	r1, r0
 8001694:	0002      	movs	r2, r0
 8001696:	3115      	adds	r1, #21
 8001698:	3220      	adds	r2, #32
 800169a:	291c      	cmp	r1, #28
 800169c:	dc00      	bgt.n	80016a0 <__aeabi_ddiv+0x494>
 800169e:	e72c      	b.n	80014fa <__aeabi_ddiv+0x2ee>
 80016a0:	464b      	mov	r3, r9
 80016a2:	3808      	subs	r0, #8
 80016a4:	4083      	lsls	r3, r0
 80016a6:	2500      	movs	r5, #0
 80016a8:	4698      	mov	r8, r3
 80016aa:	e732      	b.n	8001512 <__aeabi_ddiv+0x306>
 80016ac:	f001 f8a0 	bl	80027f0 <__clzsi2>
 80016b0:	0003      	movs	r3, r0
 80016b2:	001a      	movs	r2, r3
 80016b4:	3215      	adds	r2, #21
 80016b6:	3020      	adds	r0, #32
 80016b8:	2a1c      	cmp	r2, #28
 80016ba:	dc00      	bgt.n	80016be <__aeabi_ddiv+0x4b2>
 80016bc:	e700      	b.n	80014c0 <__aeabi_ddiv+0x2b4>
 80016be:	4654      	mov	r4, sl
 80016c0:	3b08      	subs	r3, #8
 80016c2:	2200      	movs	r2, #0
 80016c4:	409c      	lsls	r4, r3
 80016c6:	e705      	b.n	80014d4 <__aeabi_ddiv+0x2c8>
 80016c8:	1936      	adds	r6, r6, r4
 80016ca:	3b01      	subs	r3, #1
 80016cc:	42b4      	cmp	r4, r6
 80016ce:	d900      	bls.n	80016d2 <__aeabi_ddiv+0x4c6>
 80016d0:	e6a6      	b.n	8001420 <__aeabi_ddiv+0x214>
 80016d2:	42b2      	cmp	r2, r6
 80016d4:	d800      	bhi.n	80016d8 <__aeabi_ddiv+0x4cc>
 80016d6:	e6a3      	b.n	8001420 <__aeabi_ddiv+0x214>
 80016d8:	1e83      	subs	r3, r0, #2
 80016da:	1936      	adds	r6, r6, r4
 80016dc:	e6a0      	b.n	8001420 <__aeabi_ddiv+0x214>
 80016de:	1909      	adds	r1, r1, r4
 80016e0:	3d01      	subs	r5, #1
 80016e2:	428c      	cmp	r4, r1
 80016e4:	d900      	bls.n	80016e8 <__aeabi_ddiv+0x4dc>
 80016e6:	e68d      	b.n	8001404 <__aeabi_ddiv+0x1f8>
 80016e8:	428a      	cmp	r2, r1
 80016ea:	d800      	bhi.n	80016ee <__aeabi_ddiv+0x4e2>
 80016ec:	e68a      	b.n	8001404 <__aeabi_ddiv+0x1f8>
 80016ee:	1e85      	subs	r5, r0, #2
 80016f0:	1909      	adds	r1, r1, r4
 80016f2:	e687      	b.n	8001404 <__aeabi_ddiv+0x1f8>
 80016f4:	230f      	movs	r3, #15
 80016f6:	402b      	ands	r3, r5
 80016f8:	2b04      	cmp	r3, #4
 80016fa:	d100      	bne.n	80016fe <__aeabi_ddiv+0x4f2>
 80016fc:	e6bc      	b.n	8001478 <__aeabi_ddiv+0x26c>
 80016fe:	2305      	movs	r3, #5
 8001700:	425b      	negs	r3, r3
 8001702:	42ab      	cmp	r3, r5
 8001704:	419b      	sbcs	r3, r3
 8001706:	3504      	adds	r5, #4
 8001708:	425b      	negs	r3, r3
 800170a:	08ed      	lsrs	r5, r5, #3
 800170c:	4498      	add	r8, r3
 800170e:	e6b4      	b.n	800147a <__aeabi_ddiv+0x26e>
 8001710:	42af      	cmp	r7, r5
 8001712:	d900      	bls.n	8001716 <__aeabi_ddiv+0x50a>
 8001714:	e660      	b.n	80013d8 <__aeabi_ddiv+0x1cc>
 8001716:	4282      	cmp	r2, r0
 8001718:	d804      	bhi.n	8001724 <__aeabi_ddiv+0x518>
 800171a:	d000      	beq.n	800171e <__aeabi_ddiv+0x512>
 800171c:	e65c      	b.n	80013d8 <__aeabi_ddiv+0x1cc>
 800171e:	42ae      	cmp	r6, r5
 8001720:	d800      	bhi.n	8001724 <__aeabi_ddiv+0x518>
 8001722:	e659      	b.n	80013d8 <__aeabi_ddiv+0x1cc>
 8001724:	2302      	movs	r3, #2
 8001726:	425b      	negs	r3, r3
 8001728:	469c      	mov	ip, r3
 800172a:	9b00      	ldr	r3, [sp, #0]
 800172c:	44e0      	add	r8, ip
 800172e:	469c      	mov	ip, r3
 8001730:	4465      	add	r5, ip
 8001732:	429d      	cmp	r5, r3
 8001734:	419b      	sbcs	r3, r3
 8001736:	425b      	negs	r3, r3
 8001738:	191b      	adds	r3, r3, r4
 800173a:	18c0      	adds	r0, r0, r3
 800173c:	e64d      	b.n	80013da <__aeabi_ddiv+0x1ce>
 800173e:	428a      	cmp	r2, r1
 8001740:	d800      	bhi.n	8001744 <__aeabi_ddiv+0x538>
 8001742:	e60e      	b.n	8001362 <__aeabi_ddiv+0x156>
 8001744:	1e83      	subs	r3, r0, #2
 8001746:	1909      	adds	r1, r1, r4
 8001748:	e60b      	b.n	8001362 <__aeabi_ddiv+0x156>
 800174a:	428a      	cmp	r2, r1
 800174c:	d800      	bhi.n	8001750 <__aeabi_ddiv+0x544>
 800174e:	e5f4      	b.n	800133a <__aeabi_ddiv+0x12e>
 8001750:	1e83      	subs	r3, r0, #2
 8001752:	4698      	mov	r8, r3
 8001754:	1909      	adds	r1, r1, r4
 8001756:	e5f0      	b.n	800133a <__aeabi_ddiv+0x12e>
 8001758:	4925      	ldr	r1, [pc, #148]	; (80017f0 <__aeabi_ddiv+0x5e4>)
 800175a:	0028      	movs	r0, r5
 800175c:	4459      	add	r1, fp
 800175e:	408d      	lsls	r5, r1
 8001760:	4642      	mov	r2, r8
 8001762:	408a      	lsls	r2, r1
 8001764:	1e69      	subs	r1, r5, #1
 8001766:	418d      	sbcs	r5, r1
 8001768:	4641      	mov	r1, r8
 800176a:	40d8      	lsrs	r0, r3
 800176c:	40d9      	lsrs	r1, r3
 800176e:	4302      	orrs	r2, r0
 8001770:	432a      	orrs	r2, r5
 8001772:	000b      	movs	r3, r1
 8001774:	0751      	lsls	r1, r2, #29
 8001776:	d100      	bne.n	800177a <__aeabi_ddiv+0x56e>
 8001778:	e751      	b.n	800161e <__aeabi_ddiv+0x412>
 800177a:	210f      	movs	r1, #15
 800177c:	4011      	ands	r1, r2
 800177e:	2904      	cmp	r1, #4
 8001780:	d000      	beq.n	8001784 <__aeabi_ddiv+0x578>
 8001782:	e746      	b.n	8001612 <__aeabi_ddiv+0x406>
 8001784:	e74b      	b.n	800161e <__aeabi_ddiv+0x412>
 8001786:	0005      	movs	r5, r0
 8001788:	428e      	cmp	r6, r1
 800178a:	d000      	beq.n	800178e <__aeabi_ddiv+0x582>
 800178c:	e66a      	b.n	8001464 <__aeabi_ddiv+0x258>
 800178e:	9a00      	ldr	r2, [sp, #0]
 8001790:	4293      	cmp	r3, r2
 8001792:	d000      	beq.n	8001796 <__aeabi_ddiv+0x58a>
 8001794:	e666      	b.n	8001464 <__aeabi_ddiv+0x258>
 8001796:	e667      	b.n	8001468 <__aeabi_ddiv+0x25c>
 8001798:	4a16      	ldr	r2, [pc, #88]	; (80017f4 <__aeabi_ddiv+0x5e8>)
 800179a:	445a      	add	r2, fp
 800179c:	2a00      	cmp	r2, #0
 800179e:	dc00      	bgt.n	80017a2 <__aeabi_ddiv+0x596>
 80017a0:	e710      	b.n	80015c4 <__aeabi_ddiv+0x3b8>
 80017a2:	2301      	movs	r3, #1
 80017a4:	2500      	movs	r5, #0
 80017a6:	4498      	add	r8, r3
 80017a8:	e667      	b.n	800147a <__aeabi_ddiv+0x26e>
 80017aa:	075d      	lsls	r5, r3, #29
 80017ac:	025b      	lsls	r3, r3, #9
 80017ae:	0b1c      	lsrs	r4, r3, #12
 80017b0:	08d2      	lsrs	r2, r2, #3
 80017b2:	2300      	movs	r3, #0
 80017b4:	4315      	orrs	r5, r2
 80017b6:	e580      	b.n	80012ba <__aeabi_ddiv+0xae>
 80017b8:	9800      	ldr	r0, [sp, #0]
 80017ba:	3d02      	subs	r5, #2
 80017bc:	0042      	lsls	r2, r0, #1
 80017be:	4282      	cmp	r2, r0
 80017c0:	41bf      	sbcs	r7, r7
 80017c2:	427f      	negs	r7, r7
 80017c4:	193c      	adds	r4, r7, r4
 80017c6:	1936      	adds	r6, r6, r4
 80017c8:	9200      	str	r2, [sp, #0]
 80017ca:	e7dd      	b.n	8001788 <__aeabi_ddiv+0x57c>
 80017cc:	2480      	movs	r4, #128	; 0x80
 80017ce:	4643      	mov	r3, r8
 80017d0:	0324      	lsls	r4, r4, #12
 80017d2:	431c      	orrs	r4, r3
 80017d4:	0324      	lsls	r4, r4, #12
 80017d6:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <__aeabi_ddiv+0x5dc>)
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	e56e      	b.n	80012ba <__aeabi_ddiv+0xae>
 80017dc:	9a00      	ldr	r2, [sp, #0]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d3ea      	bcc.n	80017b8 <__aeabi_ddiv+0x5ac>
 80017e2:	0005      	movs	r5, r0
 80017e4:	e7d3      	b.n	800178e <__aeabi_ddiv+0x582>
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	000007ff 	.word	0x000007ff
 80017ec:	0000043e 	.word	0x0000043e
 80017f0:	0000041e 	.word	0x0000041e
 80017f4:	000003ff 	.word	0x000003ff

080017f8 <__eqdf2>:
 80017f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017fa:	464e      	mov	r6, r9
 80017fc:	4645      	mov	r5, r8
 80017fe:	46de      	mov	lr, fp
 8001800:	4657      	mov	r7, sl
 8001802:	4690      	mov	r8, r2
 8001804:	b5e0      	push	{r5, r6, r7, lr}
 8001806:	0017      	movs	r7, r2
 8001808:	031a      	lsls	r2, r3, #12
 800180a:	0b12      	lsrs	r2, r2, #12
 800180c:	0005      	movs	r5, r0
 800180e:	4684      	mov	ip, r0
 8001810:	4819      	ldr	r0, [pc, #100]	; (8001878 <__eqdf2+0x80>)
 8001812:	030e      	lsls	r6, r1, #12
 8001814:	004c      	lsls	r4, r1, #1
 8001816:	4691      	mov	r9, r2
 8001818:	005a      	lsls	r2, r3, #1
 800181a:	0fdb      	lsrs	r3, r3, #31
 800181c:	469b      	mov	fp, r3
 800181e:	0b36      	lsrs	r6, r6, #12
 8001820:	0d64      	lsrs	r4, r4, #21
 8001822:	0fc9      	lsrs	r1, r1, #31
 8001824:	0d52      	lsrs	r2, r2, #21
 8001826:	4284      	cmp	r4, r0
 8001828:	d019      	beq.n	800185e <__eqdf2+0x66>
 800182a:	4282      	cmp	r2, r0
 800182c:	d010      	beq.n	8001850 <__eqdf2+0x58>
 800182e:	2001      	movs	r0, #1
 8001830:	4294      	cmp	r4, r2
 8001832:	d10e      	bne.n	8001852 <__eqdf2+0x5a>
 8001834:	454e      	cmp	r6, r9
 8001836:	d10c      	bne.n	8001852 <__eqdf2+0x5a>
 8001838:	2001      	movs	r0, #1
 800183a:	45c4      	cmp	ip, r8
 800183c:	d109      	bne.n	8001852 <__eqdf2+0x5a>
 800183e:	4559      	cmp	r1, fp
 8001840:	d017      	beq.n	8001872 <__eqdf2+0x7a>
 8001842:	2c00      	cmp	r4, #0
 8001844:	d105      	bne.n	8001852 <__eqdf2+0x5a>
 8001846:	0030      	movs	r0, r6
 8001848:	4328      	orrs	r0, r5
 800184a:	1e43      	subs	r3, r0, #1
 800184c:	4198      	sbcs	r0, r3
 800184e:	e000      	b.n	8001852 <__eqdf2+0x5a>
 8001850:	2001      	movs	r0, #1
 8001852:	bcf0      	pop	{r4, r5, r6, r7}
 8001854:	46bb      	mov	fp, r7
 8001856:	46b2      	mov	sl, r6
 8001858:	46a9      	mov	r9, r5
 800185a:	46a0      	mov	r8, r4
 800185c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800185e:	0033      	movs	r3, r6
 8001860:	2001      	movs	r0, #1
 8001862:	432b      	orrs	r3, r5
 8001864:	d1f5      	bne.n	8001852 <__eqdf2+0x5a>
 8001866:	42a2      	cmp	r2, r4
 8001868:	d1f3      	bne.n	8001852 <__eqdf2+0x5a>
 800186a:	464b      	mov	r3, r9
 800186c:	433b      	orrs	r3, r7
 800186e:	d1f0      	bne.n	8001852 <__eqdf2+0x5a>
 8001870:	e7e2      	b.n	8001838 <__eqdf2+0x40>
 8001872:	2000      	movs	r0, #0
 8001874:	e7ed      	b.n	8001852 <__eqdf2+0x5a>
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	000007ff 	.word	0x000007ff

0800187c <__gedf2>:
 800187c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800187e:	4647      	mov	r7, r8
 8001880:	46ce      	mov	lr, r9
 8001882:	0004      	movs	r4, r0
 8001884:	0018      	movs	r0, r3
 8001886:	0016      	movs	r6, r2
 8001888:	031b      	lsls	r3, r3, #12
 800188a:	0b1b      	lsrs	r3, r3, #12
 800188c:	4d2d      	ldr	r5, [pc, #180]	; (8001944 <__gedf2+0xc8>)
 800188e:	004a      	lsls	r2, r1, #1
 8001890:	4699      	mov	r9, r3
 8001892:	b580      	push	{r7, lr}
 8001894:	0043      	lsls	r3, r0, #1
 8001896:	030f      	lsls	r7, r1, #12
 8001898:	46a4      	mov	ip, r4
 800189a:	46b0      	mov	r8, r6
 800189c:	0b3f      	lsrs	r7, r7, #12
 800189e:	0d52      	lsrs	r2, r2, #21
 80018a0:	0fc9      	lsrs	r1, r1, #31
 80018a2:	0d5b      	lsrs	r3, r3, #21
 80018a4:	0fc0      	lsrs	r0, r0, #31
 80018a6:	42aa      	cmp	r2, r5
 80018a8:	d021      	beq.n	80018ee <__gedf2+0x72>
 80018aa:	42ab      	cmp	r3, r5
 80018ac:	d013      	beq.n	80018d6 <__gedf2+0x5a>
 80018ae:	2a00      	cmp	r2, #0
 80018b0:	d122      	bne.n	80018f8 <__gedf2+0x7c>
 80018b2:	433c      	orrs	r4, r7
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d102      	bne.n	80018be <__gedf2+0x42>
 80018b8:	464d      	mov	r5, r9
 80018ba:	432e      	orrs	r6, r5
 80018bc:	d022      	beq.n	8001904 <__gedf2+0x88>
 80018be:	2c00      	cmp	r4, #0
 80018c0:	d010      	beq.n	80018e4 <__gedf2+0x68>
 80018c2:	4281      	cmp	r1, r0
 80018c4:	d022      	beq.n	800190c <__gedf2+0x90>
 80018c6:	2002      	movs	r0, #2
 80018c8:	3901      	subs	r1, #1
 80018ca:	4008      	ands	r0, r1
 80018cc:	3801      	subs	r0, #1
 80018ce:	bcc0      	pop	{r6, r7}
 80018d0:	46b9      	mov	r9, r7
 80018d2:	46b0      	mov	r8, r6
 80018d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018d6:	464d      	mov	r5, r9
 80018d8:	432e      	orrs	r6, r5
 80018da:	d129      	bne.n	8001930 <__gedf2+0xb4>
 80018dc:	2a00      	cmp	r2, #0
 80018de:	d1f0      	bne.n	80018c2 <__gedf2+0x46>
 80018e0:	433c      	orrs	r4, r7
 80018e2:	d1ee      	bne.n	80018c2 <__gedf2+0x46>
 80018e4:	2800      	cmp	r0, #0
 80018e6:	d1f2      	bne.n	80018ce <__gedf2+0x52>
 80018e8:	2001      	movs	r0, #1
 80018ea:	4240      	negs	r0, r0
 80018ec:	e7ef      	b.n	80018ce <__gedf2+0x52>
 80018ee:	003d      	movs	r5, r7
 80018f0:	4325      	orrs	r5, r4
 80018f2:	d11d      	bne.n	8001930 <__gedf2+0xb4>
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d0ee      	beq.n	80018d6 <__gedf2+0x5a>
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1e2      	bne.n	80018c2 <__gedf2+0x46>
 80018fc:	464c      	mov	r4, r9
 80018fe:	4326      	orrs	r6, r4
 8001900:	d1df      	bne.n	80018c2 <__gedf2+0x46>
 8001902:	e7e0      	b.n	80018c6 <__gedf2+0x4a>
 8001904:	2000      	movs	r0, #0
 8001906:	2c00      	cmp	r4, #0
 8001908:	d0e1      	beq.n	80018ce <__gedf2+0x52>
 800190a:	e7dc      	b.n	80018c6 <__gedf2+0x4a>
 800190c:	429a      	cmp	r2, r3
 800190e:	dc0a      	bgt.n	8001926 <__gedf2+0xaa>
 8001910:	dbe8      	blt.n	80018e4 <__gedf2+0x68>
 8001912:	454f      	cmp	r7, r9
 8001914:	d8d7      	bhi.n	80018c6 <__gedf2+0x4a>
 8001916:	d00e      	beq.n	8001936 <__gedf2+0xba>
 8001918:	2000      	movs	r0, #0
 800191a:	454f      	cmp	r7, r9
 800191c:	d2d7      	bcs.n	80018ce <__gedf2+0x52>
 800191e:	2900      	cmp	r1, #0
 8001920:	d0e2      	beq.n	80018e8 <__gedf2+0x6c>
 8001922:	0008      	movs	r0, r1
 8001924:	e7d3      	b.n	80018ce <__gedf2+0x52>
 8001926:	4243      	negs	r3, r0
 8001928:	4158      	adcs	r0, r3
 800192a:	0040      	lsls	r0, r0, #1
 800192c:	3801      	subs	r0, #1
 800192e:	e7ce      	b.n	80018ce <__gedf2+0x52>
 8001930:	2002      	movs	r0, #2
 8001932:	4240      	negs	r0, r0
 8001934:	e7cb      	b.n	80018ce <__gedf2+0x52>
 8001936:	45c4      	cmp	ip, r8
 8001938:	d8c5      	bhi.n	80018c6 <__gedf2+0x4a>
 800193a:	2000      	movs	r0, #0
 800193c:	45c4      	cmp	ip, r8
 800193e:	d2c6      	bcs.n	80018ce <__gedf2+0x52>
 8001940:	e7ed      	b.n	800191e <__gedf2+0xa2>
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	000007ff 	.word	0x000007ff

08001948 <__ledf2>:
 8001948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800194a:	4647      	mov	r7, r8
 800194c:	46ce      	mov	lr, r9
 800194e:	0004      	movs	r4, r0
 8001950:	0018      	movs	r0, r3
 8001952:	0016      	movs	r6, r2
 8001954:	031b      	lsls	r3, r3, #12
 8001956:	0b1b      	lsrs	r3, r3, #12
 8001958:	4d2c      	ldr	r5, [pc, #176]	; (8001a0c <__ledf2+0xc4>)
 800195a:	004a      	lsls	r2, r1, #1
 800195c:	4699      	mov	r9, r3
 800195e:	b580      	push	{r7, lr}
 8001960:	0043      	lsls	r3, r0, #1
 8001962:	030f      	lsls	r7, r1, #12
 8001964:	46a4      	mov	ip, r4
 8001966:	46b0      	mov	r8, r6
 8001968:	0b3f      	lsrs	r7, r7, #12
 800196a:	0d52      	lsrs	r2, r2, #21
 800196c:	0fc9      	lsrs	r1, r1, #31
 800196e:	0d5b      	lsrs	r3, r3, #21
 8001970:	0fc0      	lsrs	r0, r0, #31
 8001972:	42aa      	cmp	r2, r5
 8001974:	d00d      	beq.n	8001992 <__ledf2+0x4a>
 8001976:	42ab      	cmp	r3, r5
 8001978:	d010      	beq.n	800199c <__ledf2+0x54>
 800197a:	2a00      	cmp	r2, #0
 800197c:	d127      	bne.n	80019ce <__ledf2+0x86>
 800197e:	433c      	orrs	r4, r7
 8001980:	2b00      	cmp	r3, #0
 8001982:	d111      	bne.n	80019a8 <__ledf2+0x60>
 8001984:	464d      	mov	r5, r9
 8001986:	432e      	orrs	r6, r5
 8001988:	d10e      	bne.n	80019a8 <__ledf2+0x60>
 800198a:	2000      	movs	r0, #0
 800198c:	2c00      	cmp	r4, #0
 800198e:	d015      	beq.n	80019bc <__ledf2+0x74>
 8001990:	e00e      	b.n	80019b0 <__ledf2+0x68>
 8001992:	003d      	movs	r5, r7
 8001994:	4325      	orrs	r5, r4
 8001996:	d110      	bne.n	80019ba <__ledf2+0x72>
 8001998:	4293      	cmp	r3, r2
 800199a:	d118      	bne.n	80019ce <__ledf2+0x86>
 800199c:	464d      	mov	r5, r9
 800199e:	432e      	orrs	r6, r5
 80019a0:	d10b      	bne.n	80019ba <__ledf2+0x72>
 80019a2:	2a00      	cmp	r2, #0
 80019a4:	d102      	bne.n	80019ac <__ledf2+0x64>
 80019a6:	433c      	orrs	r4, r7
 80019a8:	2c00      	cmp	r4, #0
 80019aa:	d00b      	beq.n	80019c4 <__ledf2+0x7c>
 80019ac:	4281      	cmp	r1, r0
 80019ae:	d014      	beq.n	80019da <__ledf2+0x92>
 80019b0:	2002      	movs	r0, #2
 80019b2:	3901      	subs	r1, #1
 80019b4:	4008      	ands	r0, r1
 80019b6:	3801      	subs	r0, #1
 80019b8:	e000      	b.n	80019bc <__ledf2+0x74>
 80019ba:	2002      	movs	r0, #2
 80019bc:	bcc0      	pop	{r6, r7}
 80019be:	46b9      	mov	r9, r7
 80019c0:	46b0      	mov	r8, r6
 80019c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c4:	2800      	cmp	r0, #0
 80019c6:	d1f9      	bne.n	80019bc <__ledf2+0x74>
 80019c8:	2001      	movs	r0, #1
 80019ca:	4240      	negs	r0, r0
 80019cc:	e7f6      	b.n	80019bc <__ledf2+0x74>
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1ec      	bne.n	80019ac <__ledf2+0x64>
 80019d2:	464c      	mov	r4, r9
 80019d4:	4326      	orrs	r6, r4
 80019d6:	d1e9      	bne.n	80019ac <__ledf2+0x64>
 80019d8:	e7ea      	b.n	80019b0 <__ledf2+0x68>
 80019da:	429a      	cmp	r2, r3
 80019dc:	dd04      	ble.n	80019e8 <__ledf2+0xa0>
 80019de:	4243      	negs	r3, r0
 80019e0:	4158      	adcs	r0, r3
 80019e2:	0040      	lsls	r0, r0, #1
 80019e4:	3801      	subs	r0, #1
 80019e6:	e7e9      	b.n	80019bc <__ledf2+0x74>
 80019e8:	429a      	cmp	r2, r3
 80019ea:	dbeb      	blt.n	80019c4 <__ledf2+0x7c>
 80019ec:	454f      	cmp	r7, r9
 80019ee:	d8df      	bhi.n	80019b0 <__ledf2+0x68>
 80019f0:	d006      	beq.n	8001a00 <__ledf2+0xb8>
 80019f2:	2000      	movs	r0, #0
 80019f4:	454f      	cmp	r7, r9
 80019f6:	d2e1      	bcs.n	80019bc <__ledf2+0x74>
 80019f8:	2900      	cmp	r1, #0
 80019fa:	d0e5      	beq.n	80019c8 <__ledf2+0x80>
 80019fc:	0008      	movs	r0, r1
 80019fe:	e7dd      	b.n	80019bc <__ledf2+0x74>
 8001a00:	45c4      	cmp	ip, r8
 8001a02:	d8d5      	bhi.n	80019b0 <__ledf2+0x68>
 8001a04:	2000      	movs	r0, #0
 8001a06:	45c4      	cmp	ip, r8
 8001a08:	d2d8      	bcs.n	80019bc <__ledf2+0x74>
 8001a0a:	e7f5      	b.n	80019f8 <__ledf2+0xb0>
 8001a0c:	000007ff 	.word	0x000007ff

08001a10 <__aeabi_dmul>:
 8001a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a12:	4657      	mov	r7, sl
 8001a14:	464e      	mov	r6, r9
 8001a16:	4645      	mov	r5, r8
 8001a18:	46de      	mov	lr, fp
 8001a1a:	b5e0      	push	{r5, r6, r7, lr}
 8001a1c:	4698      	mov	r8, r3
 8001a1e:	030c      	lsls	r4, r1, #12
 8001a20:	004b      	lsls	r3, r1, #1
 8001a22:	0006      	movs	r6, r0
 8001a24:	4692      	mov	sl, r2
 8001a26:	b087      	sub	sp, #28
 8001a28:	0b24      	lsrs	r4, r4, #12
 8001a2a:	0d5b      	lsrs	r3, r3, #21
 8001a2c:	0fcf      	lsrs	r7, r1, #31
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d100      	bne.n	8001a34 <__aeabi_dmul+0x24>
 8001a32:	e15c      	b.n	8001cee <__aeabi_dmul+0x2de>
 8001a34:	4ad9      	ldr	r2, [pc, #868]	; (8001d9c <__aeabi_dmul+0x38c>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d100      	bne.n	8001a3c <__aeabi_dmul+0x2c>
 8001a3a:	e175      	b.n	8001d28 <__aeabi_dmul+0x318>
 8001a3c:	0f42      	lsrs	r2, r0, #29
 8001a3e:	00e4      	lsls	r4, r4, #3
 8001a40:	4314      	orrs	r4, r2
 8001a42:	2280      	movs	r2, #128	; 0x80
 8001a44:	0412      	lsls	r2, r2, #16
 8001a46:	4314      	orrs	r4, r2
 8001a48:	4ad5      	ldr	r2, [pc, #852]	; (8001da0 <__aeabi_dmul+0x390>)
 8001a4a:	00c5      	lsls	r5, r0, #3
 8001a4c:	4694      	mov	ip, r2
 8001a4e:	4463      	add	r3, ip
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2300      	movs	r3, #0
 8001a54:	4699      	mov	r9, r3
 8001a56:	469b      	mov	fp, r3
 8001a58:	4643      	mov	r3, r8
 8001a5a:	4642      	mov	r2, r8
 8001a5c:	031e      	lsls	r6, r3, #12
 8001a5e:	0fd2      	lsrs	r2, r2, #31
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	4650      	mov	r0, sl
 8001a64:	4690      	mov	r8, r2
 8001a66:	0b36      	lsrs	r6, r6, #12
 8001a68:	0d5b      	lsrs	r3, r3, #21
 8001a6a:	d100      	bne.n	8001a6e <__aeabi_dmul+0x5e>
 8001a6c:	e120      	b.n	8001cb0 <__aeabi_dmul+0x2a0>
 8001a6e:	4acb      	ldr	r2, [pc, #812]	; (8001d9c <__aeabi_dmul+0x38c>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d100      	bne.n	8001a76 <__aeabi_dmul+0x66>
 8001a74:	e162      	b.n	8001d3c <__aeabi_dmul+0x32c>
 8001a76:	49ca      	ldr	r1, [pc, #808]	; (8001da0 <__aeabi_dmul+0x390>)
 8001a78:	0f42      	lsrs	r2, r0, #29
 8001a7a:	468c      	mov	ip, r1
 8001a7c:	9900      	ldr	r1, [sp, #0]
 8001a7e:	4463      	add	r3, ip
 8001a80:	00f6      	lsls	r6, r6, #3
 8001a82:	468c      	mov	ip, r1
 8001a84:	4316      	orrs	r6, r2
 8001a86:	2280      	movs	r2, #128	; 0x80
 8001a88:	449c      	add	ip, r3
 8001a8a:	0412      	lsls	r2, r2, #16
 8001a8c:	4663      	mov	r3, ip
 8001a8e:	4316      	orrs	r6, r2
 8001a90:	00c2      	lsls	r2, r0, #3
 8001a92:	2000      	movs	r0, #0
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	9900      	ldr	r1, [sp, #0]
 8001a98:	4643      	mov	r3, r8
 8001a9a:	3101      	adds	r1, #1
 8001a9c:	468c      	mov	ip, r1
 8001a9e:	4649      	mov	r1, r9
 8001aa0:	407b      	eors	r3, r7
 8001aa2:	9301      	str	r3, [sp, #4]
 8001aa4:	290f      	cmp	r1, #15
 8001aa6:	d826      	bhi.n	8001af6 <__aeabi_dmul+0xe6>
 8001aa8:	4bbe      	ldr	r3, [pc, #760]	; (8001da4 <__aeabi_dmul+0x394>)
 8001aaa:	0089      	lsls	r1, r1, #2
 8001aac:	5859      	ldr	r1, [r3, r1]
 8001aae:	468f      	mov	pc, r1
 8001ab0:	4643      	mov	r3, r8
 8001ab2:	9301      	str	r3, [sp, #4]
 8001ab4:	0034      	movs	r4, r6
 8001ab6:	0015      	movs	r5, r2
 8001ab8:	4683      	mov	fp, r0
 8001aba:	465b      	mov	r3, fp
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d016      	beq.n	8001aee <__aeabi_dmul+0xde>
 8001ac0:	2b03      	cmp	r3, #3
 8001ac2:	d100      	bne.n	8001ac6 <__aeabi_dmul+0xb6>
 8001ac4:	e203      	b.n	8001ece <__aeabi_dmul+0x4be>
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d000      	beq.n	8001acc <__aeabi_dmul+0xbc>
 8001aca:	e0cd      	b.n	8001c68 <__aeabi_dmul+0x258>
 8001acc:	2200      	movs	r2, #0
 8001ace:	2400      	movs	r4, #0
 8001ad0:	2500      	movs	r5, #0
 8001ad2:	9b01      	ldr	r3, [sp, #4]
 8001ad4:	0512      	lsls	r2, r2, #20
 8001ad6:	4322      	orrs	r2, r4
 8001ad8:	07db      	lsls	r3, r3, #31
 8001ada:	431a      	orrs	r2, r3
 8001adc:	0028      	movs	r0, r5
 8001ade:	0011      	movs	r1, r2
 8001ae0:	b007      	add	sp, #28
 8001ae2:	bcf0      	pop	{r4, r5, r6, r7}
 8001ae4:	46bb      	mov	fp, r7
 8001ae6:	46b2      	mov	sl, r6
 8001ae8:	46a9      	mov	r9, r5
 8001aea:	46a0      	mov	r8, r4
 8001aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aee:	2400      	movs	r4, #0
 8001af0:	2500      	movs	r5, #0
 8001af2:	4aaa      	ldr	r2, [pc, #680]	; (8001d9c <__aeabi_dmul+0x38c>)
 8001af4:	e7ed      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001af6:	0c28      	lsrs	r0, r5, #16
 8001af8:	042d      	lsls	r5, r5, #16
 8001afa:	0c2d      	lsrs	r5, r5, #16
 8001afc:	002b      	movs	r3, r5
 8001afe:	0c11      	lsrs	r1, r2, #16
 8001b00:	0412      	lsls	r2, r2, #16
 8001b02:	0c12      	lsrs	r2, r2, #16
 8001b04:	4353      	muls	r3, r2
 8001b06:	4698      	mov	r8, r3
 8001b08:	0013      	movs	r3, r2
 8001b0a:	002f      	movs	r7, r5
 8001b0c:	4343      	muls	r3, r0
 8001b0e:	4699      	mov	r9, r3
 8001b10:	434f      	muls	r7, r1
 8001b12:	444f      	add	r7, r9
 8001b14:	46bb      	mov	fp, r7
 8001b16:	4647      	mov	r7, r8
 8001b18:	000b      	movs	r3, r1
 8001b1a:	0c3f      	lsrs	r7, r7, #16
 8001b1c:	46ba      	mov	sl, r7
 8001b1e:	4343      	muls	r3, r0
 8001b20:	44da      	add	sl, fp
 8001b22:	9302      	str	r3, [sp, #8]
 8001b24:	45d1      	cmp	r9, sl
 8001b26:	d904      	bls.n	8001b32 <__aeabi_dmul+0x122>
 8001b28:	2780      	movs	r7, #128	; 0x80
 8001b2a:	027f      	lsls	r7, r7, #9
 8001b2c:	46b9      	mov	r9, r7
 8001b2e:	444b      	add	r3, r9
 8001b30:	9302      	str	r3, [sp, #8]
 8001b32:	4653      	mov	r3, sl
 8001b34:	0c1b      	lsrs	r3, r3, #16
 8001b36:	469b      	mov	fp, r3
 8001b38:	4653      	mov	r3, sl
 8001b3a:	041f      	lsls	r7, r3, #16
 8001b3c:	4643      	mov	r3, r8
 8001b3e:	041b      	lsls	r3, r3, #16
 8001b40:	0c1b      	lsrs	r3, r3, #16
 8001b42:	4698      	mov	r8, r3
 8001b44:	003b      	movs	r3, r7
 8001b46:	4443      	add	r3, r8
 8001b48:	9304      	str	r3, [sp, #16]
 8001b4a:	0c33      	lsrs	r3, r6, #16
 8001b4c:	0436      	lsls	r6, r6, #16
 8001b4e:	0c36      	lsrs	r6, r6, #16
 8001b50:	4698      	mov	r8, r3
 8001b52:	0033      	movs	r3, r6
 8001b54:	4343      	muls	r3, r0
 8001b56:	4699      	mov	r9, r3
 8001b58:	4643      	mov	r3, r8
 8001b5a:	4343      	muls	r3, r0
 8001b5c:	002f      	movs	r7, r5
 8001b5e:	469a      	mov	sl, r3
 8001b60:	4643      	mov	r3, r8
 8001b62:	4377      	muls	r7, r6
 8001b64:	435d      	muls	r5, r3
 8001b66:	0c38      	lsrs	r0, r7, #16
 8001b68:	444d      	add	r5, r9
 8001b6a:	1945      	adds	r5, r0, r5
 8001b6c:	45a9      	cmp	r9, r5
 8001b6e:	d903      	bls.n	8001b78 <__aeabi_dmul+0x168>
 8001b70:	2380      	movs	r3, #128	; 0x80
 8001b72:	025b      	lsls	r3, r3, #9
 8001b74:	4699      	mov	r9, r3
 8001b76:	44ca      	add	sl, r9
 8001b78:	043f      	lsls	r7, r7, #16
 8001b7a:	0c28      	lsrs	r0, r5, #16
 8001b7c:	0c3f      	lsrs	r7, r7, #16
 8001b7e:	042d      	lsls	r5, r5, #16
 8001b80:	19ed      	adds	r5, r5, r7
 8001b82:	0c27      	lsrs	r7, r4, #16
 8001b84:	0424      	lsls	r4, r4, #16
 8001b86:	0c24      	lsrs	r4, r4, #16
 8001b88:	0003      	movs	r3, r0
 8001b8a:	0020      	movs	r0, r4
 8001b8c:	4350      	muls	r0, r2
 8001b8e:	437a      	muls	r2, r7
 8001b90:	4691      	mov	r9, r2
 8001b92:	003a      	movs	r2, r7
 8001b94:	4453      	add	r3, sl
 8001b96:	9305      	str	r3, [sp, #20]
 8001b98:	0c03      	lsrs	r3, r0, #16
 8001b9a:	469a      	mov	sl, r3
 8001b9c:	434a      	muls	r2, r1
 8001b9e:	4361      	muls	r1, r4
 8001ba0:	4449      	add	r1, r9
 8001ba2:	4451      	add	r1, sl
 8001ba4:	44ab      	add	fp, r5
 8001ba6:	4589      	cmp	r9, r1
 8001ba8:	d903      	bls.n	8001bb2 <__aeabi_dmul+0x1a2>
 8001baa:	2380      	movs	r3, #128	; 0x80
 8001bac:	025b      	lsls	r3, r3, #9
 8001bae:	4699      	mov	r9, r3
 8001bb0:	444a      	add	r2, r9
 8001bb2:	0400      	lsls	r0, r0, #16
 8001bb4:	0c0b      	lsrs	r3, r1, #16
 8001bb6:	0c00      	lsrs	r0, r0, #16
 8001bb8:	0409      	lsls	r1, r1, #16
 8001bba:	1809      	adds	r1, r1, r0
 8001bbc:	0020      	movs	r0, r4
 8001bbe:	4699      	mov	r9, r3
 8001bc0:	4643      	mov	r3, r8
 8001bc2:	4370      	muls	r0, r6
 8001bc4:	435c      	muls	r4, r3
 8001bc6:	437e      	muls	r6, r7
 8001bc8:	435f      	muls	r7, r3
 8001bca:	0c03      	lsrs	r3, r0, #16
 8001bcc:	4698      	mov	r8, r3
 8001bce:	19a4      	adds	r4, r4, r6
 8001bd0:	4444      	add	r4, r8
 8001bd2:	444a      	add	r2, r9
 8001bd4:	9703      	str	r7, [sp, #12]
 8001bd6:	42a6      	cmp	r6, r4
 8001bd8:	d904      	bls.n	8001be4 <__aeabi_dmul+0x1d4>
 8001bda:	2380      	movs	r3, #128	; 0x80
 8001bdc:	025b      	lsls	r3, r3, #9
 8001bde:	4698      	mov	r8, r3
 8001be0:	4447      	add	r7, r8
 8001be2:	9703      	str	r7, [sp, #12]
 8001be4:	0423      	lsls	r3, r4, #16
 8001be6:	9e02      	ldr	r6, [sp, #8]
 8001be8:	469a      	mov	sl, r3
 8001bea:	9b05      	ldr	r3, [sp, #20]
 8001bec:	445e      	add	r6, fp
 8001bee:	4698      	mov	r8, r3
 8001bf0:	42ae      	cmp	r6, r5
 8001bf2:	41ad      	sbcs	r5, r5
 8001bf4:	1876      	adds	r6, r6, r1
 8001bf6:	428e      	cmp	r6, r1
 8001bf8:	4189      	sbcs	r1, r1
 8001bfa:	0400      	lsls	r0, r0, #16
 8001bfc:	0c00      	lsrs	r0, r0, #16
 8001bfe:	4450      	add	r0, sl
 8001c00:	4440      	add	r0, r8
 8001c02:	426d      	negs	r5, r5
 8001c04:	1947      	adds	r7, r0, r5
 8001c06:	46b8      	mov	r8, r7
 8001c08:	4693      	mov	fp, r2
 8001c0a:	4249      	negs	r1, r1
 8001c0c:	4689      	mov	r9, r1
 8001c0e:	44c3      	add	fp, r8
 8001c10:	44d9      	add	r9, fp
 8001c12:	4298      	cmp	r0, r3
 8001c14:	4180      	sbcs	r0, r0
 8001c16:	45a8      	cmp	r8, r5
 8001c18:	41ad      	sbcs	r5, r5
 8001c1a:	4593      	cmp	fp, r2
 8001c1c:	4192      	sbcs	r2, r2
 8001c1e:	4589      	cmp	r9, r1
 8001c20:	4189      	sbcs	r1, r1
 8001c22:	426d      	negs	r5, r5
 8001c24:	4240      	negs	r0, r0
 8001c26:	4328      	orrs	r0, r5
 8001c28:	0c24      	lsrs	r4, r4, #16
 8001c2a:	4252      	negs	r2, r2
 8001c2c:	4249      	negs	r1, r1
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	9b03      	ldr	r3, [sp, #12]
 8001c32:	1900      	adds	r0, r0, r4
 8001c34:	1880      	adds	r0, r0, r2
 8001c36:	18c7      	adds	r7, r0, r3
 8001c38:	464b      	mov	r3, r9
 8001c3a:	0ddc      	lsrs	r4, r3, #23
 8001c3c:	9b04      	ldr	r3, [sp, #16]
 8001c3e:	0275      	lsls	r5, r6, #9
 8001c40:	431d      	orrs	r5, r3
 8001c42:	1e6a      	subs	r2, r5, #1
 8001c44:	4195      	sbcs	r5, r2
 8001c46:	464b      	mov	r3, r9
 8001c48:	0df6      	lsrs	r6, r6, #23
 8001c4a:	027f      	lsls	r7, r7, #9
 8001c4c:	4335      	orrs	r5, r6
 8001c4e:	025a      	lsls	r2, r3, #9
 8001c50:	433c      	orrs	r4, r7
 8001c52:	4315      	orrs	r5, r2
 8001c54:	01fb      	lsls	r3, r7, #7
 8001c56:	d400      	bmi.n	8001c5a <__aeabi_dmul+0x24a>
 8001c58:	e11c      	b.n	8001e94 <__aeabi_dmul+0x484>
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	086a      	lsrs	r2, r5, #1
 8001c5e:	400d      	ands	r5, r1
 8001c60:	4315      	orrs	r5, r2
 8001c62:	07e2      	lsls	r2, r4, #31
 8001c64:	4315      	orrs	r5, r2
 8001c66:	0864      	lsrs	r4, r4, #1
 8001c68:	494f      	ldr	r1, [pc, #316]	; (8001da8 <__aeabi_dmul+0x398>)
 8001c6a:	4461      	add	r1, ip
 8001c6c:	2900      	cmp	r1, #0
 8001c6e:	dc00      	bgt.n	8001c72 <__aeabi_dmul+0x262>
 8001c70:	e0b0      	b.n	8001dd4 <__aeabi_dmul+0x3c4>
 8001c72:	076b      	lsls	r3, r5, #29
 8001c74:	d009      	beq.n	8001c8a <__aeabi_dmul+0x27a>
 8001c76:	220f      	movs	r2, #15
 8001c78:	402a      	ands	r2, r5
 8001c7a:	2a04      	cmp	r2, #4
 8001c7c:	d005      	beq.n	8001c8a <__aeabi_dmul+0x27a>
 8001c7e:	1d2a      	adds	r2, r5, #4
 8001c80:	42aa      	cmp	r2, r5
 8001c82:	41ad      	sbcs	r5, r5
 8001c84:	426d      	negs	r5, r5
 8001c86:	1964      	adds	r4, r4, r5
 8001c88:	0015      	movs	r5, r2
 8001c8a:	01e3      	lsls	r3, r4, #7
 8001c8c:	d504      	bpl.n	8001c98 <__aeabi_dmul+0x288>
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	4a46      	ldr	r2, [pc, #280]	; (8001dac <__aeabi_dmul+0x39c>)
 8001c92:	00c9      	lsls	r1, r1, #3
 8001c94:	4014      	ands	r4, r2
 8001c96:	4461      	add	r1, ip
 8001c98:	4a45      	ldr	r2, [pc, #276]	; (8001db0 <__aeabi_dmul+0x3a0>)
 8001c9a:	4291      	cmp	r1, r2
 8001c9c:	dd00      	ble.n	8001ca0 <__aeabi_dmul+0x290>
 8001c9e:	e726      	b.n	8001aee <__aeabi_dmul+0xde>
 8001ca0:	0762      	lsls	r2, r4, #29
 8001ca2:	08ed      	lsrs	r5, r5, #3
 8001ca4:	0264      	lsls	r4, r4, #9
 8001ca6:	0549      	lsls	r1, r1, #21
 8001ca8:	4315      	orrs	r5, r2
 8001caa:	0b24      	lsrs	r4, r4, #12
 8001cac:	0d4a      	lsrs	r2, r1, #21
 8001cae:	e710      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001cb0:	4652      	mov	r2, sl
 8001cb2:	4332      	orrs	r2, r6
 8001cb4:	d100      	bne.n	8001cb8 <__aeabi_dmul+0x2a8>
 8001cb6:	e07f      	b.n	8001db8 <__aeabi_dmul+0x3a8>
 8001cb8:	2e00      	cmp	r6, #0
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dmul+0x2ae>
 8001cbc:	e0dc      	b.n	8001e78 <__aeabi_dmul+0x468>
 8001cbe:	0030      	movs	r0, r6
 8001cc0:	f000 fd96 	bl	80027f0 <__clzsi2>
 8001cc4:	0002      	movs	r2, r0
 8001cc6:	3a0b      	subs	r2, #11
 8001cc8:	231d      	movs	r3, #29
 8001cca:	0001      	movs	r1, r0
 8001ccc:	1a9b      	subs	r3, r3, r2
 8001cce:	4652      	mov	r2, sl
 8001cd0:	3908      	subs	r1, #8
 8001cd2:	40da      	lsrs	r2, r3
 8001cd4:	408e      	lsls	r6, r1
 8001cd6:	4316      	orrs	r6, r2
 8001cd8:	4652      	mov	r2, sl
 8001cda:	408a      	lsls	r2, r1
 8001cdc:	9b00      	ldr	r3, [sp, #0]
 8001cde:	4935      	ldr	r1, [pc, #212]	; (8001db4 <__aeabi_dmul+0x3a4>)
 8001ce0:	1a18      	subs	r0, r3, r0
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	468c      	mov	ip, r1
 8001ce6:	4463      	add	r3, ip
 8001ce8:	2000      	movs	r0, #0
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	e6d3      	b.n	8001a96 <__aeabi_dmul+0x86>
 8001cee:	0025      	movs	r5, r4
 8001cf0:	4305      	orrs	r5, r0
 8001cf2:	d04a      	beq.n	8001d8a <__aeabi_dmul+0x37a>
 8001cf4:	2c00      	cmp	r4, #0
 8001cf6:	d100      	bne.n	8001cfa <__aeabi_dmul+0x2ea>
 8001cf8:	e0b0      	b.n	8001e5c <__aeabi_dmul+0x44c>
 8001cfa:	0020      	movs	r0, r4
 8001cfc:	f000 fd78 	bl	80027f0 <__clzsi2>
 8001d00:	0001      	movs	r1, r0
 8001d02:	0002      	movs	r2, r0
 8001d04:	390b      	subs	r1, #11
 8001d06:	231d      	movs	r3, #29
 8001d08:	0010      	movs	r0, r2
 8001d0a:	1a5b      	subs	r3, r3, r1
 8001d0c:	0031      	movs	r1, r6
 8001d0e:	0035      	movs	r5, r6
 8001d10:	3808      	subs	r0, #8
 8001d12:	4084      	lsls	r4, r0
 8001d14:	40d9      	lsrs	r1, r3
 8001d16:	4085      	lsls	r5, r0
 8001d18:	430c      	orrs	r4, r1
 8001d1a:	4826      	ldr	r0, [pc, #152]	; (8001db4 <__aeabi_dmul+0x3a4>)
 8001d1c:	1a83      	subs	r3, r0, r2
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	2300      	movs	r3, #0
 8001d22:	4699      	mov	r9, r3
 8001d24:	469b      	mov	fp, r3
 8001d26:	e697      	b.n	8001a58 <__aeabi_dmul+0x48>
 8001d28:	0005      	movs	r5, r0
 8001d2a:	4325      	orrs	r5, r4
 8001d2c:	d126      	bne.n	8001d7c <__aeabi_dmul+0x36c>
 8001d2e:	2208      	movs	r2, #8
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	2302      	movs	r3, #2
 8001d34:	2400      	movs	r4, #0
 8001d36:	4691      	mov	r9, r2
 8001d38:	469b      	mov	fp, r3
 8001d3a:	e68d      	b.n	8001a58 <__aeabi_dmul+0x48>
 8001d3c:	4652      	mov	r2, sl
 8001d3e:	9b00      	ldr	r3, [sp, #0]
 8001d40:	4332      	orrs	r2, r6
 8001d42:	d110      	bne.n	8001d66 <__aeabi_dmul+0x356>
 8001d44:	4915      	ldr	r1, [pc, #84]	; (8001d9c <__aeabi_dmul+0x38c>)
 8001d46:	2600      	movs	r6, #0
 8001d48:	468c      	mov	ip, r1
 8001d4a:	4463      	add	r3, ip
 8001d4c:	4649      	mov	r1, r9
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	2302      	movs	r3, #2
 8001d52:	4319      	orrs	r1, r3
 8001d54:	4689      	mov	r9, r1
 8001d56:	2002      	movs	r0, #2
 8001d58:	e69d      	b.n	8001a96 <__aeabi_dmul+0x86>
 8001d5a:	465b      	mov	r3, fp
 8001d5c:	9701      	str	r7, [sp, #4]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d000      	beq.n	8001d64 <__aeabi_dmul+0x354>
 8001d62:	e6ad      	b.n	8001ac0 <__aeabi_dmul+0xb0>
 8001d64:	e6c3      	b.n	8001aee <__aeabi_dmul+0xde>
 8001d66:	4a0d      	ldr	r2, [pc, #52]	; (8001d9c <__aeabi_dmul+0x38c>)
 8001d68:	2003      	movs	r0, #3
 8001d6a:	4694      	mov	ip, r2
 8001d6c:	4463      	add	r3, ip
 8001d6e:	464a      	mov	r2, r9
 8001d70:	9300      	str	r3, [sp, #0]
 8001d72:	2303      	movs	r3, #3
 8001d74:	431a      	orrs	r2, r3
 8001d76:	4691      	mov	r9, r2
 8001d78:	4652      	mov	r2, sl
 8001d7a:	e68c      	b.n	8001a96 <__aeabi_dmul+0x86>
 8001d7c:	220c      	movs	r2, #12
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2303      	movs	r3, #3
 8001d82:	0005      	movs	r5, r0
 8001d84:	4691      	mov	r9, r2
 8001d86:	469b      	mov	fp, r3
 8001d88:	e666      	b.n	8001a58 <__aeabi_dmul+0x48>
 8001d8a:	2304      	movs	r3, #4
 8001d8c:	4699      	mov	r9, r3
 8001d8e:	2300      	movs	r3, #0
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	3301      	adds	r3, #1
 8001d94:	2400      	movs	r4, #0
 8001d96:	469b      	mov	fp, r3
 8001d98:	e65e      	b.n	8001a58 <__aeabi_dmul+0x48>
 8001d9a:	46c0      	nop			; (mov r8, r8)
 8001d9c:	000007ff 	.word	0x000007ff
 8001da0:	fffffc01 	.word	0xfffffc01
 8001da4:	08009cf4 	.word	0x08009cf4
 8001da8:	000003ff 	.word	0x000003ff
 8001dac:	feffffff 	.word	0xfeffffff
 8001db0:	000007fe 	.word	0x000007fe
 8001db4:	fffffc0d 	.word	0xfffffc0d
 8001db8:	4649      	mov	r1, r9
 8001dba:	2301      	movs	r3, #1
 8001dbc:	4319      	orrs	r1, r3
 8001dbe:	4689      	mov	r9, r1
 8001dc0:	2600      	movs	r6, #0
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	e667      	b.n	8001a96 <__aeabi_dmul+0x86>
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	2480      	movs	r4, #128	; 0x80
 8001dca:	2500      	movs	r5, #0
 8001dcc:	4a43      	ldr	r2, [pc, #268]	; (8001edc <__aeabi_dmul+0x4cc>)
 8001dce:	9301      	str	r3, [sp, #4]
 8001dd0:	0324      	lsls	r4, r4, #12
 8001dd2:	e67e      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	1a40      	subs	r0, r0, r1
 8001dd8:	2838      	cmp	r0, #56	; 0x38
 8001dda:	dd00      	ble.n	8001dde <__aeabi_dmul+0x3ce>
 8001ddc:	e676      	b.n	8001acc <__aeabi_dmul+0xbc>
 8001dde:	281f      	cmp	r0, #31
 8001de0:	dd5b      	ble.n	8001e9a <__aeabi_dmul+0x48a>
 8001de2:	221f      	movs	r2, #31
 8001de4:	0023      	movs	r3, r4
 8001de6:	4252      	negs	r2, r2
 8001de8:	1a51      	subs	r1, r2, r1
 8001dea:	40cb      	lsrs	r3, r1
 8001dec:	0019      	movs	r1, r3
 8001dee:	2820      	cmp	r0, #32
 8001df0:	d003      	beq.n	8001dfa <__aeabi_dmul+0x3ea>
 8001df2:	4a3b      	ldr	r2, [pc, #236]	; (8001ee0 <__aeabi_dmul+0x4d0>)
 8001df4:	4462      	add	r2, ip
 8001df6:	4094      	lsls	r4, r2
 8001df8:	4325      	orrs	r5, r4
 8001dfa:	1e6a      	subs	r2, r5, #1
 8001dfc:	4195      	sbcs	r5, r2
 8001dfe:	002a      	movs	r2, r5
 8001e00:	430a      	orrs	r2, r1
 8001e02:	2107      	movs	r1, #7
 8001e04:	000d      	movs	r5, r1
 8001e06:	2400      	movs	r4, #0
 8001e08:	4015      	ands	r5, r2
 8001e0a:	4211      	tst	r1, r2
 8001e0c:	d05b      	beq.n	8001ec6 <__aeabi_dmul+0x4b6>
 8001e0e:	210f      	movs	r1, #15
 8001e10:	2400      	movs	r4, #0
 8001e12:	4011      	ands	r1, r2
 8001e14:	2904      	cmp	r1, #4
 8001e16:	d053      	beq.n	8001ec0 <__aeabi_dmul+0x4b0>
 8001e18:	1d11      	adds	r1, r2, #4
 8001e1a:	4291      	cmp	r1, r2
 8001e1c:	4192      	sbcs	r2, r2
 8001e1e:	4252      	negs	r2, r2
 8001e20:	18a4      	adds	r4, r4, r2
 8001e22:	000a      	movs	r2, r1
 8001e24:	0223      	lsls	r3, r4, #8
 8001e26:	d54b      	bpl.n	8001ec0 <__aeabi_dmul+0x4b0>
 8001e28:	2201      	movs	r2, #1
 8001e2a:	2400      	movs	r4, #0
 8001e2c:	2500      	movs	r5, #0
 8001e2e:	e650      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	031b      	lsls	r3, r3, #12
 8001e34:	421c      	tst	r4, r3
 8001e36:	d009      	beq.n	8001e4c <__aeabi_dmul+0x43c>
 8001e38:	421e      	tst	r6, r3
 8001e3a:	d107      	bne.n	8001e4c <__aeabi_dmul+0x43c>
 8001e3c:	4333      	orrs	r3, r6
 8001e3e:	031c      	lsls	r4, r3, #12
 8001e40:	4643      	mov	r3, r8
 8001e42:	0015      	movs	r5, r2
 8001e44:	0b24      	lsrs	r4, r4, #12
 8001e46:	4a25      	ldr	r2, [pc, #148]	; (8001edc <__aeabi_dmul+0x4cc>)
 8001e48:	9301      	str	r3, [sp, #4]
 8001e4a:	e642      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001e4c:	2280      	movs	r2, #128	; 0x80
 8001e4e:	0312      	lsls	r2, r2, #12
 8001e50:	4314      	orrs	r4, r2
 8001e52:	0324      	lsls	r4, r4, #12
 8001e54:	4a21      	ldr	r2, [pc, #132]	; (8001edc <__aeabi_dmul+0x4cc>)
 8001e56:	0b24      	lsrs	r4, r4, #12
 8001e58:	9701      	str	r7, [sp, #4]
 8001e5a:	e63a      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001e5c:	f000 fcc8 	bl	80027f0 <__clzsi2>
 8001e60:	0001      	movs	r1, r0
 8001e62:	0002      	movs	r2, r0
 8001e64:	3115      	adds	r1, #21
 8001e66:	3220      	adds	r2, #32
 8001e68:	291c      	cmp	r1, #28
 8001e6a:	dc00      	bgt.n	8001e6e <__aeabi_dmul+0x45e>
 8001e6c:	e74b      	b.n	8001d06 <__aeabi_dmul+0x2f6>
 8001e6e:	0034      	movs	r4, r6
 8001e70:	3808      	subs	r0, #8
 8001e72:	2500      	movs	r5, #0
 8001e74:	4084      	lsls	r4, r0
 8001e76:	e750      	b.n	8001d1a <__aeabi_dmul+0x30a>
 8001e78:	f000 fcba 	bl	80027f0 <__clzsi2>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	001a      	movs	r2, r3
 8001e80:	3215      	adds	r2, #21
 8001e82:	3020      	adds	r0, #32
 8001e84:	2a1c      	cmp	r2, #28
 8001e86:	dc00      	bgt.n	8001e8a <__aeabi_dmul+0x47a>
 8001e88:	e71e      	b.n	8001cc8 <__aeabi_dmul+0x2b8>
 8001e8a:	4656      	mov	r6, sl
 8001e8c:	3b08      	subs	r3, #8
 8001e8e:	2200      	movs	r2, #0
 8001e90:	409e      	lsls	r6, r3
 8001e92:	e723      	b.n	8001cdc <__aeabi_dmul+0x2cc>
 8001e94:	9b00      	ldr	r3, [sp, #0]
 8001e96:	469c      	mov	ip, r3
 8001e98:	e6e6      	b.n	8001c68 <__aeabi_dmul+0x258>
 8001e9a:	4912      	ldr	r1, [pc, #72]	; (8001ee4 <__aeabi_dmul+0x4d4>)
 8001e9c:	0022      	movs	r2, r4
 8001e9e:	4461      	add	r1, ip
 8001ea0:	002e      	movs	r6, r5
 8001ea2:	408d      	lsls	r5, r1
 8001ea4:	408a      	lsls	r2, r1
 8001ea6:	40c6      	lsrs	r6, r0
 8001ea8:	1e69      	subs	r1, r5, #1
 8001eaa:	418d      	sbcs	r5, r1
 8001eac:	4332      	orrs	r2, r6
 8001eae:	432a      	orrs	r2, r5
 8001eb0:	40c4      	lsrs	r4, r0
 8001eb2:	0753      	lsls	r3, r2, #29
 8001eb4:	d0b6      	beq.n	8001e24 <__aeabi_dmul+0x414>
 8001eb6:	210f      	movs	r1, #15
 8001eb8:	4011      	ands	r1, r2
 8001eba:	2904      	cmp	r1, #4
 8001ebc:	d1ac      	bne.n	8001e18 <__aeabi_dmul+0x408>
 8001ebe:	e7b1      	b.n	8001e24 <__aeabi_dmul+0x414>
 8001ec0:	0765      	lsls	r5, r4, #29
 8001ec2:	0264      	lsls	r4, r4, #9
 8001ec4:	0b24      	lsrs	r4, r4, #12
 8001ec6:	08d2      	lsrs	r2, r2, #3
 8001ec8:	4315      	orrs	r5, r2
 8001eca:	2200      	movs	r2, #0
 8001ecc:	e601      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001ece:	2280      	movs	r2, #128	; 0x80
 8001ed0:	0312      	lsls	r2, r2, #12
 8001ed2:	4314      	orrs	r4, r2
 8001ed4:	0324      	lsls	r4, r4, #12
 8001ed6:	4a01      	ldr	r2, [pc, #4]	; (8001edc <__aeabi_dmul+0x4cc>)
 8001ed8:	0b24      	lsrs	r4, r4, #12
 8001eda:	e5fa      	b.n	8001ad2 <__aeabi_dmul+0xc2>
 8001edc:	000007ff 	.word	0x000007ff
 8001ee0:	0000043e 	.word	0x0000043e
 8001ee4:	0000041e 	.word	0x0000041e

08001ee8 <__aeabi_dsub>:
 8001ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eea:	4657      	mov	r7, sl
 8001eec:	464e      	mov	r6, r9
 8001eee:	4645      	mov	r5, r8
 8001ef0:	46de      	mov	lr, fp
 8001ef2:	b5e0      	push	{r5, r6, r7, lr}
 8001ef4:	001e      	movs	r6, r3
 8001ef6:	0017      	movs	r7, r2
 8001ef8:	004a      	lsls	r2, r1, #1
 8001efa:	030b      	lsls	r3, r1, #12
 8001efc:	0d52      	lsrs	r2, r2, #21
 8001efe:	0a5b      	lsrs	r3, r3, #9
 8001f00:	4690      	mov	r8, r2
 8001f02:	0f42      	lsrs	r2, r0, #29
 8001f04:	431a      	orrs	r2, r3
 8001f06:	0fcd      	lsrs	r5, r1, #31
 8001f08:	4ccd      	ldr	r4, [pc, #820]	; (8002240 <__aeabi_dsub+0x358>)
 8001f0a:	0331      	lsls	r1, r6, #12
 8001f0c:	00c3      	lsls	r3, r0, #3
 8001f0e:	4694      	mov	ip, r2
 8001f10:	0070      	lsls	r0, r6, #1
 8001f12:	0f7a      	lsrs	r2, r7, #29
 8001f14:	0a49      	lsrs	r1, r1, #9
 8001f16:	00ff      	lsls	r7, r7, #3
 8001f18:	469a      	mov	sl, r3
 8001f1a:	46b9      	mov	r9, r7
 8001f1c:	0d40      	lsrs	r0, r0, #21
 8001f1e:	0ff6      	lsrs	r6, r6, #31
 8001f20:	4311      	orrs	r1, r2
 8001f22:	42a0      	cmp	r0, r4
 8001f24:	d100      	bne.n	8001f28 <__aeabi_dsub+0x40>
 8001f26:	e0b1      	b.n	800208c <__aeabi_dsub+0x1a4>
 8001f28:	2201      	movs	r2, #1
 8001f2a:	4056      	eors	r6, r2
 8001f2c:	46b3      	mov	fp, r6
 8001f2e:	42b5      	cmp	r5, r6
 8001f30:	d100      	bne.n	8001f34 <__aeabi_dsub+0x4c>
 8001f32:	e088      	b.n	8002046 <__aeabi_dsub+0x15e>
 8001f34:	4642      	mov	r2, r8
 8001f36:	1a12      	subs	r2, r2, r0
 8001f38:	2a00      	cmp	r2, #0
 8001f3a:	dc00      	bgt.n	8001f3e <__aeabi_dsub+0x56>
 8001f3c:	e0ae      	b.n	800209c <__aeabi_dsub+0x1b4>
 8001f3e:	2800      	cmp	r0, #0
 8001f40:	d100      	bne.n	8001f44 <__aeabi_dsub+0x5c>
 8001f42:	e0c1      	b.n	80020c8 <__aeabi_dsub+0x1e0>
 8001f44:	48be      	ldr	r0, [pc, #760]	; (8002240 <__aeabi_dsub+0x358>)
 8001f46:	4580      	cmp	r8, r0
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dsub+0x64>
 8001f4a:	e151      	b.n	80021f0 <__aeabi_dsub+0x308>
 8001f4c:	2080      	movs	r0, #128	; 0x80
 8001f4e:	0400      	lsls	r0, r0, #16
 8001f50:	4301      	orrs	r1, r0
 8001f52:	2a38      	cmp	r2, #56	; 0x38
 8001f54:	dd00      	ble.n	8001f58 <__aeabi_dsub+0x70>
 8001f56:	e17b      	b.n	8002250 <__aeabi_dsub+0x368>
 8001f58:	2a1f      	cmp	r2, #31
 8001f5a:	dd00      	ble.n	8001f5e <__aeabi_dsub+0x76>
 8001f5c:	e1ee      	b.n	800233c <__aeabi_dsub+0x454>
 8001f5e:	2020      	movs	r0, #32
 8001f60:	003e      	movs	r6, r7
 8001f62:	1a80      	subs	r0, r0, r2
 8001f64:	000c      	movs	r4, r1
 8001f66:	40d6      	lsrs	r6, r2
 8001f68:	40d1      	lsrs	r1, r2
 8001f6a:	4087      	lsls	r7, r0
 8001f6c:	4662      	mov	r2, ip
 8001f6e:	4084      	lsls	r4, r0
 8001f70:	1a52      	subs	r2, r2, r1
 8001f72:	1e78      	subs	r0, r7, #1
 8001f74:	4187      	sbcs	r7, r0
 8001f76:	4694      	mov	ip, r2
 8001f78:	4334      	orrs	r4, r6
 8001f7a:	4327      	orrs	r7, r4
 8001f7c:	1bdc      	subs	r4, r3, r7
 8001f7e:	42a3      	cmp	r3, r4
 8001f80:	419b      	sbcs	r3, r3
 8001f82:	4662      	mov	r2, ip
 8001f84:	425b      	negs	r3, r3
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	4699      	mov	r9, r3
 8001f8a:	464b      	mov	r3, r9
 8001f8c:	021b      	lsls	r3, r3, #8
 8001f8e:	d400      	bmi.n	8001f92 <__aeabi_dsub+0xaa>
 8001f90:	e118      	b.n	80021c4 <__aeabi_dsub+0x2dc>
 8001f92:	464b      	mov	r3, r9
 8001f94:	0258      	lsls	r0, r3, #9
 8001f96:	0a43      	lsrs	r3, r0, #9
 8001f98:	4699      	mov	r9, r3
 8001f9a:	464b      	mov	r3, r9
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dsub+0xba>
 8001fa0:	e137      	b.n	8002212 <__aeabi_dsub+0x32a>
 8001fa2:	4648      	mov	r0, r9
 8001fa4:	f000 fc24 	bl	80027f0 <__clzsi2>
 8001fa8:	0001      	movs	r1, r0
 8001faa:	3908      	subs	r1, #8
 8001fac:	2320      	movs	r3, #32
 8001fae:	0022      	movs	r2, r4
 8001fb0:	4648      	mov	r0, r9
 8001fb2:	1a5b      	subs	r3, r3, r1
 8001fb4:	40da      	lsrs	r2, r3
 8001fb6:	4088      	lsls	r0, r1
 8001fb8:	408c      	lsls	r4, r1
 8001fba:	4643      	mov	r3, r8
 8001fbc:	4310      	orrs	r0, r2
 8001fbe:	4588      	cmp	r8, r1
 8001fc0:	dd00      	ble.n	8001fc4 <__aeabi_dsub+0xdc>
 8001fc2:	e136      	b.n	8002232 <__aeabi_dsub+0x34a>
 8001fc4:	1ac9      	subs	r1, r1, r3
 8001fc6:	1c4b      	adds	r3, r1, #1
 8001fc8:	2b1f      	cmp	r3, #31
 8001fca:	dd00      	ble.n	8001fce <__aeabi_dsub+0xe6>
 8001fcc:	e0ea      	b.n	80021a4 <__aeabi_dsub+0x2bc>
 8001fce:	2220      	movs	r2, #32
 8001fd0:	0026      	movs	r6, r4
 8001fd2:	1ad2      	subs	r2, r2, r3
 8001fd4:	0001      	movs	r1, r0
 8001fd6:	4094      	lsls	r4, r2
 8001fd8:	40de      	lsrs	r6, r3
 8001fda:	40d8      	lsrs	r0, r3
 8001fdc:	2300      	movs	r3, #0
 8001fde:	4091      	lsls	r1, r2
 8001fe0:	1e62      	subs	r2, r4, #1
 8001fe2:	4194      	sbcs	r4, r2
 8001fe4:	4681      	mov	r9, r0
 8001fe6:	4698      	mov	r8, r3
 8001fe8:	4331      	orrs	r1, r6
 8001fea:	430c      	orrs	r4, r1
 8001fec:	0763      	lsls	r3, r4, #29
 8001fee:	d009      	beq.n	8002004 <__aeabi_dsub+0x11c>
 8001ff0:	230f      	movs	r3, #15
 8001ff2:	4023      	ands	r3, r4
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d005      	beq.n	8002004 <__aeabi_dsub+0x11c>
 8001ff8:	1d23      	adds	r3, r4, #4
 8001ffa:	42a3      	cmp	r3, r4
 8001ffc:	41a4      	sbcs	r4, r4
 8001ffe:	4264      	negs	r4, r4
 8002000:	44a1      	add	r9, r4
 8002002:	001c      	movs	r4, r3
 8002004:	464b      	mov	r3, r9
 8002006:	021b      	lsls	r3, r3, #8
 8002008:	d400      	bmi.n	800200c <__aeabi_dsub+0x124>
 800200a:	e0de      	b.n	80021ca <__aeabi_dsub+0x2e2>
 800200c:	4641      	mov	r1, r8
 800200e:	4b8c      	ldr	r3, [pc, #560]	; (8002240 <__aeabi_dsub+0x358>)
 8002010:	3101      	adds	r1, #1
 8002012:	4299      	cmp	r1, r3
 8002014:	d100      	bne.n	8002018 <__aeabi_dsub+0x130>
 8002016:	e0e7      	b.n	80021e8 <__aeabi_dsub+0x300>
 8002018:	464b      	mov	r3, r9
 800201a:	488a      	ldr	r0, [pc, #552]	; (8002244 <__aeabi_dsub+0x35c>)
 800201c:	08e4      	lsrs	r4, r4, #3
 800201e:	4003      	ands	r3, r0
 8002020:	0018      	movs	r0, r3
 8002022:	0549      	lsls	r1, r1, #21
 8002024:	075b      	lsls	r3, r3, #29
 8002026:	0240      	lsls	r0, r0, #9
 8002028:	4323      	orrs	r3, r4
 800202a:	0d4a      	lsrs	r2, r1, #21
 800202c:	0b04      	lsrs	r4, r0, #12
 800202e:	0512      	lsls	r2, r2, #20
 8002030:	07ed      	lsls	r5, r5, #31
 8002032:	4322      	orrs	r2, r4
 8002034:	432a      	orrs	r2, r5
 8002036:	0018      	movs	r0, r3
 8002038:	0011      	movs	r1, r2
 800203a:	bcf0      	pop	{r4, r5, r6, r7}
 800203c:	46bb      	mov	fp, r7
 800203e:	46b2      	mov	sl, r6
 8002040:	46a9      	mov	r9, r5
 8002042:	46a0      	mov	r8, r4
 8002044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002046:	4642      	mov	r2, r8
 8002048:	1a12      	subs	r2, r2, r0
 800204a:	2a00      	cmp	r2, #0
 800204c:	dd52      	ble.n	80020f4 <__aeabi_dsub+0x20c>
 800204e:	2800      	cmp	r0, #0
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x16c>
 8002052:	e09c      	b.n	800218e <__aeabi_dsub+0x2a6>
 8002054:	45a0      	cmp	r8, r4
 8002056:	d100      	bne.n	800205a <__aeabi_dsub+0x172>
 8002058:	e0ca      	b.n	80021f0 <__aeabi_dsub+0x308>
 800205a:	2080      	movs	r0, #128	; 0x80
 800205c:	0400      	lsls	r0, r0, #16
 800205e:	4301      	orrs	r1, r0
 8002060:	2a38      	cmp	r2, #56	; 0x38
 8002062:	dd00      	ble.n	8002066 <__aeabi_dsub+0x17e>
 8002064:	e149      	b.n	80022fa <__aeabi_dsub+0x412>
 8002066:	2a1f      	cmp	r2, #31
 8002068:	dc00      	bgt.n	800206c <__aeabi_dsub+0x184>
 800206a:	e197      	b.n	800239c <__aeabi_dsub+0x4b4>
 800206c:	0010      	movs	r0, r2
 800206e:	000e      	movs	r6, r1
 8002070:	3820      	subs	r0, #32
 8002072:	40c6      	lsrs	r6, r0
 8002074:	2a20      	cmp	r2, #32
 8002076:	d004      	beq.n	8002082 <__aeabi_dsub+0x19a>
 8002078:	2040      	movs	r0, #64	; 0x40
 800207a:	1a82      	subs	r2, r0, r2
 800207c:	4091      	lsls	r1, r2
 800207e:	430f      	orrs	r7, r1
 8002080:	46b9      	mov	r9, r7
 8002082:	464c      	mov	r4, r9
 8002084:	1e62      	subs	r2, r4, #1
 8002086:	4194      	sbcs	r4, r2
 8002088:	4334      	orrs	r4, r6
 800208a:	e13a      	b.n	8002302 <__aeabi_dsub+0x41a>
 800208c:	000a      	movs	r2, r1
 800208e:	433a      	orrs	r2, r7
 8002090:	d028      	beq.n	80020e4 <__aeabi_dsub+0x1fc>
 8002092:	46b3      	mov	fp, r6
 8002094:	42b5      	cmp	r5, r6
 8002096:	d02b      	beq.n	80020f0 <__aeabi_dsub+0x208>
 8002098:	4a6b      	ldr	r2, [pc, #428]	; (8002248 <__aeabi_dsub+0x360>)
 800209a:	4442      	add	r2, r8
 800209c:	2a00      	cmp	r2, #0
 800209e:	d05d      	beq.n	800215c <__aeabi_dsub+0x274>
 80020a0:	4642      	mov	r2, r8
 80020a2:	4644      	mov	r4, r8
 80020a4:	1a82      	subs	r2, r0, r2
 80020a6:	2c00      	cmp	r4, #0
 80020a8:	d000      	beq.n	80020ac <__aeabi_dsub+0x1c4>
 80020aa:	e0f5      	b.n	8002298 <__aeabi_dsub+0x3b0>
 80020ac:	4665      	mov	r5, ip
 80020ae:	431d      	orrs	r5, r3
 80020b0:	d100      	bne.n	80020b4 <__aeabi_dsub+0x1cc>
 80020b2:	e19c      	b.n	80023ee <__aeabi_dsub+0x506>
 80020b4:	1e55      	subs	r5, r2, #1
 80020b6:	2a01      	cmp	r2, #1
 80020b8:	d100      	bne.n	80020bc <__aeabi_dsub+0x1d4>
 80020ba:	e1fb      	b.n	80024b4 <__aeabi_dsub+0x5cc>
 80020bc:	4c60      	ldr	r4, [pc, #384]	; (8002240 <__aeabi_dsub+0x358>)
 80020be:	42a2      	cmp	r2, r4
 80020c0:	d100      	bne.n	80020c4 <__aeabi_dsub+0x1dc>
 80020c2:	e1bd      	b.n	8002440 <__aeabi_dsub+0x558>
 80020c4:	002a      	movs	r2, r5
 80020c6:	e0f0      	b.n	80022aa <__aeabi_dsub+0x3c2>
 80020c8:	0008      	movs	r0, r1
 80020ca:	4338      	orrs	r0, r7
 80020cc:	d100      	bne.n	80020d0 <__aeabi_dsub+0x1e8>
 80020ce:	e0c3      	b.n	8002258 <__aeabi_dsub+0x370>
 80020d0:	1e50      	subs	r0, r2, #1
 80020d2:	2a01      	cmp	r2, #1
 80020d4:	d100      	bne.n	80020d8 <__aeabi_dsub+0x1f0>
 80020d6:	e1a8      	b.n	800242a <__aeabi_dsub+0x542>
 80020d8:	4c59      	ldr	r4, [pc, #356]	; (8002240 <__aeabi_dsub+0x358>)
 80020da:	42a2      	cmp	r2, r4
 80020dc:	d100      	bne.n	80020e0 <__aeabi_dsub+0x1f8>
 80020de:	e087      	b.n	80021f0 <__aeabi_dsub+0x308>
 80020e0:	0002      	movs	r2, r0
 80020e2:	e736      	b.n	8001f52 <__aeabi_dsub+0x6a>
 80020e4:	2201      	movs	r2, #1
 80020e6:	4056      	eors	r6, r2
 80020e8:	46b3      	mov	fp, r6
 80020ea:	42b5      	cmp	r5, r6
 80020ec:	d000      	beq.n	80020f0 <__aeabi_dsub+0x208>
 80020ee:	e721      	b.n	8001f34 <__aeabi_dsub+0x4c>
 80020f0:	4a55      	ldr	r2, [pc, #340]	; (8002248 <__aeabi_dsub+0x360>)
 80020f2:	4442      	add	r2, r8
 80020f4:	2a00      	cmp	r2, #0
 80020f6:	d100      	bne.n	80020fa <__aeabi_dsub+0x212>
 80020f8:	e0b5      	b.n	8002266 <__aeabi_dsub+0x37e>
 80020fa:	4642      	mov	r2, r8
 80020fc:	4644      	mov	r4, r8
 80020fe:	1a82      	subs	r2, r0, r2
 8002100:	2c00      	cmp	r4, #0
 8002102:	d100      	bne.n	8002106 <__aeabi_dsub+0x21e>
 8002104:	e138      	b.n	8002378 <__aeabi_dsub+0x490>
 8002106:	4e4e      	ldr	r6, [pc, #312]	; (8002240 <__aeabi_dsub+0x358>)
 8002108:	42b0      	cmp	r0, r6
 800210a:	d100      	bne.n	800210e <__aeabi_dsub+0x226>
 800210c:	e1de      	b.n	80024cc <__aeabi_dsub+0x5e4>
 800210e:	2680      	movs	r6, #128	; 0x80
 8002110:	4664      	mov	r4, ip
 8002112:	0436      	lsls	r6, r6, #16
 8002114:	4334      	orrs	r4, r6
 8002116:	46a4      	mov	ip, r4
 8002118:	2a38      	cmp	r2, #56	; 0x38
 800211a:	dd00      	ble.n	800211e <__aeabi_dsub+0x236>
 800211c:	e196      	b.n	800244c <__aeabi_dsub+0x564>
 800211e:	2a1f      	cmp	r2, #31
 8002120:	dd00      	ble.n	8002124 <__aeabi_dsub+0x23c>
 8002122:	e224      	b.n	800256e <__aeabi_dsub+0x686>
 8002124:	2620      	movs	r6, #32
 8002126:	1ab4      	subs	r4, r6, r2
 8002128:	46a2      	mov	sl, r4
 800212a:	4664      	mov	r4, ip
 800212c:	4656      	mov	r6, sl
 800212e:	40b4      	lsls	r4, r6
 8002130:	46a1      	mov	r9, r4
 8002132:	001c      	movs	r4, r3
 8002134:	464e      	mov	r6, r9
 8002136:	40d4      	lsrs	r4, r2
 8002138:	4326      	orrs	r6, r4
 800213a:	0034      	movs	r4, r6
 800213c:	4656      	mov	r6, sl
 800213e:	40b3      	lsls	r3, r6
 8002140:	1e5e      	subs	r6, r3, #1
 8002142:	41b3      	sbcs	r3, r6
 8002144:	431c      	orrs	r4, r3
 8002146:	4663      	mov	r3, ip
 8002148:	40d3      	lsrs	r3, r2
 800214a:	18c9      	adds	r1, r1, r3
 800214c:	19e4      	adds	r4, r4, r7
 800214e:	42bc      	cmp	r4, r7
 8002150:	41bf      	sbcs	r7, r7
 8002152:	427f      	negs	r7, r7
 8002154:	46b9      	mov	r9, r7
 8002156:	4680      	mov	r8, r0
 8002158:	4489      	add	r9, r1
 800215a:	e0d8      	b.n	800230e <__aeabi_dsub+0x426>
 800215c:	4640      	mov	r0, r8
 800215e:	4c3b      	ldr	r4, [pc, #236]	; (800224c <__aeabi_dsub+0x364>)
 8002160:	3001      	adds	r0, #1
 8002162:	4220      	tst	r0, r4
 8002164:	d000      	beq.n	8002168 <__aeabi_dsub+0x280>
 8002166:	e0b4      	b.n	80022d2 <__aeabi_dsub+0x3ea>
 8002168:	4640      	mov	r0, r8
 800216a:	2800      	cmp	r0, #0
 800216c:	d000      	beq.n	8002170 <__aeabi_dsub+0x288>
 800216e:	e144      	b.n	80023fa <__aeabi_dsub+0x512>
 8002170:	4660      	mov	r0, ip
 8002172:	4318      	orrs	r0, r3
 8002174:	d100      	bne.n	8002178 <__aeabi_dsub+0x290>
 8002176:	e190      	b.n	800249a <__aeabi_dsub+0x5b2>
 8002178:	0008      	movs	r0, r1
 800217a:	4338      	orrs	r0, r7
 800217c:	d000      	beq.n	8002180 <__aeabi_dsub+0x298>
 800217e:	e1aa      	b.n	80024d6 <__aeabi_dsub+0x5ee>
 8002180:	4661      	mov	r1, ip
 8002182:	08db      	lsrs	r3, r3, #3
 8002184:	0749      	lsls	r1, r1, #29
 8002186:	430b      	orrs	r3, r1
 8002188:	4661      	mov	r1, ip
 800218a:	08cc      	lsrs	r4, r1, #3
 800218c:	e027      	b.n	80021de <__aeabi_dsub+0x2f6>
 800218e:	0008      	movs	r0, r1
 8002190:	4338      	orrs	r0, r7
 8002192:	d061      	beq.n	8002258 <__aeabi_dsub+0x370>
 8002194:	1e50      	subs	r0, r2, #1
 8002196:	2a01      	cmp	r2, #1
 8002198:	d100      	bne.n	800219c <__aeabi_dsub+0x2b4>
 800219a:	e139      	b.n	8002410 <__aeabi_dsub+0x528>
 800219c:	42a2      	cmp	r2, r4
 800219e:	d027      	beq.n	80021f0 <__aeabi_dsub+0x308>
 80021a0:	0002      	movs	r2, r0
 80021a2:	e75d      	b.n	8002060 <__aeabi_dsub+0x178>
 80021a4:	0002      	movs	r2, r0
 80021a6:	391f      	subs	r1, #31
 80021a8:	40ca      	lsrs	r2, r1
 80021aa:	0011      	movs	r1, r2
 80021ac:	2b20      	cmp	r3, #32
 80021ae:	d003      	beq.n	80021b8 <__aeabi_dsub+0x2d0>
 80021b0:	2240      	movs	r2, #64	; 0x40
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	4098      	lsls	r0, r3
 80021b6:	4304      	orrs	r4, r0
 80021b8:	1e63      	subs	r3, r4, #1
 80021ba:	419c      	sbcs	r4, r3
 80021bc:	2300      	movs	r3, #0
 80021be:	4699      	mov	r9, r3
 80021c0:	4698      	mov	r8, r3
 80021c2:	430c      	orrs	r4, r1
 80021c4:	0763      	lsls	r3, r4, #29
 80021c6:	d000      	beq.n	80021ca <__aeabi_dsub+0x2e2>
 80021c8:	e712      	b.n	8001ff0 <__aeabi_dsub+0x108>
 80021ca:	464b      	mov	r3, r9
 80021cc:	464a      	mov	r2, r9
 80021ce:	08e4      	lsrs	r4, r4, #3
 80021d0:	075b      	lsls	r3, r3, #29
 80021d2:	4323      	orrs	r3, r4
 80021d4:	08d4      	lsrs	r4, r2, #3
 80021d6:	4642      	mov	r2, r8
 80021d8:	4919      	ldr	r1, [pc, #100]	; (8002240 <__aeabi_dsub+0x358>)
 80021da:	428a      	cmp	r2, r1
 80021dc:	d00e      	beq.n	80021fc <__aeabi_dsub+0x314>
 80021de:	0324      	lsls	r4, r4, #12
 80021e0:	0552      	lsls	r2, r2, #21
 80021e2:	0b24      	lsrs	r4, r4, #12
 80021e4:	0d52      	lsrs	r2, r2, #21
 80021e6:	e722      	b.n	800202e <__aeabi_dsub+0x146>
 80021e8:	000a      	movs	r2, r1
 80021ea:	2400      	movs	r4, #0
 80021ec:	2300      	movs	r3, #0
 80021ee:	e71e      	b.n	800202e <__aeabi_dsub+0x146>
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4662      	mov	r2, ip
 80021f4:	0752      	lsls	r2, r2, #29
 80021f6:	4313      	orrs	r3, r2
 80021f8:	4662      	mov	r2, ip
 80021fa:	08d4      	lsrs	r4, r2, #3
 80021fc:	001a      	movs	r2, r3
 80021fe:	4322      	orrs	r2, r4
 8002200:	d100      	bne.n	8002204 <__aeabi_dsub+0x31c>
 8002202:	e1fc      	b.n	80025fe <__aeabi_dsub+0x716>
 8002204:	2280      	movs	r2, #128	; 0x80
 8002206:	0312      	lsls	r2, r2, #12
 8002208:	4314      	orrs	r4, r2
 800220a:	0324      	lsls	r4, r4, #12
 800220c:	4a0c      	ldr	r2, [pc, #48]	; (8002240 <__aeabi_dsub+0x358>)
 800220e:	0b24      	lsrs	r4, r4, #12
 8002210:	e70d      	b.n	800202e <__aeabi_dsub+0x146>
 8002212:	0020      	movs	r0, r4
 8002214:	f000 faec 	bl	80027f0 <__clzsi2>
 8002218:	0001      	movs	r1, r0
 800221a:	3118      	adds	r1, #24
 800221c:	291f      	cmp	r1, #31
 800221e:	dc00      	bgt.n	8002222 <__aeabi_dsub+0x33a>
 8002220:	e6c4      	b.n	8001fac <__aeabi_dsub+0xc4>
 8002222:	3808      	subs	r0, #8
 8002224:	4084      	lsls	r4, r0
 8002226:	4643      	mov	r3, r8
 8002228:	0020      	movs	r0, r4
 800222a:	2400      	movs	r4, #0
 800222c:	4588      	cmp	r8, r1
 800222e:	dc00      	bgt.n	8002232 <__aeabi_dsub+0x34a>
 8002230:	e6c8      	b.n	8001fc4 <__aeabi_dsub+0xdc>
 8002232:	4a04      	ldr	r2, [pc, #16]	; (8002244 <__aeabi_dsub+0x35c>)
 8002234:	1a5b      	subs	r3, r3, r1
 8002236:	4010      	ands	r0, r2
 8002238:	4698      	mov	r8, r3
 800223a:	4681      	mov	r9, r0
 800223c:	e6d6      	b.n	8001fec <__aeabi_dsub+0x104>
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	000007ff 	.word	0x000007ff
 8002244:	ff7fffff 	.word	0xff7fffff
 8002248:	fffff801 	.word	0xfffff801
 800224c:	000007fe 	.word	0x000007fe
 8002250:	430f      	orrs	r7, r1
 8002252:	1e7a      	subs	r2, r7, #1
 8002254:	4197      	sbcs	r7, r2
 8002256:	e691      	b.n	8001f7c <__aeabi_dsub+0x94>
 8002258:	4661      	mov	r1, ip
 800225a:	08db      	lsrs	r3, r3, #3
 800225c:	0749      	lsls	r1, r1, #29
 800225e:	430b      	orrs	r3, r1
 8002260:	4661      	mov	r1, ip
 8002262:	08cc      	lsrs	r4, r1, #3
 8002264:	e7b8      	b.n	80021d8 <__aeabi_dsub+0x2f0>
 8002266:	4640      	mov	r0, r8
 8002268:	4cd3      	ldr	r4, [pc, #844]	; (80025b8 <__aeabi_dsub+0x6d0>)
 800226a:	3001      	adds	r0, #1
 800226c:	4220      	tst	r0, r4
 800226e:	d000      	beq.n	8002272 <__aeabi_dsub+0x38a>
 8002270:	e0a2      	b.n	80023b8 <__aeabi_dsub+0x4d0>
 8002272:	4640      	mov	r0, r8
 8002274:	2800      	cmp	r0, #0
 8002276:	d000      	beq.n	800227a <__aeabi_dsub+0x392>
 8002278:	e101      	b.n	800247e <__aeabi_dsub+0x596>
 800227a:	4660      	mov	r0, ip
 800227c:	4318      	orrs	r0, r3
 800227e:	d100      	bne.n	8002282 <__aeabi_dsub+0x39a>
 8002280:	e15e      	b.n	8002540 <__aeabi_dsub+0x658>
 8002282:	0008      	movs	r0, r1
 8002284:	4338      	orrs	r0, r7
 8002286:	d000      	beq.n	800228a <__aeabi_dsub+0x3a2>
 8002288:	e15f      	b.n	800254a <__aeabi_dsub+0x662>
 800228a:	4661      	mov	r1, ip
 800228c:	08db      	lsrs	r3, r3, #3
 800228e:	0749      	lsls	r1, r1, #29
 8002290:	430b      	orrs	r3, r1
 8002292:	4661      	mov	r1, ip
 8002294:	08cc      	lsrs	r4, r1, #3
 8002296:	e7a2      	b.n	80021de <__aeabi_dsub+0x2f6>
 8002298:	4dc8      	ldr	r5, [pc, #800]	; (80025bc <__aeabi_dsub+0x6d4>)
 800229a:	42a8      	cmp	r0, r5
 800229c:	d100      	bne.n	80022a0 <__aeabi_dsub+0x3b8>
 800229e:	e0cf      	b.n	8002440 <__aeabi_dsub+0x558>
 80022a0:	2580      	movs	r5, #128	; 0x80
 80022a2:	4664      	mov	r4, ip
 80022a4:	042d      	lsls	r5, r5, #16
 80022a6:	432c      	orrs	r4, r5
 80022a8:	46a4      	mov	ip, r4
 80022aa:	2a38      	cmp	r2, #56	; 0x38
 80022ac:	dc56      	bgt.n	800235c <__aeabi_dsub+0x474>
 80022ae:	2a1f      	cmp	r2, #31
 80022b0:	dd00      	ble.n	80022b4 <__aeabi_dsub+0x3cc>
 80022b2:	e0d1      	b.n	8002458 <__aeabi_dsub+0x570>
 80022b4:	2520      	movs	r5, #32
 80022b6:	001e      	movs	r6, r3
 80022b8:	1aad      	subs	r5, r5, r2
 80022ba:	4664      	mov	r4, ip
 80022bc:	40ab      	lsls	r3, r5
 80022be:	40ac      	lsls	r4, r5
 80022c0:	40d6      	lsrs	r6, r2
 80022c2:	1e5d      	subs	r5, r3, #1
 80022c4:	41ab      	sbcs	r3, r5
 80022c6:	4334      	orrs	r4, r6
 80022c8:	4323      	orrs	r3, r4
 80022ca:	4664      	mov	r4, ip
 80022cc:	40d4      	lsrs	r4, r2
 80022ce:	1b09      	subs	r1, r1, r4
 80022d0:	e049      	b.n	8002366 <__aeabi_dsub+0x47e>
 80022d2:	4660      	mov	r0, ip
 80022d4:	1bdc      	subs	r4, r3, r7
 80022d6:	1a46      	subs	r6, r0, r1
 80022d8:	42a3      	cmp	r3, r4
 80022da:	4180      	sbcs	r0, r0
 80022dc:	4240      	negs	r0, r0
 80022de:	4681      	mov	r9, r0
 80022e0:	0030      	movs	r0, r6
 80022e2:	464e      	mov	r6, r9
 80022e4:	1b80      	subs	r0, r0, r6
 80022e6:	4681      	mov	r9, r0
 80022e8:	0200      	lsls	r0, r0, #8
 80022ea:	d476      	bmi.n	80023da <__aeabi_dsub+0x4f2>
 80022ec:	464b      	mov	r3, r9
 80022ee:	4323      	orrs	r3, r4
 80022f0:	d000      	beq.n	80022f4 <__aeabi_dsub+0x40c>
 80022f2:	e652      	b.n	8001f9a <__aeabi_dsub+0xb2>
 80022f4:	2400      	movs	r4, #0
 80022f6:	2500      	movs	r5, #0
 80022f8:	e771      	b.n	80021de <__aeabi_dsub+0x2f6>
 80022fa:	4339      	orrs	r1, r7
 80022fc:	000c      	movs	r4, r1
 80022fe:	1e62      	subs	r2, r4, #1
 8002300:	4194      	sbcs	r4, r2
 8002302:	18e4      	adds	r4, r4, r3
 8002304:	429c      	cmp	r4, r3
 8002306:	419b      	sbcs	r3, r3
 8002308:	425b      	negs	r3, r3
 800230a:	4463      	add	r3, ip
 800230c:	4699      	mov	r9, r3
 800230e:	464b      	mov	r3, r9
 8002310:	021b      	lsls	r3, r3, #8
 8002312:	d400      	bmi.n	8002316 <__aeabi_dsub+0x42e>
 8002314:	e756      	b.n	80021c4 <__aeabi_dsub+0x2dc>
 8002316:	2301      	movs	r3, #1
 8002318:	469c      	mov	ip, r3
 800231a:	4ba8      	ldr	r3, [pc, #672]	; (80025bc <__aeabi_dsub+0x6d4>)
 800231c:	44e0      	add	r8, ip
 800231e:	4598      	cmp	r8, r3
 8002320:	d038      	beq.n	8002394 <__aeabi_dsub+0x4ac>
 8002322:	464b      	mov	r3, r9
 8002324:	48a6      	ldr	r0, [pc, #664]	; (80025c0 <__aeabi_dsub+0x6d8>)
 8002326:	2201      	movs	r2, #1
 8002328:	4003      	ands	r3, r0
 800232a:	0018      	movs	r0, r3
 800232c:	0863      	lsrs	r3, r4, #1
 800232e:	4014      	ands	r4, r2
 8002330:	431c      	orrs	r4, r3
 8002332:	07c3      	lsls	r3, r0, #31
 8002334:	431c      	orrs	r4, r3
 8002336:	0843      	lsrs	r3, r0, #1
 8002338:	4699      	mov	r9, r3
 800233a:	e657      	b.n	8001fec <__aeabi_dsub+0x104>
 800233c:	0010      	movs	r0, r2
 800233e:	000e      	movs	r6, r1
 8002340:	3820      	subs	r0, #32
 8002342:	40c6      	lsrs	r6, r0
 8002344:	2a20      	cmp	r2, #32
 8002346:	d004      	beq.n	8002352 <__aeabi_dsub+0x46a>
 8002348:	2040      	movs	r0, #64	; 0x40
 800234a:	1a82      	subs	r2, r0, r2
 800234c:	4091      	lsls	r1, r2
 800234e:	430f      	orrs	r7, r1
 8002350:	46b9      	mov	r9, r7
 8002352:	464f      	mov	r7, r9
 8002354:	1e7a      	subs	r2, r7, #1
 8002356:	4197      	sbcs	r7, r2
 8002358:	4337      	orrs	r7, r6
 800235a:	e60f      	b.n	8001f7c <__aeabi_dsub+0x94>
 800235c:	4662      	mov	r2, ip
 800235e:	431a      	orrs	r2, r3
 8002360:	0013      	movs	r3, r2
 8002362:	1e5a      	subs	r2, r3, #1
 8002364:	4193      	sbcs	r3, r2
 8002366:	1afc      	subs	r4, r7, r3
 8002368:	42a7      	cmp	r7, r4
 800236a:	41bf      	sbcs	r7, r7
 800236c:	427f      	negs	r7, r7
 800236e:	1bcb      	subs	r3, r1, r7
 8002370:	4699      	mov	r9, r3
 8002372:	465d      	mov	r5, fp
 8002374:	4680      	mov	r8, r0
 8002376:	e608      	b.n	8001f8a <__aeabi_dsub+0xa2>
 8002378:	4666      	mov	r6, ip
 800237a:	431e      	orrs	r6, r3
 800237c:	d100      	bne.n	8002380 <__aeabi_dsub+0x498>
 800237e:	e0be      	b.n	80024fe <__aeabi_dsub+0x616>
 8002380:	1e56      	subs	r6, r2, #1
 8002382:	2a01      	cmp	r2, #1
 8002384:	d100      	bne.n	8002388 <__aeabi_dsub+0x4a0>
 8002386:	e109      	b.n	800259c <__aeabi_dsub+0x6b4>
 8002388:	4c8c      	ldr	r4, [pc, #560]	; (80025bc <__aeabi_dsub+0x6d4>)
 800238a:	42a2      	cmp	r2, r4
 800238c:	d100      	bne.n	8002390 <__aeabi_dsub+0x4a8>
 800238e:	e119      	b.n	80025c4 <__aeabi_dsub+0x6dc>
 8002390:	0032      	movs	r2, r6
 8002392:	e6c1      	b.n	8002118 <__aeabi_dsub+0x230>
 8002394:	4642      	mov	r2, r8
 8002396:	2400      	movs	r4, #0
 8002398:	2300      	movs	r3, #0
 800239a:	e648      	b.n	800202e <__aeabi_dsub+0x146>
 800239c:	2020      	movs	r0, #32
 800239e:	000c      	movs	r4, r1
 80023a0:	1a80      	subs	r0, r0, r2
 80023a2:	003e      	movs	r6, r7
 80023a4:	4087      	lsls	r7, r0
 80023a6:	4084      	lsls	r4, r0
 80023a8:	40d6      	lsrs	r6, r2
 80023aa:	1e78      	subs	r0, r7, #1
 80023ac:	4187      	sbcs	r7, r0
 80023ae:	40d1      	lsrs	r1, r2
 80023b0:	4334      	orrs	r4, r6
 80023b2:	433c      	orrs	r4, r7
 80023b4:	448c      	add	ip, r1
 80023b6:	e7a4      	b.n	8002302 <__aeabi_dsub+0x41a>
 80023b8:	4a80      	ldr	r2, [pc, #512]	; (80025bc <__aeabi_dsub+0x6d4>)
 80023ba:	4290      	cmp	r0, r2
 80023bc:	d100      	bne.n	80023c0 <__aeabi_dsub+0x4d8>
 80023be:	e0e9      	b.n	8002594 <__aeabi_dsub+0x6ac>
 80023c0:	19df      	adds	r7, r3, r7
 80023c2:	429f      	cmp	r7, r3
 80023c4:	419b      	sbcs	r3, r3
 80023c6:	4461      	add	r1, ip
 80023c8:	425b      	negs	r3, r3
 80023ca:	18c9      	adds	r1, r1, r3
 80023cc:	07cc      	lsls	r4, r1, #31
 80023ce:	087f      	lsrs	r7, r7, #1
 80023d0:	084b      	lsrs	r3, r1, #1
 80023d2:	4699      	mov	r9, r3
 80023d4:	4680      	mov	r8, r0
 80023d6:	433c      	orrs	r4, r7
 80023d8:	e6f4      	b.n	80021c4 <__aeabi_dsub+0x2dc>
 80023da:	1afc      	subs	r4, r7, r3
 80023dc:	42a7      	cmp	r7, r4
 80023de:	41bf      	sbcs	r7, r7
 80023e0:	4663      	mov	r3, ip
 80023e2:	427f      	negs	r7, r7
 80023e4:	1ac9      	subs	r1, r1, r3
 80023e6:	1bcb      	subs	r3, r1, r7
 80023e8:	4699      	mov	r9, r3
 80023ea:	465d      	mov	r5, fp
 80023ec:	e5d5      	b.n	8001f9a <__aeabi_dsub+0xb2>
 80023ee:	08ff      	lsrs	r7, r7, #3
 80023f0:	074b      	lsls	r3, r1, #29
 80023f2:	465d      	mov	r5, fp
 80023f4:	433b      	orrs	r3, r7
 80023f6:	08cc      	lsrs	r4, r1, #3
 80023f8:	e6ee      	b.n	80021d8 <__aeabi_dsub+0x2f0>
 80023fa:	4662      	mov	r2, ip
 80023fc:	431a      	orrs	r2, r3
 80023fe:	d000      	beq.n	8002402 <__aeabi_dsub+0x51a>
 8002400:	e082      	b.n	8002508 <__aeabi_dsub+0x620>
 8002402:	000b      	movs	r3, r1
 8002404:	433b      	orrs	r3, r7
 8002406:	d11b      	bne.n	8002440 <__aeabi_dsub+0x558>
 8002408:	2480      	movs	r4, #128	; 0x80
 800240a:	2500      	movs	r5, #0
 800240c:	0324      	lsls	r4, r4, #12
 800240e:	e6f9      	b.n	8002204 <__aeabi_dsub+0x31c>
 8002410:	19dc      	adds	r4, r3, r7
 8002412:	429c      	cmp	r4, r3
 8002414:	419b      	sbcs	r3, r3
 8002416:	4461      	add	r1, ip
 8002418:	4689      	mov	r9, r1
 800241a:	425b      	negs	r3, r3
 800241c:	4499      	add	r9, r3
 800241e:	464b      	mov	r3, r9
 8002420:	021b      	lsls	r3, r3, #8
 8002422:	d444      	bmi.n	80024ae <__aeabi_dsub+0x5c6>
 8002424:	2301      	movs	r3, #1
 8002426:	4698      	mov	r8, r3
 8002428:	e6cc      	b.n	80021c4 <__aeabi_dsub+0x2dc>
 800242a:	1bdc      	subs	r4, r3, r7
 800242c:	4662      	mov	r2, ip
 800242e:	42a3      	cmp	r3, r4
 8002430:	419b      	sbcs	r3, r3
 8002432:	1a51      	subs	r1, r2, r1
 8002434:	425b      	negs	r3, r3
 8002436:	1acb      	subs	r3, r1, r3
 8002438:	4699      	mov	r9, r3
 800243a:	2301      	movs	r3, #1
 800243c:	4698      	mov	r8, r3
 800243e:	e5a4      	b.n	8001f8a <__aeabi_dsub+0xa2>
 8002440:	08ff      	lsrs	r7, r7, #3
 8002442:	074b      	lsls	r3, r1, #29
 8002444:	465d      	mov	r5, fp
 8002446:	433b      	orrs	r3, r7
 8002448:	08cc      	lsrs	r4, r1, #3
 800244a:	e6d7      	b.n	80021fc <__aeabi_dsub+0x314>
 800244c:	4662      	mov	r2, ip
 800244e:	431a      	orrs	r2, r3
 8002450:	0014      	movs	r4, r2
 8002452:	1e63      	subs	r3, r4, #1
 8002454:	419c      	sbcs	r4, r3
 8002456:	e679      	b.n	800214c <__aeabi_dsub+0x264>
 8002458:	0015      	movs	r5, r2
 800245a:	4664      	mov	r4, ip
 800245c:	3d20      	subs	r5, #32
 800245e:	40ec      	lsrs	r4, r5
 8002460:	46a0      	mov	r8, r4
 8002462:	2a20      	cmp	r2, #32
 8002464:	d005      	beq.n	8002472 <__aeabi_dsub+0x58a>
 8002466:	2540      	movs	r5, #64	; 0x40
 8002468:	4664      	mov	r4, ip
 800246a:	1aaa      	subs	r2, r5, r2
 800246c:	4094      	lsls	r4, r2
 800246e:	4323      	orrs	r3, r4
 8002470:	469a      	mov	sl, r3
 8002472:	4654      	mov	r4, sl
 8002474:	1e63      	subs	r3, r4, #1
 8002476:	419c      	sbcs	r4, r3
 8002478:	4643      	mov	r3, r8
 800247a:	4323      	orrs	r3, r4
 800247c:	e773      	b.n	8002366 <__aeabi_dsub+0x47e>
 800247e:	4662      	mov	r2, ip
 8002480:	431a      	orrs	r2, r3
 8002482:	d023      	beq.n	80024cc <__aeabi_dsub+0x5e4>
 8002484:	000a      	movs	r2, r1
 8002486:	433a      	orrs	r2, r7
 8002488:	d000      	beq.n	800248c <__aeabi_dsub+0x5a4>
 800248a:	e0a0      	b.n	80025ce <__aeabi_dsub+0x6e6>
 800248c:	4662      	mov	r2, ip
 800248e:	08db      	lsrs	r3, r3, #3
 8002490:	0752      	lsls	r2, r2, #29
 8002492:	4313      	orrs	r3, r2
 8002494:	4662      	mov	r2, ip
 8002496:	08d4      	lsrs	r4, r2, #3
 8002498:	e6b0      	b.n	80021fc <__aeabi_dsub+0x314>
 800249a:	000b      	movs	r3, r1
 800249c:	433b      	orrs	r3, r7
 800249e:	d100      	bne.n	80024a2 <__aeabi_dsub+0x5ba>
 80024a0:	e728      	b.n	80022f4 <__aeabi_dsub+0x40c>
 80024a2:	08ff      	lsrs	r7, r7, #3
 80024a4:	074b      	lsls	r3, r1, #29
 80024a6:	465d      	mov	r5, fp
 80024a8:	433b      	orrs	r3, r7
 80024aa:	08cc      	lsrs	r4, r1, #3
 80024ac:	e697      	b.n	80021de <__aeabi_dsub+0x2f6>
 80024ae:	2302      	movs	r3, #2
 80024b0:	4698      	mov	r8, r3
 80024b2:	e736      	b.n	8002322 <__aeabi_dsub+0x43a>
 80024b4:	1afc      	subs	r4, r7, r3
 80024b6:	42a7      	cmp	r7, r4
 80024b8:	41bf      	sbcs	r7, r7
 80024ba:	4663      	mov	r3, ip
 80024bc:	427f      	negs	r7, r7
 80024be:	1ac9      	subs	r1, r1, r3
 80024c0:	1bcb      	subs	r3, r1, r7
 80024c2:	4699      	mov	r9, r3
 80024c4:	2301      	movs	r3, #1
 80024c6:	465d      	mov	r5, fp
 80024c8:	4698      	mov	r8, r3
 80024ca:	e55e      	b.n	8001f8a <__aeabi_dsub+0xa2>
 80024cc:	074b      	lsls	r3, r1, #29
 80024ce:	08ff      	lsrs	r7, r7, #3
 80024d0:	433b      	orrs	r3, r7
 80024d2:	08cc      	lsrs	r4, r1, #3
 80024d4:	e692      	b.n	80021fc <__aeabi_dsub+0x314>
 80024d6:	1bdc      	subs	r4, r3, r7
 80024d8:	4660      	mov	r0, ip
 80024da:	42a3      	cmp	r3, r4
 80024dc:	41b6      	sbcs	r6, r6
 80024de:	1a40      	subs	r0, r0, r1
 80024e0:	4276      	negs	r6, r6
 80024e2:	1b80      	subs	r0, r0, r6
 80024e4:	4681      	mov	r9, r0
 80024e6:	0200      	lsls	r0, r0, #8
 80024e8:	d560      	bpl.n	80025ac <__aeabi_dsub+0x6c4>
 80024ea:	1afc      	subs	r4, r7, r3
 80024ec:	42a7      	cmp	r7, r4
 80024ee:	41bf      	sbcs	r7, r7
 80024f0:	4663      	mov	r3, ip
 80024f2:	427f      	negs	r7, r7
 80024f4:	1ac9      	subs	r1, r1, r3
 80024f6:	1bcb      	subs	r3, r1, r7
 80024f8:	4699      	mov	r9, r3
 80024fa:	465d      	mov	r5, fp
 80024fc:	e576      	b.n	8001fec <__aeabi_dsub+0x104>
 80024fe:	08ff      	lsrs	r7, r7, #3
 8002500:	074b      	lsls	r3, r1, #29
 8002502:	433b      	orrs	r3, r7
 8002504:	08cc      	lsrs	r4, r1, #3
 8002506:	e667      	b.n	80021d8 <__aeabi_dsub+0x2f0>
 8002508:	000a      	movs	r2, r1
 800250a:	08db      	lsrs	r3, r3, #3
 800250c:	433a      	orrs	r2, r7
 800250e:	d100      	bne.n	8002512 <__aeabi_dsub+0x62a>
 8002510:	e66f      	b.n	80021f2 <__aeabi_dsub+0x30a>
 8002512:	4662      	mov	r2, ip
 8002514:	0752      	lsls	r2, r2, #29
 8002516:	4313      	orrs	r3, r2
 8002518:	4662      	mov	r2, ip
 800251a:	08d4      	lsrs	r4, r2, #3
 800251c:	2280      	movs	r2, #128	; 0x80
 800251e:	0312      	lsls	r2, r2, #12
 8002520:	4214      	tst	r4, r2
 8002522:	d007      	beq.n	8002534 <__aeabi_dsub+0x64c>
 8002524:	08c8      	lsrs	r0, r1, #3
 8002526:	4210      	tst	r0, r2
 8002528:	d104      	bne.n	8002534 <__aeabi_dsub+0x64c>
 800252a:	465d      	mov	r5, fp
 800252c:	0004      	movs	r4, r0
 800252e:	08fb      	lsrs	r3, r7, #3
 8002530:	0749      	lsls	r1, r1, #29
 8002532:	430b      	orrs	r3, r1
 8002534:	0f5a      	lsrs	r2, r3, #29
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	08db      	lsrs	r3, r3, #3
 800253a:	0752      	lsls	r2, r2, #29
 800253c:	4313      	orrs	r3, r2
 800253e:	e65d      	b.n	80021fc <__aeabi_dsub+0x314>
 8002540:	074b      	lsls	r3, r1, #29
 8002542:	08ff      	lsrs	r7, r7, #3
 8002544:	433b      	orrs	r3, r7
 8002546:	08cc      	lsrs	r4, r1, #3
 8002548:	e649      	b.n	80021de <__aeabi_dsub+0x2f6>
 800254a:	19dc      	adds	r4, r3, r7
 800254c:	429c      	cmp	r4, r3
 800254e:	419b      	sbcs	r3, r3
 8002550:	4461      	add	r1, ip
 8002552:	4689      	mov	r9, r1
 8002554:	425b      	negs	r3, r3
 8002556:	4499      	add	r9, r3
 8002558:	464b      	mov	r3, r9
 800255a:	021b      	lsls	r3, r3, #8
 800255c:	d400      	bmi.n	8002560 <__aeabi_dsub+0x678>
 800255e:	e631      	b.n	80021c4 <__aeabi_dsub+0x2dc>
 8002560:	464a      	mov	r2, r9
 8002562:	4b17      	ldr	r3, [pc, #92]	; (80025c0 <__aeabi_dsub+0x6d8>)
 8002564:	401a      	ands	r2, r3
 8002566:	2301      	movs	r3, #1
 8002568:	4691      	mov	r9, r2
 800256a:	4698      	mov	r8, r3
 800256c:	e62a      	b.n	80021c4 <__aeabi_dsub+0x2dc>
 800256e:	0016      	movs	r6, r2
 8002570:	4664      	mov	r4, ip
 8002572:	3e20      	subs	r6, #32
 8002574:	40f4      	lsrs	r4, r6
 8002576:	46a0      	mov	r8, r4
 8002578:	2a20      	cmp	r2, #32
 800257a:	d005      	beq.n	8002588 <__aeabi_dsub+0x6a0>
 800257c:	2640      	movs	r6, #64	; 0x40
 800257e:	4664      	mov	r4, ip
 8002580:	1ab2      	subs	r2, r6, r2
 8002582:	4094      	lsls	r4, r2
 8002584:	4323      	orrs	r3, r4
 8002586:	469a      	mov	sl, r3
 8002588:	4654      	mov	r4, sl
 800258a:	1e63      	subs	r3, r4, #1
 800258c:	419c      	sbcs	r4, r3
 800258e:	4643      	mov	r3, r8
 8002590:	431c      	orrs	r4, r3
 8002592:	e5db      	b.n	800214c <__aeabi_dsub+0x264>
 8002594:	0002      	movs	r2, r0
 8002596:	2400      	movs	r4, #0
 8002598:	2300      	movs	r3, #0
 800259a:	e548      	b.n	800202e <__aeabi_dsub+0x146>
 800259c:	19dc      	adds	r4, r3, r7
 800259e:	42bc      	cmp	r4, r7
 80025a0:	41bf      	sbcs	r7, r7
 80025a2:	4461      	add	r1, ip
 80025a4:	4689      	mov	r9, r1
 80025a6:	427f      	negs	r7, r7
 80025a8:	44b9      	add	r9, r7
 80025aa:	e738      	b.n	800241e <__aeabi_dsub+0x536>
 80025ac:	464b      	mov	r3, r9
 80025ae:	4323      	orrs	r3, r4
 80025b0:	d100      	bne.n	80025b4 <__aeabi_dsub+0x6cc>
 80025b2:	e69f      	b.n	80022f4 <__aeabi_dsub+0x40c>
 80025b4:	e606      	b.n	80021c4 <__aeabi_dsub+0x2dc>
 80025b6:	46c0      	nop			; (mov r8, r8)
 80025b8:	000007fe 	.word	0x000007fe
 80025bc:	000007ff 	.word	0x000007ff
 80025c0:	ff7fffff 	.word	0xff7fffff
 80025c4:	08ff      	lsrs	r7, r7, #3
 80025c6:	074b      	lsls	r3, r1, #29
 80025c8:	433b      	orrs	r3, r7
 80025ca:	08cc      	lsrs	r4, r1, #3
 80025cc:	e616      	b.n	80021fc <__aeabi_dsub+0x314>
 80025ce:	4662      	mov	r2, ip
 80025d0:	08db      	lsrs	r3, r3, #3
 80025d2:	0752      	lsls	r2, r2, #29
 80025d4:	4313      	orrs	r3, r2
 80025d6:	4662      	mov	r2, ip
 80025d8:	08d4      	lsrs	r4, r2, #3
 80025da:	2280      	movs	r2, #128	; 0x80
 80025dc:	0312      	lsls	r2, r2, #12
 80025de:	4214      	tst	r4, r2
 80025e0:	d007      	beq.n	80025f2 <__aeabi_dsub+0x70a>
 80025e2:	08c8      	lsrs	r0, r1, #3
 80025e4:	4210      	tst	r0, r2
 80025e6:	d104      	bne.n	80025f2 <__aeabi_dsub+0x70a>
 80025e8:	465d      	mov	r5, fp
 80025ea:	0004      	movs	r4, r0
 80025ec:	08fb      	lsrs	r3, r7, #3
 80025ee:	0749      	lsls	r1, r1, #29
 80025f0:	430b      	orrs	r3, r1
 80025f2:	0f5a      	lsrs	r2, r3, #29
 80025f4:	00db      	lsls	r3, r3, #3
 80025f6:	0752      	lsls	r2, r2, #29
 80025f8:	08db      	lsrs	r3, r3, #3
 80025fa:	4313      	orrs	r3, r2
 80025fc:	e5fe      	b.n	80021fc <__aeabi_dsub+0x314>
 80025fe:	2300      	movs	r3, #0
 8002600:	4a01      	ldr	r2, [pc, #4]	; (8002608 <__aeabi_dsub+0x720>)
 8002602:	001c      	movs	r4, r3
 8002604:	e513      	b.n	800202e <__aeabi_dsub+0x146>
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	000007ff 	.word	0x000007ff

0800260c <__aeabi_dcmpun>:
 800260c:	b570      	push	{r4, r5, r6, lr}
 800260e:	0005      	movs	r5, r0
 8002610:	480c      	ldr	r0, [pc, #48]	; (8002644 <__aeabi_dcmpun+0x38>)
 8002612:	031c      	lsls	r4, r3, #12
 8002614:	0016      	movs	r6, r2
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	030a      	lsls	r2, r1, #12
 800261a:	0049      	lsls	r1, r1, #1
 800261c:	0b12      	lsrs	r2, r2, #12
 800261e:	0d49      	lsrs	r1, r1, #21
 8002620:	0b24      	lsrs	r4, r4, #12
 8002622:	0d5b      	lsrs	r3, r3, #21
 8002624:	4281      	cmp	r1, r0
 8002626:	d008      	beq.n	800263a <__aeabi_dcmpun+0x2e>
 8002628:	4a06      	ldr	r2, [pc, #24]	; (8002644 <__aeabi_dcmpun+0x38>)
 800262a:	2000      	movs	r0, #0
 800262c:	4293      	cmp	r3, r2
 800262e:	d103      	bne.n	8002638 <__aeabi_dcmpun+0x2c>
 8002630:	0020      	movs	r0, r4
 8002632:	4330      	orrs	r0, r6
 8002634:	1e43      	subs	r3, r0, #1
 8002636:	4198      	sbcs	r0, r3
 8002638:	bd70      	pop	{r4, r5, r6, pc}
 800263a:	2001      	movs	r0, #1
 800263c:	432a      	orrs	r2, r5
 800263e:	d1fb      	bne.n	8002638 <__aeabi_dcmpun+0x2c>
 8002640:	e7f2      	b.n	8002628 <__aeabi_dcmpun+0x1c>
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	000007ff 	.word	0x000007ff

08002648 <__aeabi_d2iz>:
 8002648:	000a      	movs	r2, r1
 800264a:	b530      	push	{r4, r5, lr}
 800264c:	4c13      	ldr	r4, [pc, #76]	; (800269c <__aeabi_d2iz+0x54>)
 800264e:	0053      	lsls	r3, r2, #1
 8002650:	0309      	lsls	r1, r1, #12
 8002652:	0005      	movs	r5, r0
 8002654:	0b09      	lsrs	r1, r1, #12
 8002656:	2000      	movs	r0, #0
 8002658:	0d5b      	lsrs	r3, r3, #21
 800265a:	0fd2      	lsrs	r2, r2, #31
 800265c:	42a3      	cmp	r3, r4
 800265e:	dd04      	ble.n	800266a <__aeabi_d2iz+0x22>
 8002660:	480f      	ldr	r0, [pc, #60]	; (80026a0 <__aeabi_d2iz+0x58>)
 8002662:	4283      	cmp	r3, r0
 8002664:	dd02      	ble.n	800266c <__aeabi_d2iz+0x24>
 8002666:	4b0f      	ldr	r3, [pc, #60]	; (80026a4 <__aeabi_d2iz+0x5c>)
 8002668:	18d0      	adds	r0, r2, r3
 800266a:	bd30      	pop	{r4, r5, pc}
 800266c:	2080      	movs	r0, #128	; 0x80
 800266e:	0340      	lsls	r0, r0, #13
 8002670:	4301      	orrs	r1, r0
 8002672:	480d      	ldr	r0, [pc, #52]	; (80026a8 <__aeabi_d2iz+0x60>)
 8002674:	1ac0      	subs	r0, r0, r3
 8002676:	281f      	cmp	r0, #31
 8002678:	dd08      	ble.n	800268c <__aeabi_d2iz+0x44>
 800267a:	480c      	ldr	r0, [pc, #48]	; (80026ac <__aeabi_d2iz+0x64>)
 800267c:	1ac3      	subs	r3, r0, r3
 800267e:	40d9      	lsrs	r1, r3
 8002680:	000b      	movs	r3, r1
 8002682:	4258      	negs	r0, r3
 8002684:	2a00      	cmp	r2, #0
 8002686:	d1f0      	bne.n	800266a <__aeabi_d2iz+0x22>
 8002688:	0018      	movs	r0, r3
 800268a:	e7ee      	b.n	800266a <__aeabi_d2iz+0x22>
 800268c:	4c08      	ldr	r4, [pc, #32]	; (80026b0 <__aeabi_d2iz+0x68>)
 800268e:	40c5      	lsrs	r5, r0
 8002690:	46a4      	mov	ip, r4
 8002692:	4463      	add	r3, ip
 8002694:	4099      	lsls	r1, r3
 8002696:	000b      	movs	r3, r1
 8002698:	432b      	orrs	r3, r5
 800269a:	e7f2      	b.n	8002682 <__aeabi_d2iz+0x3a>
 800269c:	000003fe 	.word	0x000003fe
 80026a0:	0000041d 	.word	0x0000041d
 80026a4:	7fffffff 	.word	0x7fffffff
 80026a8:	00000433 	.word	0x00000433
 80026ac:	00000413 	.word	0x00000413
 80026b0:	fffffbed 	.word	0xfffffbed

080026b4 <__aeabi_i2d>:
 80026b4:	b570      	push	{r4, r5, r6, lr}
 80026b6:	2800      	cmp	r0, #0
 80026b8:	d016      	beq.n	80026e8 <__aeabi_i2d+0x34>
 80026ba:	17c3      	asrs	r3, r0, #31
 80026bc:	18c5      	adds	r5, r0, r3
 80026be:	405d      	eors	r5, r3
 80026c0:	0fc4      	lsrs	r4, r0, #31
 80026c2:	0028      	movs	r0, r5
 80026c4:	f000 f894 	bl	80027f0 <__clzsi2>
 80026c8:	4a11      	ldr	r2, [pc, #68]	; (8002710 <__aeabi_i2d+0x5c>)
 80026ca:	1a12      	subs	r2, r2, r0
 80026cc:	280a      	cmp	r0, #10
 80026ce:	dc16      	bgt.n	80026fe <__aeabi_i2d+0x4a>
 80026d0:	0003      	movs	r3, r0
 80026d2:	002e      	movs	r6, r5
 80026d4:	3315      	adds	r3, #21
 80026d6:	409e      	lsls	r6, r3
 80026d8:	230b      	movs	r3, #11
 80026da:	1a18      	subs	r0, r3, r0
 80026dc:	40c5      	lsrs	r5, r0
 80026de:	0552      	lsls	r2, r2, #21
 80026e0:	032d      	lsls	r5, r5, #12
 80026e2:	0b2d      	lsrs	r5, r5, #12
 80026e4:	0d53      	lsrs	r3, r2, #21
 80026e6:	e003      	b.n	80026f0 <__aeabi_i2d+0x3c>
 80026e8:	2400      	movs	r4, #0
 80026ea:	2300      	movs	r3, #0
 80026ec:	2500      	movs	r5, #0
 80026ee:	2600      	movs	r6, #0
 80026f0:	051b      	lsls	r3, r3, #20
 80026f2:	432b      	orrs	r3, r5
 80026f4:	07e4      	lsls	r4, r4, #31
 80026f6:	4323      	orrs	r3, r4
 80026f8:	0030      	movs	r0, r6
 80026fa:	0019      	movs	r1, r3
 80026fc:	bd70      	pop	{r4, r5, r6, pc}
 80026fe:	380b      	subs	r0, #11
 8002700:	4085      	lsls	r5, r0
 8002702:	0552      	lsls	r2, r2, #21
 8002704:	032d      	lsls	r5, r5, #12
 8002706:	2600      	movs	r6, #0
 8002708:	0b2d      	lsrs	r5, r5, #12
 800270a:	0d53      	lsrs	r3, r2, #21
 800270c:	e7f0      	b.n	80026f0 <__aeabi_i2d+0x3c>
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	0000041e 	.word	0x0000041e

08002714 <__aeabi_ui2d>:
 8002714:	b510      	push	{r4, lr}
 8002716:	1e04      	subs	r4, r0, #0
 8002718:	d010      	beq.n	800273c <__aeabi_ui2d+0x28>
 800271a:	f000 f869 	bl	80027f0 <__clzsi2>
 800271e:	4b0f      	ldr	r3, [pc, #60]	; (800275c <__aeabi_ui2d+0x48>)
 8002720:	1a1b      	subs	r3, r3, r0
 8002722:	280a      	cmp	r0, #10
 8002724:	dc11      	bgt.n	800274a <__aeabi_ui2d+0x36>
 8002726:	220b      	movs	r2, #11
 8002728:	0021      	movs	r1, r4
 800272a:	1a12      	subs	r2, r2, r0
 800272c:	40d1      	lsrs	r1, r2
 800272e:	3015      	adds	r0, #21
 8002730:	030a      	lsls	r2, r1, #12
 8002732:	055b      	lsls	r3, r3, #21
 8002734:	4084      	lsls	r4, r0
 8002736:	0b12      	lsrs	r2, r2, #12
 8002738:	0d5b      	lsrs	r3, r3, #21
 800273a:	e001      	b.n	8002740 <__aeabi_ui2d+0x2c>
 800273c:	2300      	movs	r3, #0
 800273e:	2200      	movs	r2, #0
 8002740:	051b      	lsls	r3, r3, #20
 8002742:	4313      	orrs	r3, r2
 8002744:	0020      	movs	r0, r4
 8002746:	0019      	movs	r1, r3
 8002748:	bd10      	pop	{r4, pc}
 800274a:	0022      	movs	r2, r4
 800274c:	380b      	subs	r0, #11
 800274e:	4082      	lsls	r2, r0
 8002750:	055b      	lsls	r3, r3, #21
 8002752:	0312      	lsls	r2, r2, #12
 8002754:	2400      	movs	r4, #0
 8002756:	0b12      	lsrs	r2, r2, #12
 8002758:	0d5b      	lsrs	r3, r3, #21
 800275a:	e7f1      	b.n	8002740 <__aeabi_ui2d+0x2c>
 800275c:	0000041e 	.word	0x0000041e

08002760 <__aeabi_f2d>:
 8002760:	b570      	push	{r4, r5, r6, lr}
 8002762:	0043      	lsls	r3, r0, #1
 8002764:	0246      	lsls	r6, r0, #9
 8002766:	0fc4      	lsrs	r4, r0, #31
 8002768:	20fe      	movs	r0, #254	; 0xfe
 800276a:	0e1b      	lsrs	r3, r3, #24
 800276c:	1c59      	adds	r1, r3, #1
 800276e:	0a75      	lsrs	r5, r6, #9
 8002770:	4208      	tst	r0, r1
 8002772:	d00c      	beq.n	800278e <__aeabi_f2d+0x2e>
 8002774:	22e0      	movs	r2, #224	; 0xe0
 8002776:	0092      	lsls	r2, r2, #2
 8002778:	4694      	mov	ip, r2
 800277a:	076d      	lsls	r5, r5, #29
 800277c:	0b36      	lsrs	r6, r6, #12
 800277e:	4463      	add	r3, ip
 8002780:	051b      	lsls	r3, r3, #20
 8002782:	4333      	orrs	r3, r6
 8002784:	07e4      	lsls	r4, r4, #31
 8002786:	4323      	orrs	r3, r4
 8002788:	0028      	movs	r0, r5
 800278a:	0019      	movs	r1, r3
 800278c:	bd70      	pop	{r4, r5, r6, pc}
 800278e:	2b00      	cmp	r3, #0
 8002790:	d114      	bne.n	80027bc <__aeabi_f2d+0x5c>
 8002792:	2d00      	cmp	r5, #0
 8002794:	d01b      	beq.n	80027ce <__aeabi_f2d+0x6e>
 8002796:	0028      	movs	r0, r5
 8002798:	f000 f82a 	bl	80027f0 <__clzsi2>
 800279c:	280a      	cmp	r0, #10
 800279e:	dc1c      	bgt.n	80027da <__aeabi_f2d+0x7a>
 80027a0:	230b      	movs	r3, #11
 80027a2:	002e      	movs	r6, r5
 80027a4:	1a1b      	subs	r3, r3, r0
 80027a6:	40de      	lsrs	r6, r3
 80027a8:	0003      	movs	r3, r0
 80027aa:	3315      	adds	r3, #21
 80027ac:	409d      	lsls	r5, r3
 80027ae:	4a0e      	ldr	r2, [pc, #56]	; (80027e8 <__aeabi_f2d+0x88>)
 80027b0:	0336      	lsls	r6, r6, #12
 80027b2:	1a12      	subs	r2, r2, r0
 80027b4:	0552      	lsls	r2, r2, #21
 80027b6:	0b36      	lsrs	r6, r6, #12
 80027b8:	0d53      	lsrs	r3, r2, #21
 80027ba:	e7e1      	b.n	8002780 <__aeabi_f2d+0x20>
 80027bc:	2d00      	cmp	r5, #0
 80027be:	d009      	beq.n	80027d4 <__aeabi_f2d+0x74>
 80027c0:	2280      	movs	r2, #128	; 0x80
 80027c2:	0b36      	lsrs	r6, r6, #12
 80027c4:	0312      	lsls	r2, r2, #12
 80027c6:	4b09      	ldr	r3, [pc, #36]	; (80027ec <__aeabi_f2d+0x8c>)
 80027c8:	076d      	lsls	r5, r5, #29
 80027ca:	4316      	orrs	r6, r2
 80027cc:	e7d8      	b.n	8002780 <__aeabi_f2d+0x20>
 80027ce:	2300      	movs	r3, #0
 80027d0:	2600      	movs	r6, #0
 80027d2:	e7d5      	b.n	8002780 <__aeabi_f2d+0x20>
 80027d4:	2600      	movs	r6, #0
 80027d6:	4b05      	ldr	r3, [pc, #20]	; (80027ec <__aeabi_f2d+0x8c>)
 80027d8:	e7d2      	b.n	8002780 <__aeabi_f2d+0x20>
 80027da:	0003      	movs	r3, r0
 80027dc:	3b0b      	subs	r3, #11
 80027de:	409d      	lsls	r5, r3
 80027e0:	002e      	movs	r6, r5
 80027e2:	2500      	movs	r5, #0
 80027e4:	e7e3      	b.n	80027ae <__aeabi_f2d+0x4e>
 80027e6:	46c0      	nop			; (mov r8, r8)
 80027e8:	00000389 	.word	0x00000389
 80027ec:	000007ff 	.word	0x000007ff

080027f0 <__clzsi2>:
 80027f0:	211c      	movs	r1, #28
 80027f2:	2301      	movs	r3, #1
 80027f4:	041b      	lsls	r3, r3, #16
 80027f6:	4298      	cmp	r0, r3
 80027f8:	d301      	bcc.n	80027fe <__clzsi2+0xe>
 80027fa:	0c00      	lsrs	r0, r0, #16
 80027fc:	3910      	subs	r1, #16
 80027fe:	0a1b      	lsrs	r3, r3, #8
 8002800:	4298      	cmp	r0, r3
 8002802:	d301      	bcc.n	8002808 <__clzsi2+0x18>
 8002804:	0a00      	lsrs	r0, r0, #8
 8002806:	3908      	subs	r1, #8
 8002808:	091b      	lsrs	r3, r3, #4
 800280a:	4298      	cmp	r0, r3
 800280c:	d301      	bcc.n	8002812 <__clzsi2+0x22>
 800280e:	0900      	lsrs	r0, r0, #4
 8002810:	3904      	subs	r1, #4
 8002812:	a202      	add	r2, pc, #8	; (adr r2, 800281c <__clzsi2+0x2c>)
 8002814:	5c10      	ldrb	r0, [r2, r0]
 8002816:	1840      	adds	r0, r0, r1
 8002818:	4770      	bx	lr
 800281a:	46c0      	nop			; (mov r8, r8)
 800281c:	02020304 	.word	0x02020304
 8002820:	01010101 	.word	0x01010101
	...

0800282c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002830:	f000 ff9a 	bl	8003768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002834:	f000 f89c 	bl	8002970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002838:	f000 fabc 	bl	8002db4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800283c:	f000 fa8a 	bl	8002d54 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002840:	f000 f8e2 	bl	8002a08 <MX_SPI1_Init>
  MX_TIM3_Init();
 8002844:	f000 f982 	bl	8002b4c <MX_TIM3_Init>
  MX_TIM14_Init();
 8002848:	f000 f9e4 	bl	8002c14 <MX_TIM14_Init>
  MX_TIM16_Init();
 800284c:	f000 fa32 	bl	8002cb4 <MX_TIM16_Init>
  MX_TIM1_Init();
 8002850:	f000 f918 	bl	8002a84 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8002854:	4b3b      	ldr	r3, [pc, #236]	; (8002944 <main+0x118>)
 8002856:	2100      	movs	r1, #0
 8002858:	0018      	movs	r0, r3
 800285a:	f002 f9e3 	bl	8004c24 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 800285e:	4b3a      	ldr	r3, [pc, #232]	; (8002948 <main+0x11c>)
 8002860:	213c      	movs	r1, #60	; 0x3c
 8002862:	0018      	movs	r0, r3
 8002864:	f002 fc98 	bl	8005198 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_IC_Start_IT(&htim16, TIM_CHANNEL_1);
 8002868:	4b38      	ldr	r3, [pc, #224]	; (800294c <main+0x120>)
 800286a:	2100      	movs	r1, #0
 800286c:	0018      	movs	r0, r3
 800286e:	f002 fae3 	bl	8004e38 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8002872:	4b37      	ldr	r3, [pc, #220]	; (8002950 <main+0x124>)
 8002874:	0018      	movs	r0, r3
 8002876:	f002 f931 	bl	8004adc <HAL_TIM_Base_Start_IT>
  // HAL_TIM_Base_Start(&htim6); //TODO: Check
  motInit(0);
 800287a:	2000      	movs	r0, #0
 800287c:	f000 fb66 	bl	8002f4c <motInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
    sprintf(printf_buf, "odom:%f\n", motGetOdometer());
 8002880:	f000 fb8a 	bl	8002f98 <motGetOdometer>
 8002884:	1c03      	adds	r3, r0, #0
 8002886:	1c18      	adds	r0, r3, #0
 8002888:	f7ff ff6a 	bl	8002760 <__aeabi_f2d>
 800288c:	0002      	movs	r2, r0
 800288e:	000b      	movs	r3, r1
 8002890:	4930      	ldr	r1, [pc, #192]	; (8002954 <main+0x128>)
 8002892:	4831      	ldr	r0, [pc, #196]	; (8002958 <main+0x12c>)
 8002894:	f004 fe70 	bl	8007578 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)printf_buf, strlen(printf_buf), 1000);
 8002898:	4b2f      	ldr	r3, [pc, #188]	; (8002958 <main+0x12c>)
 800289a:	0018      	movs	r0, r3
 800289c:	f7fd fc34 	bl	8000108 <strlen>
 80028a0:	0003      	movs	r3, r0
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	23fa      	movs	r3, #250	; 0xfa
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	492b      	ldr	r1, [pc, #172]	; (8002958 <main+0x12c>)
 80028aa:	482c      	ldr	r0, [pc, #176]	; (800295c <main+0x130>)
 80028ac:	f003 fda2 	bl	80063f4 <HAL_UART_Transmit>

	static uint8_t dir = 0;
	static uint32_t timer = 0;
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0){
 80028b0:	2380      	movs	r3, #128	; 0x80
 80028b2:	019b      	lsls	r3, r3, #6
 80028b4:	4a2a      	ldr	r2, [pc, #168]	; (8002960 <main+0x134>)
 80028b6:	0019      	movs	r1, r3
 80028b8:	0010      	movs	r0, r2
 80028ba:	f001 fa4d 	bl	8003d58 <HAL_GPIO_ReadPin>
 80028be:	1e03      	subs	r3, r0, #0
 80028c0:	d1de      	bne.n	8002880 <main+0x54>
		if(HAL_GetTick() > timer){
 80028c2:	f000 ffab 	bl	800381c <HAL_GetTick>
 80028c6:	0002      	movs	r2, r0
 80028c8:	4b26      	ldr	r3, [pc, #152]	; (8002964 <main+0x138>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d9d7      	bls.n	8002880 <main+0x54>
			if(dir == 0)
 80028d0:	4b25      	ldr	r3, [pc, #148]	; (8002968 <main+0x13c>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d105      	bne.n	80028e4 <main+0xb8>
				motSetVelocity(1);
 80028d8:	23fe      	movs	r3, #254	; 0xfe
 80028da:	059b      	lsls	r3, r3, #22
 80028dc:	1c18      	adds	r0, r3, #0
 80028de:	f000 fb91 	bl	8003004 <motSetVelocity>
 80028e2:	e019      	b.n	8002918 <main+0xec>
			else if(dir == 1)
 80028e4:	4b20      	ldr	r3, [pc, #128]	; (8002968 <main+0x13c>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d104      	bne.n	80028f6 <main+0xca>
				motSetVelocity(0);
 80028ec:	2300      	movs	r3, #0
 80028ee:	1c18      	adds	r0, r3, #0
 80028f0:	f000 fb88 	bl	8003004 <motSetVelocity>
 80028f4:	e010      	b.n	8002918 <main+0xec>
			else if(dir == 2)
 80028f6:	4b1c      	ldr	r3, [pc, #112]	; (8002968 <main+0x13c>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d104      	bne.n	8002908 <main+0xdc>
				motSetVelocity(-1);
 80028fe:	4b1b      	ldr	r3, [pc, #108]	; (800296c <main+0x140>)
 8002900:	1c18      	adds	r0, r3, #0
 8002902:	f000 fb7f 	bl	8003004 <motSetVelocity>
 8002906:	e007      	b.n	8002918 <main+0xec>
			else if(dir == 3)
 8002908:	4b17      	ldr	r3, [pc, #92]	; (8002968 <main+0x13c>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b03      	cmp	r3, #3
 800290e:	d103      	bne.n	8002918 <main+0xec>
				motSetVelocity(0);
 8002910:	2300      	movs	r3, #0
 8002912:	1c18      	adds	r0, r3, #0
 8002914:	f000 fb76 	bl	8003004 <motSetVelocity>
			dir++;
 8002918:	4b13      	ldr	r3, [pc, #76]	; (8002968 <main+0x13c>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	3301      	adds	r3, #1
 800291e:	b2da      	uxtb	r2, r3
 8002920:	4b11      	ldr	r3, [pc, #68]	; (8002968 <main+0x13c>)
 8002922:	701a      	strb	r2, [r3, #0]
			if(dir == 4)
 8002924:	4b10      	ldr	r3, [pc, #64]	; (8002968 <main+0x13c>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b04      	cmp	r3, #4
 800292a:	d102      	bne.n	8002932 <main+0x106>
				dir = 0;
 800292c:	4b0e      	ldr	r3, [pc, #56]	; (8002968 <main+0x13c>)
 800292e:	2200      	movs	r2, #0
 8002930:	701a      	strb	r2, [r3, #0]
			timer = HAL_GetTick() + 500;
 8002932:	f000 ff73 	bl	800381c <HAL_GetTick>
 8002936:	0003      	movs	r3, r0
 8002938:	33f5      	adds	r3, #245	; 0xf5
 800293a:	33ff      	adds	r3, #255	; 0xff
 800293c:	001a      	movs	r2, r3
 800293e:	4b09      	ldr	r3, [pc, #36]	; (8002964 <main+0x138>)
 8002940:	601a      	str	r2, [r3, #0]
  while (1){
 8002942:	e79d      	b.n	8002880 <main+0x54>
 8002944:	200002ec 	.word	0x200002ec
 8002948:	200002a4 	.word	0x200002a4
 800294c:	20000334 	.word	0x20000334
 8002950:	2000025c 	.word	0x2000025c
 8002954:	08009be8 	.word	0x08009be8
 8002958:	20000404 	.word	0x20000404
 800295c:	2000037c 	.word	0x2000037c
 8002960:	48000800 	.word	0x48000800
 8002964:	20000504 	.word	0x20000504
 8002968:	20000508 	.word	0x20000508
 800296c:	bf800000 	.word	0xbf800000

08002970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002970:	b590      	push	{r4, r7, lr}
 8002972:	b091      	sub	sp, #68	; 0x44
 8002974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002976:	2410      	movs	r4, #16
 8002978:	193b      	adds	r3, r7, r4
 800297a:	0018      	movs	r0, r3
 800297c:	2330      	movs	r3, #48	; 0x30
 800297e:	001a      	movs	r2, r3
 8002980:	2100      	movs	r1, #0
 8002982:	f004 f983 	bl	8006c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002986:	003b      	movs	r3, r7
 8002988:	0018      	movs	r0, r3
 800298a:	2310      	movs	r3, #16
 800298c:	001a      	movs	r2, r3
 800298e:	2100      	movs	r1, #0
 8002990:	f004 f97c 	bl	8006c8c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002994:	0021      	movs	r1, r4
 8002996:	187b      	adds	r3, r7, r1
 8002998:	2202      	movs	r2, #2
 800299a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800299c:	187b      	adds	r3, r7, r1
 800299e:	2201      	movs	r2, #1
 80029a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029a2:	187b      	adds	r3, r7, r1
 80029a4:	2210      	movs	r2, #16
 80029a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029a8:	187b      	adds	r3, r7, r1
 80029aa:	2202      	movs	r2, #2
 80029ac:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029ae:	187b      	adds	r3, r7, r1
 80029b0:	2280      	movs	r2, #128	; 0x80
 80029b2:	0212      	lsls	r2, r2, #8
 80029b4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80029b6:	187b      	adds	r3, r7, r1
 80029b8:	2280      	movs	r2, #128	; 0x80
 80029ba:	0352      	lsls	r2, r2, #13
 80029bc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80029be:	187b      	adds	r3, r7, r1
 80029c0:	2200      	movs	r2, #0
 80029c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029c4:	187b      	adds	r3, r7, r1
 80029c6:	0018      	movs	r0, r3
 80029c8:	f001 fa00 	bl	8003dcc <HAL_RCC_OscConfig>
 80029cc:	1e03      	subs	r3, r0, #0
 80029ce:	d001      	beq.n	80029d4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80029d0:	f000 fab6 	bl	8002f40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029d4:	003b      	movs	r3, r7
 80029d6:	2207      	movs	r2, #7
 80029d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029da:	003b      	movs	r3, r7
 80029dc:	2202      	movs	r2, #2
 80029de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029e0:	003b      	movs	r3, r7
 80029e2:	2200      	movs	r2, #0
 80029e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029e6:	003b      	movs	r3, r7
 80029e8:	2200      	movs	r2, #0
 80029ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029ec:	003b      	movs	r3, r7
 80029ee:	2101      	movs	r1, #1
 80029f0:	0018      	movs	r0, r3
 80029f2:	f001 fd09 	bl	8004408 <HAL_RCC_ClockConfig>
 80029f6:	1e03      	subs	r3, r0, #0
 80029f8:	d001      	beq.n	80029fe <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80029fa:	f000 faa1 	bl	8002f40 <Error_Handler>
  }
}
 80029fe:	46c0      	nop			; (mov r8, r8)
 8002a00:	46bd      	mov	sp, r7
 8002a02:	b011      	add	sp, #68	; 0x44
 8002a04:	bd90      	pop	{r4, r7, pc}
	...

08002a08 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a0c:	4b1b      	ldr	r3, [pc, #108]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a0e:	4a1c      	ldr	r2, [pc, #112]	; (8002a80 <MX_SPI1_Init+0x78>)
 8002a10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a12:	4b1a      	ldr	r3, [pc, #104]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a14:	2282      	movs	r2, #130	; 0x82
 8002a16:	0052      	lsls	r2, r2, #1
 8002a18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a1a:	4b18      	ldr	r3, [pc, #96]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002a20:	4b16      	ldr	r3, [pc, #88]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a22:	22c0      	movs	r2, #192	; 0xc0
 8002a24:	0092      	lsls	r2, r2, #2
 8002a26:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a28:	4b14      	ldr	r3, [pc, #80]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a2e:	4b13      	ldr	r3, [pc, #76]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a34:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a36:	2280      	movs	r2, #128	; 0x80
 8002a38:	0092      	lsls	r2, r2, #2
 8002a3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a3e:	2210      	movs	r2, #16
 8002a40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002a54:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a56:	2207      	movs	r2, #7
 8002a58:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a5a:	4b08      	ldr	r3, [pc, #32]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a60:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a62:	2208      	movs	r2, #8
 8002a64:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a66:	4b05      	ldr	r3, [pc, #20]	; (8002a7c <MX_SPI1_Init+0x74>)
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f001 fe13 	bl	8004694 <HAL_SPI_Init>
 8002a6e:	1e03      	subs	r3, r0, #0
 8002a70:	d001      	beq.n	8002a76 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002a72:	f000 fa65 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a76:	46c0      	nop			; (mov r8, r8)
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	200001f8 	.word	0x200001f8
 8002a80:	40013000 	.word	0x40013000

08002a84 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b088      	sub	sp, #32
 8002a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002a8a:	230c      	movs	r3, #12
 8002a8c:	18fb      	adds	r3, r7, r3
 8002a8e:	0018      	movs	r0, r3
 8002a90:	2314      	movs	r3, #20
 8002a92:	001a      	movs	r2, r3
 8002a94:	2100      	movs	r1, #0
 8002a96:	f004 f8f9 	bl	8006c8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	2308      	movs	r3, #8
 8002aa0:	001a      	movs	r2, r3
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	f004 f8f2 	bl	8006c8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002aa8:	4b25      	ldr	r3, [pc, #148]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002aaa:	4a26      	ldr	r2, [pc, #152]	; (8002b44 <MX_TIM1_Init+0xc0>)
 8002aac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002aae:	4b24      	ldr	r3, [pc, #144]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ab4:	4b22      	ldr	r3, [pc, #136]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002aba:	4b21      	ldr	r3, [pc, #132]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002abc:	4a22      	ldr	r2, [pc, #136]	; (8002b48 <MX_TIM1_Init+0xc4>)
 8002abe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ac0:	4b1f      	ldr	r3, [pc, #124]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ac6:	4b1e      	ldr	r3, [pc, #120]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002acc:	4b1c      	ldr	r3, [pc, #112]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ad2:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f001 ffb1 	bl	8004a3c <HAL_TIM_Base_Init>
 8002ada:	1e03      	subs	r3, r0, #0
 8002adc:	d001      	beq.n	8002ae2 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8002ade:	f000 fa2f 	bl	8002f40 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002ae2:	210c      	movs	r1, #12
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	2207      	movs	r2, #7
 8002ae8:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8002aea:	187b      	adds	r3, r7, r1
 8002aec:	2270      	movs	r2, #112	; 0x70
 8002aee:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 8002af0:	187b      	adds	r3, r7, r1
 8002af2:	2200      	movs	r2, #0
 8002af4:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 8002af6:	187b      	adds	r3, r7, r1
 8002af8:	2200      	movs	r2, #0
 8002afa:	60da      	str	r2, [r3, #12]
  sSlaveConfig.TriggerFilter = 0;
 8002afc:	187b      	adds	r3, r7, r1
 8002afe:	2200      	movs	r2, #0
 8002b00:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002b02:	187a      	adds	r2, r7, r1
 8002b04:	4b0e      	ldr	r3, [pc, #56]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002b06:	0011      	movs	r1, r2
 8002b08:	0018      	movs	r0, r3
 8002b0a:	f002 fe89 	bl	8005820 <HAL_TIM_SlaveConfigSynchro>
 8002b0e:	1e03      	subs	r3, r0, #0
 8002b10:	d001      	beq.n	8002b16 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002b12:	f000 fa15 	bl	8002f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b16:	1d3b      	adds	r3, r7, #4
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b1c:	1d3b      	adds	r3, r7, #4
 8002b1e:	2200      	movs	r2, #0
 8002b20:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b22:	1d3a      	adds	r2, r7, #4
 8002b24:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <MX_TIM1_Init+0xbc>)
 8002b26:	0011      	movs	r1, r2
 8002b28:	0018      	movs	r0, r3
 8002b2a:	f003 fba7 	bl	800627c <HAL_TIMEx_MasterConfigSynchronization>
 8002b2e:	1e03      	subs	r3, r0, #0
 8002b30:	d001      	beq.n	8002b36 <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
 8002b32:	f000 fa05 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	b008      	add	sp, #32
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	2000025c 	.word	0x2000025c
 8002b44:	40012c00 	.word	0x40012c00
 8002b48:	0000ffff 	.word	0x0000ffff

08002b4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b4c:	b590      	push	{r4, r7, lr}
 8002b4e:	b08d      	sub	sp, #52	; 0x34
 8002b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b52:	240c      	movs	r4, #12
 8002b54:	193b      	adds	r3, r7, r4
 8002b56:	0018      	movs	r0, r3
 8002b58:	2324      	movs	r3, #36	; 0x24
 8002b5a:	001a      	movs	r2, r3
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	f004 f895 	bl	8006c8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b62:	1d3b      	adds	r3, r7, #4
 8002b64:	0018      	movs	r0, r3
 8002b66:	2308      	movs	r3, #8
 8002b68:	001a      	movs	r2, r3
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	f004 f88e 	bl	8006c8c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b70:	4b25      	ldr	r3, [pc, #148]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002b72:	4a26      	ldr	r2, [pc, #152]	; (8002c0c <MX_TIM3_Init+0xc0>)
 8002b74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002b76:	4b24      	ldr	r3, [pc, #144]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b7c:	4b22      	ldr	r3, [pc, #136]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002b82:	4b21      	ldr	r3, [pc, #132]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002b84:	4a22      	ldr	r2, [pc, #136]	; (8002c10 <MX_TIM3_Init+0xc4>)
 8002b86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b88:	4b1f      	ldr	r3, [pc, #124]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b8e:	4b1e      	ldr	r3, [pc, #120]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002b94:	0021      	movs	r1, r4
 8002b96:	187b      	adds	r3, r7, r1
 8002b98:	2201      	movs	r2, #1
 8002b9a:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b9c:	187b      	adds	r3, r7, r1
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ba2:	187b      	adds	r3, r7, r1
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ba8:	187b      	adds	r3, r7, r1
 8002baa:	2200      	movs	r2, #0
 8002bac:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8002bae:	187b      	adds	r3, r7, r1
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002bb4:	187b      	adds	r3, r7, r1
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002bba:	187b      	adds	r3, r7, r1
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002bc0:	187b      	adds	r3, r7, r1
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8002bc6:	187b      	adds	r3, r7, r1
 8002bc8:	2200      	movs	r2, #0
 8002bca:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002bcc:	187a      	adds	r2, r7, r1
 8002bce:	4b0e      	ldr	r3, [pc, #56]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002bd0:	0011      	movs	r1, r2
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f002 fa38 	bl	8005048 <HAL_TIM_Encoder_Init>
 8002bd8:	1e03      	subs	r3, r0, #0
 8002bda:	d001      	beq.n	8002be0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002bdc:	f000 f9b0 	bl	8002f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002be0:	1d3b      	adds	r3, r7, #4
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002be6:	1d3b      	adds	r3, r7, #4
 8002be8:	2200      	movs	r2, #0
 8002bea:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bec:	1d3a      	adds	r2, r7, #4
 8002bee:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <MX_TIM3_Init+0xbc>)
 8002bf0:	0011      	movs	r1, r2
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f003 fb42 	bl	800627c <HAL_TIMEx_MasterConfigSynchronization>
 8002bf8:	1e03      	subs	r3, r0, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002bfc:	f000 f9a0 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002c00:	46c0      	nop			; (mov r8, r8)
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b00d      	add	sp, #52	; 0x34
 8002c06:	bd90      	pop	{r4, r7, pc}
 8002c08:	200002a4 	.word	0x200002a4
 8002c0c:	40000400 	.word	0x40000400
 8002c10:	0000ffff 	.word	0x0000ffff

08002c14 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c1a:	1d3b      	adds	r3, r7, #4
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	231c      	movs	r3, #28
 8002c20:	001a      	movs	r2, r3
 8002c22:	2100      	movs	r1, #0
 8002c24:	f004 f832 	bl	8006c8c <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002c28:	4b1f      	ldr	r3, [pc, #124]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c2a:	4a20      	ldr	r2, [pc, #128]	; (8002cac <MX_TIM14_Init+0x98>)
 8002c2c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8002c2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c34:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8002c3a:	4b1b      	ldr	r3, [pc, #108]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c3c:	4a1c      	ldr	r2, [pc, #112]	; (8002cb0 <MX_TIM14_Init+0x9c>)
 8002c3e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c40:	4b19      	ldr	r3, [pc, #100]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c46:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002c4c:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f001 fef4 	bl	8004a3c <HAL_TIM_Base_Init>
 8002c54:	1e03      	subs	r3, r0, #0
 8002c56:	d001      	beq.n	8002c5c <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8002c58:	f000 f972 	bl	8002f40 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8002c5c:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c5e:	0018      	movs	r0, r3
 8002c60:	f001 ff88 	bl	8004b74 <HAL_TIM_PWM_Init>
 8002c64:	1e03      	subs	r3, r0, #0
 8002c66:	d001      	beq.n	8002c6c <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8002c68:	f000 f96a 	bl	8002f40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c6c:	1d3b      	adds	r3, r7, #4
 8002c6e:	2260      	movs	r2, #96	; 0x60
 8002c70:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002c72:	1d3b      	adds	r3, r7, #4
 8002c74:	2200      	movs	r2, #0
 8002c76:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c78:	1d3b      	adds	r3, r7, #4
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c7e:	1d3b      	adds	r3, r7, #4
 8002c80:	2200      	movs	r2, #0
 8002c82:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c84:	1d39      	adds	r1, r7, #4
 8002c86:	4b08      	ldr	r3, [pc, #32]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f002 fd02 	bl	8005694 <HAL_TIM_PWM_ConfigChannel>
 8002c90:	1e03      	subs	r3, r0, #0
 8002c92:	d001      	beq.n	8002c98 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8002c94:	f000 f954 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8002c98:	4b03      	ldr	r3, [pc, #12]	; (8002ca8 <MX_TIM14_Init+0x94>)
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f000 fbbc 	bl	8003418 <HAL_TIM_MspPostInit>

}
 8002ca0:	46c0      	nop			; (mov r8, r8)
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b008      	add	sp, #32
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	200002ec 	.word	0x200002ec
 8002cac:	40002000 	.word	0x40002000
 8002cb0:	0000ffff 	.word	0x0000ffff

08002cb4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8002cba:	003b      	movs	r3, r7
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	2310      	movs	r3, #16
 8002cc0:	001a      	movs	r2, r3
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	f003 ffe2 	bl	8006c8c <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002cc8:	4b1f      	ldr	r3, [pc, #124]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002cca:	4a20      	ldr	r2, [pc, #128]	; (8002d4c <MX_TIM16_Init+0x98>)
 8002ccc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8002cce:	4b1e      	ldr	r3, [pc, #120]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cd4:	4b1c      	ldr	r3, [pc, #112]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8002cda:	4b1b      	ldr	r3, [pc, #108]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002cdc:	4a1c      	ldr	r2, [pc, #112]	; (8002d50 <MX_TIM16_Init+0x9c>)
 8002cde:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ce0:	4b19      	ldr	r3, [pc, #100]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002ce6:	4b18      	ldr	r3, [pc, #96]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cec:	4b16      	ldr	r3, [pc, #88]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002cf2:	4b15      	ldr	r3, [pc, #84]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	f001 fea1 	bl	8004a3c <HAL_TIM_Base_Init>
 8002cfa:	1e03      	subs	r3, r0, #0
 8002cfc:	d001      	beq.n	8002d02 <MX_TIM16_Init+0x4e>
  {
    Error_Handler();
 8002cfe:	f000 f91f 	bl	8002f40 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim16) != HAL_OK)
 8002d02:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002d04:	0018      	movs	r0, r3
 8002d06:	f002 f83f 	bl	8004d88 <HAL_TIM_IC_Init>
 8002d0a:	1e03      	subs	r3, r0, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8002d0e:	f000 f917 	bl	8002f40 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002d12:	003b      	movs	r3, r7
 8002d14:	2200      	movs	r2, #0
 8002d16:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002d18:	003b      	movs	r3, r7
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002d1e:	003b      	movs	r3, r7
 8002d20:	2200      	movs	r2, #0
 8002d22:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002d24:	003b      	movs	r3, r7
 8002d26:	2200      	movs	r2, #0
 8002d28:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim16, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002d2a:	0039      	movs	r1, r7
 8002d2c:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <MX_TIM16_Init+0x94>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	0018      	movs	r0, r3
 8002d32:	f002 fc0b 	bl	800554c <HAL_TIM_IC_ConfigChannel>
 8002d36:	1e03      	subs	r3, r0, #0
 8002d38:	d001      	beq.n	8002d3e <MX_TIM16_Init+0x8a>
  {
    Error_Handler();
 8002d3a:	f000 f901 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002d3e:	46c0      	nop			; (mov r8, r8)
 8002d40:	46bd      	mov	sp, r7
 8002d42:	b004      	add	sp, #16
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	46c0      	nop			; (mov r8, r8)
 8002d48:	20000334 	.word	0x20000334
 8002d4c:	40014400 	.word	0x40014400
 8002d50:	0000ffff 	.word	0x0000ffff

08002d54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d58:	4b14      	ldr	r3, [pc, #80]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d5a:	4a15      	ldr	r2, [pc, #84]	; (8002db0 <MX_USART2_UART_Init+0x5c>)
 8002d5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d5e:	4b13      	ldr	r3, [pc, #76]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d60:	22e1      	movs	r2, #225	; 0xe1
 8002d62:	0252      	lsls	r2, r2, #9
 8002d64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d66:	4b11      	ldr	r3, [pc, #68]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d6c:	4b0f      	ldr	r3, [pc, #60]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d72:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d7a:	220c      	movs	r2, #12
 8002d7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d84:	4b09      	ldr	r3, [pc, #36]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d8a:	4b08      	ldr	r3, [pc, #32]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d96:	4b05      	ldr	r3, [pc, #20]	; (8002dac <MX_USART2_UART_Init+0x58>)
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f003 fad7 	bl	800634c <HAL_UART_Init>
 8002d9e:	1e03      	subs	r3, r0, #0
 8002da0:	d001      	beq.n	8002da6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002da2:	f000 f8cd 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	2000037c 	.word	0x2000037c
 8002db0:	40004400 	.word	0x40004400

08002db4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b08b      	sub	sp, #44	; 0x2c
 8002db8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dba:	2414      	movs	r4, #20
 8002dbc:	193b      	adds	r3, r7, r4
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	2314      	movs	r3, #20
 8002dc2:	001a      	movs	r2, r3
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	f003 ff61 	bl	8006c8c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dca:	4b54      	ldr	r3, [pc, #336]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002dcc:	695a      	ldr	r2, [r3, #20]
 8002dce:	4b53      	ldr	r3, [pc, #332]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002dd0:	2180      	movs	r1, #128	; 0x80
 8002dd2:	0309      	lsls	r1, r1, #12
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	615a      	str	r2, [r3, #20]
 8002dd8:	4b50      	ldr	r3, [pc, #320]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002dda:	695a      	ldr	r2, [r3, #20]
 8002ddc:	2380      	movs	r3, #128	; 0x80
 8002dde:	031b      	lsls	r3, r3, #12
 8002de0:	4013      	ands	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002de6:	4b4d      	ldr	r3, [pc, #308]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002de8:	695a      	ldr	r2, [r3, #20]
 8002dea:	4b4c      	ldr	r3, [pc, #304]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002dec:	2180      	movs	r1, #128	; 0x80
 8002dee:	03c9      	lsls	r1, r1, #15
 8002df0:	430a      	orrs	r2, r1
 8002df2:	615a      	str	r2, [r3, #20]
 8002df4:	4b49      	ldr	r3, [pc, #292]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002df6:	695a      	ldr	r2, [r3, #20]
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	03db      	lsls	r3, r3, #15
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e02:	4b46      	ldr	r3, [pc, #280]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002e04:	695a      	ldr	r2, [r3, #20]
 8002e06:	4b45      	ldr	r3, [pc, #276]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002e08:	2180      	movs	r1, #128	; 0x80
 8002e0a:	0289      	lsls	r1, r1, #10
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	615a      	str	r2, [r3, #20]
 8002e10:	4b42      	ldr	r3, [pc, #264]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002e12:	695a      	ldr	r2, [r3, #20]
 8002e14:	2380      	movs	r3, #128	; 0x80
 8002e16:	029b      	lsls	r3, r3, #10
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e1e:	4b3f      	ldr	r3, [pc, #252]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002e20:	695a      	ldr	r2, [r3, #20]
 8002e22:	4b3e      	ldr	r3, [pc, #248]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002e24:	2180      	movs	r1, #128	; 0x80
 8002e26:	02c9      	lsls	r1, r1, #11
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	615a      	str	r2, [r3, #20]
 8002e2c:	4b3b      	ldr	r3, [pc, #236]	; (8002f1c <MX_GPIO_Init+0x168>)
 8002e2e:	695a      	ldr	r2, [r3, #20]
 8002e30:	2380      	movs	r3, #128	; 0x80
 8002e32:	02db      	lsls	r3, r3, #11
 8002e34:	4013      	ands	r3, r2
 8002e36:	607b      	str	r3, [r7, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002e3a:	2390      	movs	r3, #144	; 0x90
 8002e3c:	05db      	lsls	r3, r3, #23
 8002e3e:	2200      	movs	r2, #0
 8002e40:	2120      	movs	r1, #32
 8002e42:	0018      	movs	r0, r3
 8002e44:	f000 ffa5 	bl	8003d92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8002e48:	4b35      	ldr	r3, [pc, #212]	; (8002f20 <MX_GPIO_Init+0x16c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2180      	movs	r1, #128	; 0x80
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f000 ff9f 	bl	8003d92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002e54:	4b33      	ldr	r3, [pc, #204]	; (8002f24 <MX_GPIO_Init+0x170>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	2140      	movs	r1, #64	; 0x40
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	f000 ff99 	bl	8003d92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e60:	193b      	adds	r3, r7, r4
 8002e62:	2280      	movs	r2, #128	; 0x80
 8002e64:	0192      	lsls	r2, r2, #6
 8002e66:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e68:	193b      	adds	r3, r7, r4
 8002e6a:	2284      	movs	r2, #132	; 0x84
 8002e6c:	0392      	lsls	r2, r2, #14
 8002e6e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	193b      	adds	r3, r7, r4
 8002e72:	2200      	movs	r2, #0
 8002e74:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e76:	193b      	adds	r3, r7, r4
 8002e78:	4a29      	ldr	r2, [pc, #164]	; (8002f20 <MX_GPIO_Init+0x16c>)
 8002e7a:	0019      	movs	r1, r3
 8002e7c:	0010      	movs	r0, r2
 8002e7e:	f000 fdfb 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e82:	193b      	adds	r3, r7, r4
 8002e84:	2201      	movs	r2, #1
 8002e86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e88:	193b      	adds	r3, r7, r4
 8002e8a:	2288      	movs	r2, #136	; 0x88
 8002e8c:	0352      	lsls	r2, r2, #13
 8002e8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e90:	193b      	adds	r3, r7, r4
 8002e92:	2200      	movs	r2, #0
 8002e94:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e96:	193a      	adds	r2, r7, r4
 8002e98:	2390      	movs	r3, #144	; 0x90
 8002e9a:	05db      	lsls	r3, r3, #23
 8002e9c:	0011      	movs	r1, r2
 8002e9e:	0018      	movs	r0, r3
 8002ea0:	f000 fdea 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002ea4:	193b      	adds	r3, r7, r4
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eaa:	193b      	adds	r3, r7, r4
 8002eac:	2201      	movs	r2, #1
 8002eae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb0:	193b      	adds	r3, r7, r4
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb6:	193b      	adds	r3, r7, r4
 8002eb8:	2200      	movs	r2, #0
 8002eba:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002ebc:	193a      	adds	r2, r7, r4
 8002ebe:	2390      	movs	r3, #144	; 0x90
 8002ec0:	05db      	lsls	r3, r3, #23
 8002ec2:	0011      	movs	r1, r2
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f000 fdd7 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002eca:	193b      	adds	r3, r7, r4
 8002ecc:	2280      	movs	r2, #128	; 0x80
 8002ece:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed0:	193b      	adds	r3, r7, r4
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	193b      	adds	r3, r7, r4
 8002ed8:	2200      	movs	r2, #0
 8002eda:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002edc:	193b      	adds	r3, r7, r4
 8002ede:	2200      	movs	r2, #0
 8002ee0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ee2:	193b      	adds	r3, r7, r4
 8002ee4:	4a0e      	ldr	r2, [pc, #56]	; (8002f20 <MX_GPIO_Init+0x16c>)
 8002ee6:	0019      	movs	r1, r3
 8002ee8:	0010      	movs	r0, r2
 8002eea:	f000 fdc5 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002eee:	0021      	movs	r1, r4
 8002ef0:	187b      	adds	r3, r7, r1
 8002ef2:	2240      	movs	r2, #64	; 0x40
 8002ef4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	2201      	movs	r2, #1
 8002efa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efc:	187b      	adds	r3, r7, r1
 8002efe:	2200      	movs	r2, #0
 8002f00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f02:	187b      	adds	r3, r7, r1
 8002f04:	2200      	movs	r2, #0
 8002f06:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f08:	187b      	adds	r3, r7, r1
 8002f0a:	4a06      	ldr	r2, [pc, #24]	; (8002f24 <MX_GPIO_Init+0x170>)
 8002f0c:	0019      	movs	r1, r3
 8002f0e:	0010      	movs	r0, r2
 8002f10:	f000 fdb2 	bl	8003a78 <HAL_GPIO_Init>

}
 8002f14:	46c0      	nop			; (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b00b      	add	sp, #44	; 0x2c
 8002f1a:	bd90      	pop	{r4, r7, pc}
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	48000800 	.word	0x48000800
 8002f24:	48000400 	.word	0x48000400

08002f28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
	motTimPeriodElapsedCallback(htim);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	0018      	movs	r0, r3
 8002f34:	f000 f89e 	bl	8003074 <motTimPeriodElapsedCallback>
}
 8002f38:	46c0      	nop			; (mov r8, r8)
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b002      	add	sp, #8
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f44:	b672      	cpsid	i
}
 8002f46:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f48:	e7fe      	b.n	8002f48 <Error_Handler+0x8>
	...

08002f4c <motInit>:
// PRIVATE FUNCTION PROTOTYPES
static void motSetDirection(int);
static void Error_Handler(uint32_t err);

// PUBLIC FUNCTION CODE
void motInit(uint32_t initialOdometer){
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
	initialOdometerPulseValue = initialOdometer * 1000/*m to mm conversion*/ * MOT_ODO_PULSES_PER_ROT / MOT_WHEEL_LENGTH_MM;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a0c      	ldr	r2, [pc, #48]	; (8002f88 <motInit+0x3c>)
 8002f58:	4353      	muls	r3, r2
 8002f5a:	21d7      	movs	r1, #215	; 0xd7
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f7fd f8ef 	bl	8000140 <__udivsi3>
 8002f62:	0003      	movs	r3, r0
 8002f64:	001a      	movs	r2, r3
 8002f66:	4b09      	ldr	r3, [pc, #36]	; (8002f8c <motInit+0x40>)
 8002f68:	601a      	str	r2, [r3, #0]
	targetVel = 0;
 8002f6a:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <motInit+0x44>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]
	initalised = 1;
 8002f70:	4b08      	ldr	r3, [pc, #32]	; (8002f94 <motInit+0x48>)
 8002f72:	2201      	movs	r2, #1
 8002f74:	601a      	str	r2, [r3, #0]
	motSetVelocity(targetVel);
 8002f76:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <motInit+0x44>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	1c18      	adds	r0, r3, #0
 8002f7c:	f000 f842 	bl	8003004 <motSetVelocity>
}
 8002f80:	46c0      	nop			; (mov r8, r8)
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b002      	add	sp, #8
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	00002af8 	.word	0x00002af8
 8002f8c:	20000518 	.word	0x20000518
 8002f90:	20000510 	.word	0x20000510
 8002f94:	2000050c 	.word	0x2000050c

08002f98 <motGetOdometer>:

float motGetOdometer(void){
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
	if(!initalised) Error_Handler(MOT_ERR_UNINITIALISED);
 8002f9e:	4b12      	ldr	r3, [pc, #72]	; (8002fe8 <motGetOdometer+0x50>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d103      	bne.n	8002fae <motGetOdometer+0x16>
 8002fa6:	4b11      	ldr	r3, [pc, #68]	; (8002fec <motGetOdometer+0x54>)
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f000 f8c1 	bl	8003130 <Error_Handler>
	int32_t pulseCount = (odometerOverflowCtr<<16) + MOT_ODO_TIM->CNT + initialOdometerPulseValue;
 8002fae:	4b10      	ldr	r3, [pc, #64]	; (8002ff0 <motGetOdometer+0x58>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	041b      	lsls	r3, r3, #16
 8002fb4:	001a      	movs	r2, r3
 8002fb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <motGetOdometer+0x5c>)
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fba:	18d2      	adds	r2, r2, r3
 8002fbc:	4b0e      	ldr	r3, [pc, #56]	; (8002ff8 <motGetOdometer+0x60>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	18d3      	adds	r3, r2, r3
 8002fc2:	607b      	str	r3, [r7, #4]
	return ((float)pulseCount) * MOT_WHEEL_LENGTH_MM / (MOT_GEAR_RATIO * MOT_ODO_PULSES_PER_ROT * 1000/*mm to m conversion*/ );
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f7fd fd97 	bl	8000af8 <__aeabi_i2f>
 8002fca:	1c03      	adds	r3, r0, #0
 8002fcc:	490b      	ldr	r1, [pc, #44]	; (8002ffc <motGetOdometer+0x64>)
 8002fce:	1c18      	adds	r0, r3, #0
 8002fd0:	f7fd fc6c 	bl	80008ac <__aeabi_fmul>
 8002fd4:	1c03      	adds	r3, r0, #0
 8002fd6:	490a      	ldr	r1, [pc, #40]	; (8003000 <motGetOdometer+0x68>)
 8002fd8:	1c18      	adds	r0, r3, #0
 8002fda:	f7fd fa9f 	bl	800051c <__aeabi_fdiv>
 8002fde:	1c03      	adds	r3, r0, #0
}
 8002fe0:	1c18      	adds	r0, r3, #0
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	2000050c 	.word	0x2000050c
 8002fec:	00004d03 	.word	0x00004d03
 8002ff0:	20000514 	.word	0x20000514
 8002ff4:	40012c00 	.word	0x40012c00
 8002ff8:	20000518 	.word	0x20000518
 8002ffc:	43570000 	.word	0x43570000
 8003000:	474c8800 	.word	0x474c8800

08003004 <motSetVelocity>:
float motGetVelocity(void){
	if(!initalised) Error_Handler(MOT_ERR_UNINITIALISED);
	return -1;
}

void motSetVelocity(float velocity){
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
	if(!initalised) Error_Handler(MOT_ERR_UNINITIALISED);
 800300c:	4b14      	ldr	r3, [pc, #80]	; (8003060 <motSetVelocity+0x5c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d103      	bne.n	800301c <motSetVelocity+0x18>
 8003014:	4b13      	ldr	r3, [pc, #76]	; (8003064 <motSetVelocity+0x60>)
 8003016:	0018      	movs	r0, r3
 8003018:	f000 f88a 	bl	8003130 <Error_Handler>

	if(velocity < 0) motSetDirection(MOT_BACKWARD);
 800301c:	2100      	movs	r1, #0
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7fd fa54 	bl	80004cc <__aeabi_fcmplt>
 8003024:	1e03      	subs	r3, r0, #0
 8003026:	d005      	beq.n	8003034 <motSetVelocity+0x30>
 8003028:	2301      	movs	r3, #1
 800302a:	425b      	negs	r3, r3
 800302c:	0018      	movs	r0, r3
 800302e:	f000 f83f 	bl	80030b0 <motSetDirection>
 8003032:	e002      	b.n	800303a <motSetVelocity+0x36>
	else motSetDirection(MOT_FORWARD);
 8003034:	2001      	movs	r0, #1
 8003036:	f000 f83b 	bl	80030b0 <motSetDirection>

	targetVel = velocity;
 800303a:	4b0b      	ldr	r3, [pc, #44]	; (8003068 <motSetVelocity+0x64>)
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	601a      	str	r2, [r3, #0]

	MOT_PWM_TIM->CCR1 = velocity != 0 ? 0xFFFF : 0x0000;
 8003040:	2100      	movs	r1, #0
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7fd fa3c 	bl	80004c0 <__aeabi_fcmpeq>
 8003048:	1e03      	subs	r3, r0, #0
 800304a:	d101      	bne.n	8003050 <motSetVelocity+0x4c>
 800304c:	4a07      	ldr	r2, [pc, #28]	; (800306c <motSetVelocity+0x68>)
 800304e:	e000      	b.n	8003052 <motSetVelocity+0x4e>
 8003050:	2200      	movs	r2, #0
 8003052:	4b07      	ldr	r3, [pc, #28]	; (8003070 <motSetVelocity+0x6c>)
 8003054:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	b002      	add	sp, #8
 800305c:	bd80      	pop	{r7, pc}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	2000050c 	.word	0x2000050c
 8003064:	00004d03 	.word	0x00004d03
 8003068:	20000510 	.word	0x20000510
 800306c:	0000ffff 	.word	0x0000ffff
 8003070:	40002000 	.word	0x40002000

08003074 <motTimPeriodElapsedCallback>:

void motTimPeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
	if(!initalised) return;
 800307c:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <motTimPeriodElapsedCallback+0x30>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <motTimPeriodElapsedCallback+0x26>
	if(htim->Instance == MOT_ODO_TIM)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a07      	ldr	r2, [pc, #28]	; (80030a8 <motTimPeriodElapsedCallback+0x34>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d106      	bne.n	800309c <motTimPeriodElapsedCallback+0x28>
		odometerOverflowCtr++;
 800308e:	4b07      	ldr	r3, [pc, #28]	; (80030ac <motTimPeriodElapsedCallback+0x38>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	1c5a      	adds	r2, r3, #1
 8003094:	4b05      	ldr	r3, [pc, #20]	; (80030ac <motTimPeriodElapsedCallback+0x38>)
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	e000      	b.n	800309c <motTimPeriodElapsedCallback+0x28>
	if(!initalised) return;
 800309a:	46c0      	nop			; (mov r8, r8)

//	if(htim->Instance == MOT_ENC_TIM){
//		if(htim->Init.CounterMode == TIM_COUNTERMODE_UP) encoderOverflowCtr++;
//		else encoderOverflowCtr--;
//	}
}
 800309c:	46bd      	mov	sp, r7
 800309e:	b002      	add	sp, #8
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	2000050c 	.word	0x2000050c
 80030a8:	40012c00 	.word	0x40012c00
 80030ac:	20000514 	.word	0x20000514

080030b0 <motSetDirection>:

// PRIVATE FUNCTION CODE
void motSetDirection(int direction){
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
	switch(direction){
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d009      	beq.n	80030d2 <motSetDirection+0x22>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	dc2d      	bgt.n	8003120 <motSetDirection+0x70>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3301      	adds	r3, #1
 80030c8:	d010      	beq.n	80030ec <motSetDirection+0x3c>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d01a      	beq.n	8003106 <motSetDirection+0x56>
		case MOT_STOP:
			HAL_GPIO_WritePin(MOT_DIR1_GPIO_PORT, MOT_DIR1_GPIO_PIN, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(MOT_DIR2_GPIO_PORT, MOT_DIR2_GPIO_PIN, GPIO_PIN_RESET);
			break;
	}
}
 80030d0:	e026      	b.n	8003120 <motSetDirection+0x70>
			HAL_GPIO_WritePin(MOT_DIR1_GPIO_PORT, MOT_DIR1_GPIO_PIN, GPIO_PIN_RESET);
 80030d2:	4b15      	ldr	r3, [pc, #84]	; (8003128 <motSetDirection+0x78>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	2140      	movs	r1, #64	; 0x40
 80030d8:	0018      	movs	r0, r3
 80030da:	f000 fe5a 	bl	8003d92 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOT_DIR2_GPIO_PORT, MOT_DIR2_GPIO_PIN, GPIO_PIN_SET);
 80030de:	4b13      	ldr	r3, [pc, #76]	; (800312c <motSetDirection+0x7c>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	2180      	movs	r1, #128	; 0x80
 80030e4:	0018      	movs	r0, r3
 80030e6:	f000 fe54 	bl	8003d92 <HAL_GPIO_WritePin>
			break;
 80030ea:	e019      	b.n	8003120 <motSetDirection+0x70>
			HAL_GPIO_WritePin(MOT_DIR1_GPIO_PORT, MOT_DIR1_GPIO_PIN, GPIO_PIN_SET);
 80030ec:	4b0e      	ldr	r3, [pc, #56]	; (8003128 <motSetDirection+0x78>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	2140      	movs	r1, #64	; 0x40
 80030f2:	0018      	movs	r0, r3
 80030f4:	f000 fe4d 	bl	8003d92 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOT_DIR2_GPIO_PORT, MOT_DIR2_GPIO_PIN, GPIO_PIN_RESET);
 80030f8:	4b0c      	ldr	r3, [pc, #48]	; (800312c <motSetDirection+0x7c>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	2180      	movs	r1, #128	; 0x80
 80030fe:	0018      	movs	r0, r3
 8003100:	f000 fe47 	bl	8003d92 <HAL_GPIO_WritePin>
			break;
 8003104:	e00c      	b.n	8003120 <motSetDirection+0x70>
			HAL_GPIO_WritePin(MOT_DIR1_GPIO_PORT, MOT_DIR1_GPIO_PIN, GPIO_PIN_RESET);
 8003106:	4b08      	ldr	r3, [pc, #32]	; (8003128 <motSetDirection+0x78>)
 8003108:	2200      	movs	r2, #0
 800310a:	2140      	movs	r1, #64	; 0x40
 800310c:	0018      	movs	r0, r3
 800310e:	f000 fe40 	bl	8003d92 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOT_DIR2_GPIO_PORT, MOT_DIR2_GPIO_PIN, GPIO_PIN_RESET);
 8003112:	4b06      	ldr	r3, [pc, #24]	; (800312c <motSetDirection+0x7c>)
 8003114:	2200      	movs	r2, #0
 8003116:	2180      	movs	r1, #128	; 0x80
 8003118:	0018      	movs	r0, r3
 800311a:	f000 fe3a 	bl	8003d92 <HAL_GPIO_WritePin>
			break;
 800311e:	46c0      	nop			; (mov r8, r8)
}
 8003120:	46c0      	nop			; (mov r8, r8)
 8003122:	46bd      	mov	sp, r7
 8003124:	b002      	add	sp, #8
 8003126:	bd80      	pop	{r7, pc}
 8003128:	48000400 	.word	0x48000400
 800312c:	48000800 	.word	0x48000800

08003130 <Error_Handler>:

void Error_Handler(uint32_t err)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8003138:	b672      	cpsid	i
}
 800313a:	46c0      	nop			; (mov r8, r8)
  __disable_irq();
  while (1);
 800313c:	e7fe      	b.n	800313c <Error_Handler+0xc>
	...

08003140 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003146:	4b0f      	ldr	r3, [pc, #60]	; (8003184 <HAL_MspInit+0x44>)
 8003148:	699a      	ldr	r2, [r3, #24]
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <HAL_MspInit+0x44>)
 800314c:	2101      	movs	r1, #1
 800314e:	430a      	orrs	r2, r1
 8003150:	619a      	str	r2, [r3, #24]
 8003152:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <HAL_MspInit+0x44>)
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	2201      	movs	r2, #1
 8003158:	4013      	ands	r3, r2
 800315a:	607b      	str	r3, [r7, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800315e:	4b09      	ldr	r3, [pc, #36]	; (8003184 <HAL_MspInit+0x44>)
 8003160:	69da      	ldr	r2, [r3, #28]
 8003162:	4b08      	ldr	r3, [pc, #32]	; (8003184 <HAL_MspInit+0x44>)
 8003164:	2180      	movs	r1, #128	; 0x80
 8003166:	0549      	lsls	r1, r1, #21
 8003168:	430a      	orrs	r2, r1
 800316a:	61da      	str	r2, [r3, #28]
 800316c:	4b05      	ldr	r3, [pc, #20]	; (8003184 <HAL_MspInit+0x44>)
 800316e:	69da      	ldr	r2, [r3, #28]
 8003170:	2380      	movs	r3, #128	; 0x80
 8003172:	055b      	lsls	r3, r3, #21
 8003174:	4013      	ands	r3, r2
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	46bd      	mov	sp, r7
 800317e:	b002      	add	sp, #8
 8003180:	bd80      	pop	{r7, pc}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	40021000 	.word	0x40021000

08003188 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003188:	b590      	push	{r4, r7, lr}
 800318a:	b08b      	sub	sp, #44	; 0x2c
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003190:	2414      	movs	r4, #20
 8003192:	193b      	adds	r3, r7, r4
 8003194:	0018      	movs	r0, r3
 8003196:	2314      	movs	r3, #20
 8003198:	001a      	movs	r2, r3
 800319a:	2100      	movs	r1, #0
 800319c:	f003 fd76 	bl	8006c8c <memset>
  if(hspi->Instance==SPI1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a20      	ldr	r2, [pc, #128]	; (8003228 <HAL_SPI_MspInit+0xa0>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d139      	bne.n	800321e <HAL_SPI_MspInit+0x96>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031aa:	4b20      	ldr	r3, [pc, #128]	; (800322c <HAL_SPI_MspInit+0xa4>)
 80031ac:	699a      	ldr	r2, [r3, #24]
 80031ae:	4b1f      	ldr	r3, [pc, #124]	; (800322c <HAL_SPI_MspInit+0xa4>)
 80031b0:	2180      	movs	r1, #128	; 0x80
 80031b2:	0149      	lsls	r1, r1, #5
 80031b4:	430a      	orrs	r2, r1
 80031b6:	619a      	str	r2, [r3, #24]
 80031b8:	4b1c      	ldr	r3, [pc, #112]	; (800322c <HAL_SPI_MspInit+0xa4>)
 80031ba:	699a      	ldr	r2, [r3, #24]
 80031bc:	2380      	movs	r3, #128	; 0x80
 80031be:	015b      	lsls	r3, r3, #5
 80031c0:	4013      	ands	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]
 80031c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031c6:	4b19      	ldr	r3, [pc, #100]	; (800322c <HAL_SPI_MspInit+0xa4>)
 80031c8:	695a      	ldr	r2, [r3, #20]
 80031ca:	4b18      	ldr	r3, [pc, #96]	; (800322c <HAL_SPI_MspInit+0xa4>)
 80031cc:	2180      	movs	r1, #128	; 0x80
 80031ce:	02c9      	lsls	r1, r1, #11
 80031d0:	430a      	orrs	r2, r1
 80031d2:	615a      	str	r2, [r3, #20]
 80031d4:	4b15      	ldr	r3, [pc, #84]	; (800322c <HAL_SPI_MspInit+0xa4>)
 80031d6:	695a      	ldr	r2, [r3, #20]
 80031d8:	2380      	movs	r3, #128	; 0x80
 80031da:	02db      	lsls	r3, r3, #11
 80031dc:	4013      	ands	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80031e2:	0021      	movs	r1, r4
 80031e4:	187b      	adds	r3, r7, r1
 80031e6:	2238      	movs	r2, #56	; 0x38
 80031e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ea:	187b      	adds	r3, r7, r1
 80031ec:	2202      	movs	r2, #2
 80031ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	187b      	adds	r3, r7, r1
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031f6:	187b      	adds	r3, r7, r1
 80031f8:	2203      	movs	r2, #3
 80031fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80031fc:	187b      	adds	r3, r7, r1
 80031fe:	2200      	movs	r2, #0
 8003200:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003202:	187b      	adds	r3, r7, r1
 8003204:	4a0a      	ldr	r2, [pc, #40]	; (8003230 <HAL_SPI_MspInit+0xa8>)
 8003206:	0019      	movs	r1, r3
 8003208:	0010      	movs	r0, r2
 800320a:	f000 fc35 	bl	8003a78 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 800320e:	2200      	movs	r2, #0
 8003210:	2101      	movs	r1, #1
 8003212:	2019      	movs	r0, #25
 8003214:	f000 fbb8 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003218:	2019      	movs	r0, #25
 800321a:	f000 fbca 	bl	80039b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	46bd      	mov	sp, r7
 8003222:	b00b      	add	sp, #44	; 0x2c
 8003224:	bd90      	pop	{r4, r7, pc}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	40013000 	.word	0x40013000
 800322c:	40021000 	.word	0x40021000
 8003230:	48000400 	.word	0x48000400

08003234 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003234:	b590      	push	{r4, r7, lr}
 8003236:	b08d      	sub	sp, #52	; 0x34
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	241c      	movs	r4, #28
 800323e:	193b      	adds	r3, r7, r4
 8003240:	0018      	movs	r0, r3
 8003242:	2314      	movs	r3, #20
 8003244:	001a      	movs	r2, r3
 8003246:	2100      	movs	r1, #0
 8003248:	f003 fd20 	bl	8006c8c <memset>
  if(htim_base->Instance==TIM1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a47      	ldr	r2, [pc, #284]	; (8003370 <HAL_TIM_Base_MspInit+0x13c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d134      	bne.n	80032c0 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003256:	4b47      	ldr	r3, [pc, #284]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003258:	699a      	ldr	r2, [r3, #24]
 800325a:	4b46      	ldr	r3, [pc, #280]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 800325c:	2180      	movs	r1, #128	; 0x80
 800325e:	0109      	lsls	r1, r1, #4
 8003260:	430a      	orrs	r2, r1
 8003262:	619a      	str	r2, [r3, #24]
 8003264:	4b43      	ldr	r3, [pc, #268]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003266:	699a      	ldr	r2, [r3, #24]
 8003268:	2380      	movs	r3, #128	; 0x80
 800326a:	011b      	lsls	r3, r3, #4
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
 8003270:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003272:	4b40      	ldr	r3, [pc, #256]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003274:	695a      	ldr	r2, [r3, #20]
 8003276:	4b3f      	ldr	r3, [pc, #252]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003278:	2180      	movs	r1, #128	; 0x80
 800327a:	0289      	lsls	r1, r1, #10
 800327c:	430a      	orrs	r2, r1
 800327e:	615a      	str	r2, [r3, #20]
 8003280:	4b3c      	ldr	r3, [pc, #240]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003282:	695a      	ldr	r2, [r3, #20]
 8003284:	2380      	movs	r3, #128	; 0x80
 8003286:	029b      	lsls	r3, r3, #10
 8003288:	4013      	ands	r3, r2
 800328a:	617b      	str	r3, [r7, #20]
 800328c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA12     ------> TIM1_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800328e:	193b      	adds	r3, r7, r4
 8003290:	2280      	movs	r2, #128	; 0x80
 8003292:	0152      	lsls	r2, r2, #5
 8003294:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003296:	0021      	movs	r1, r4
 8003298:	187b      	adds	r3, r7, r1
 800329a:	2202      	movs	r2, #2
 800329c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329e:	187b      	adds	r3, r7, r1
 80032a0:	2200      	movs	r2, #0
 80032a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a4:	187b      	adds	r3, r7, r1
 80032a6:	2200      	movs	r2, #0
 80032a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80032aa:	187b      	adds	r3, r7, r1
 80032ac:	2202      	movs	r2, #2
 80032ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b0:	187a      	adds	r2, r7, r1
 80032b2:	2390      	movs	r3, #144	; 0x90
 80032b4:	05db      	lsls	r3, r3, #23
 80032b6:	0011      	movs	r1, r2
 80032b8:	0018      	movs	r0, r3
 80032ba:	f000 fbdd 	bl	8003a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80032be:	e053      	b.n	8003368 <HAL_TIM_Base_MspInit+0x134>
  else if(htim_base->Instance==TIM14)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a2c      	ldr	r2, [pc, #176]	; (8003378 <HAL_TIM_Base_MspInit+0x144>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d10e      	bne.n	80032e8 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80032ca:	4b2a      	ldr	r3, [pc, #168]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 80032cc:	69da      	ldr	r2, [r3, #28]
 80032ce:	4b29      	ldr	r3, [pc, #164]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 80032d0:	2180      	movs	r1, #128	; 0x80
 80032d2:	0049      	lsls	r1, r1, #1
 80032d4:	430a      	orrs	r2, r1
 80032d6:	61da      	str	r2, [r3, #28]
 80032d8:	4b26      	ldr	r3, [pc, #152]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 80032da:	69da      	ldr	r2, [r3, #28]
 80032dc:	2380      	movs	r3, #128	; 0x80
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4013      	ands	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]
 80032e4:	693b      	ldr	r3, [r7, #16]
}
 80032e6:	e03f      	b.n	8003368 <HAL_TIM_Base_MspInit+0x134>
  else if(htim_base->Instance==TIM16)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a23      	ldr	r2, [pc, #140]	; (800337c <HAL_TIM_Base_MspInit+0x148>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d13a      	bne.n	8003368 <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80032f2:	4b20      	ldr	r3, [pc, #128]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 80032f4:	699a      	ldr	r2, [r3, #24]
 80032f6:	4b1f      	ldr	r3, [pc, #124]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 80032f8:	2180      	movs	r1, #128	; 0x80
 80032fa:	0289      	lsls	r1, r1, #10
 80032fc:	430a      	orrs	r2, r1
 80032fe:	619a      	str	r2, [r3, #24]
 8003300:	4b1c      	ldr	r3, [pc, #112]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003302:	699a      	ldr	r2, [r3, #24]
 8003304:	2380      	movs	r3, #128	; 0x80
 8003306:	029b      	lsls	r3, r3, #10
 8003308:	4013      	ands	r3, r2
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800330e:	4b19      	ldr	r3, [pc, #100]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003310:	695a      	ldr	r2, [r3, #20]
 8003312:	4b18      	ldr	r3, [pc, #96]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 8003314:	2180      	movs	r1, #128	; 0x80
 8003316:	02c9      	lsls	r1, r1, #11
 8003318:	430a      	orrs	r2, r1
 800331a:	615a      	str	r2, [r3, #20]
 800331c:	4b15      	ldr	r3, [pc, #84]	; (8003374 <HAL_TIM_Base_MspInit+0x140>)
 800331e:	695a      	ldr	r2, [r3, #20]
 8003320:	2380      	movs	r3, #128	; 0x80
 8003322:	02db      	lsls	r3, r3, #11
 8003324:	4013      	ands	r3, r2
 8003326:	60bb      	str	r3, [r7, #8]
 8003328:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800332a:	211c      	movs	r1, #28
 800332c:	187b      	adds	r3, r7, r1
 800332e:	2280      	movs	r2, #128	; 0x80
 8003330:	0052      	lsls	r2, r2, #1
 8003332:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003334:	187b      	adds	r3, r7, r1
 8003336:	2202      	movs	r2, #2
 8003338:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333a:	187b      	adds	r3, r7, r1
 800333c:	2200      	movs	r2, #0
 800333e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003340:	187b      	adds	r3, r7, r1
 8003342:	2200      	movs	r2, #0
 8003344:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 8003346:	187b      	adds	r3, r7, r1
 8003348:	2202      	movs	r2, #2
 800334a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800334c:	187b      	adds	r3, r7, r1
 800334e:	4a0c      	ldr	r2, [pc, #48]	; (8003380 <HAL_TIM_Base_MspInit+0x14c>)
 8003350:	0019      	movs	r1, r3
 8003352:	0010      	movs	r0, r2
 8003354:	f000 fb90 	bl	8003a78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 8003358:	2200      	movs	r2, #0
 800335a:	2101      	movs	r1, #1
 800335c:	2015      	movs	r0, #21
 800335e:	f000 fb13 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8003362:	2015      	movs	r0, #21
 8003364:	f000 fb25 	bl	80039b2 <HAL_NVIC_EnableIRQ>
}
 8003368:	46c0      	nop			; (mov r8, r8)
 800336a:	46bd      	mov	sp, r7
 800336c:	b00d      	add	sp, #52	; 0x34
 800336e:	bd90      	pop	{r4, r7, pc}
 8003370:	40012c00 	.word	0x40012c00
 8003374:	40021000 	.word	0x40021000
 8003378:	40002000 	.word	0x40002000
 800337c:	40014400 	.word	0x40014400
 8003380:	48000400 	.word	0x48000400

08003384 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003384:	b590      	push	{r4, r7, lr}
 8003386:	b08b      	sub	sp, #44	; 0x2c
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800338c:	2414      	movs	r4, #20
 800338e:	193b      	adds	r3, r7, r4
 8003390:	0018      	movs	r0, r3
 8003392:	2314      	movs	r3, #20
 8003394:	001a      	movs	r2, r3
 8003396:	2100      	movs	r1, #0
 8003398:	f003 fc78 	bl	8006c8c <memset>
  if(htim_encoder->Instance==TIM3)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a1b      	ldr	r2, [pc, #108]	; (8003410 <HAL_TIM_Encoder_MspInit+0x8c>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d130      	bne.n	8003408 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033a6:	4b1b      	ldr	r3, [pc, #108]	; (8003414 <HAL_TIM_Encoder_MspInit+0x90>)
 80033a8:	69da      	ldr	r2, [r3, #28]
 80033aa:	4b1a      	ldr	r3, [pc, #104]	; (8003414 <HAL_TIM_Encoder_MspInit+0x90>)
 80033ac:	2102      	movs	r1, #2
 80033ae:	430a      	orrs	r2, r1
 80033b0:	61da      	str	r2, [r3, #28]
 80033b2:	4b18      	ldr	r3, [pc, #96]	; (8003414 <HAL_TIM_Encoder_MspInit+0x90>)
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	2202      	movs	r2, #2
 80033b8:	4013      	ands	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033be:	4b15      	ldr	r3, [pc, #84]	; (8003414 <HAL_TIM_Encoder_MspInit+0x90>)
 80033c0:	695a      	ldr	r2, [r3, #20]
 80033c2:	4b14      	ldr	r3, [pc, #80]	; (8003414 <HAL_TIM_Encoder_MspInit+0x90>)
 80033c4:	2180      	movs	r1, #128	; 0x80
 80033c6:	0289      	lsls	r1, r1, #10
 80033c8:	430a      	orrs	r2, r1
 80033ca:	615a      	str	r2, [r3, #20]
 80033cc:	4b11      	ldr	r3, [pc, #68]	; (8003414 <HAL_TIM_Encoder_MspInit+0x90>)
 80033ce:	695a      	ldr	r2, [r3, #20]
 80033d0:	2380      	movs	r3, #128	; 0x80
 80033d2:	029b      	lsls	r3, r3, #10
 80033d4:	4013      	ands	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]
 80033d8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033da:	0021      	movs	r1, r4
 80033dc:	187b      	adds	r3, r7, r1
 80033de:	22c0      	movs	r2, #192	; 0xc0
 80033e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e2:	187b      	adds	r3, r7, r1
 80033e4:	2202      	movs	r2, #2
 80033e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e8:	187b      	adds	r3, r7, r1
 80033ea:	2200      	movs	r2, #0
 80033ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ee:	187b      	adds	r3, r7, r1
 80033f0:	2200      	movs	r2, #0
 80033f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80033f4:	187b      	adds	r3, r7, r1
 80033f6:	2201      	movs	r2, #1
 80033f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033fa:	187a      	adds	r2, r7, r1
 80033fc:	2390      	movs	r3, #144	; 0x90
 80033fe:	05db      	lsls	r3, r3, #23
 8003400:	0011      	movs	r1, r2
 8003402:	0018      	movs	r0, r3
 8003404:	f000 fb38 	bl	8003a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003408:	46c0      	nop			; (mov r8, r8)
 800340a:	46bd      	mov	sp, r7
 800340c:	b00b      	add	sp, #44	; 0x2c
 800340e:	bd90      	pop	{r4, r7, pc}
 8003410:	40000400 	.word	0x40000400
 8003414:	40021000 	.word	0x40021000

08003418 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b089      	sub	sp, #36	; 0x24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003420:	240c      	movs	r4, #12
 8003422:	193b      	adds	r3, r7, r4
 8003424:	0018      	movs	r0, r3
 8003426:	2314      	movs	r3, #20
 8003428:	001a      	movs	r2, r3
 800342a:	2100      	movs	r1, #0
 800342c:	f003 fc2e 	bl	8006c8c <memset>
  if(htim->Instance==TIM14)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a15      	ldr	r2, [pc, #84]	; (800348c <HAL_TIM_MspPostInit+0x74>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d124      	bne.n	8003484 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800343a:	4b15      	ldr	r3, [pc, #84]	; (8003490 <HAL_TIM_MspPostInit+0x78>)
 800343c:	695a      	ldr	r2, [r3, #20]
 800343e:	4b14      	ldr	r3, [pc, #80]	; (8003490 <HAL_TIM_MspPostInit+0x78>)
 8003440:	2180      	movs	r1, #128	; 0x80
 8003442:	0289      	lsls	r1, r1, #10
 8003444:	430a      	orrs	r2, r1
 8003446:	615a      	str	r2, [r3, #20]
 8003448:	4b11      	ldr	r3, [pc, #68]	; (8003490 <HAL_TIM_MspPostInit+0x78>)
 800344a:	695a      	ldr	r2, [r3, #20]
 800344c:	2380      	movs	r3, #128	; 0x80
 800344e:	029b      	lsls	r3, r3, #10
 8003450:	4013      	ands	r3, r2
 8003452:	60bb      	str	r3, [r7, #8]
 8003454:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA4     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003456:	0021      	movs	r1, r4
 8003458:	187b      	adds	r3, r7, r1
 800345a:	2210      	movs	r2, #16
 800345c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800345e:	187b      	adds	r3, r7, r1
 8003460:	2202      	movs	r2, #2
 8003462:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003464:	187b      	adds	r3, r7, r1
 8003466:	2200      	movs	r2, #0
 8003468:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800346a:	187b      	adds	r3, r7, r1
 800346c:	2200      	movs	r2, #0
 800346e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 8003470:	187b      	adds	r3, r7, r1
 8003472:	2204      	movs	r2, #4
 8003474:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003476:	187a      	adds	r2, r7, r1
 8003478:	2390      	movs	r3, #144	; 0x90
 800347a:	05db      	lsls	r3, r3, #23
 800347c:	0011      	movs	r1, r2
 800347e:	0018      	movs	r0, r3
 8003480:	f000 fafa 	bl	8003a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8003484:	46c0      	nop			; (mov r8, r8)
 8003486:	46bd      	mov	sp, r7
 8003488:	b009      	add	sp, #36	; 0x24
 800348a:	bd90      	pop	{r4, r7, pc}
 800348c:	40002000 	.word	0x40002000
 8003490:	40021000 	.word	0x40021000

08003494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003494:	b590      	push	{r4, r7, lr}
 8003496:	b08b      	sub	sp, #44	; 0x2c
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349c:	2414      	movs	r4, #20
 800349e:	193b      	adds	r3, r7, r4
 80034a0:	0018      	movs	r0, r3
 80034a2:	2314      	movs	r3, #20
 80034a4:	001a      	movs	r2, r3
 80034a6:	2100      	movs	r1, #0
 80034a8:	f003 fbf0 	bl	8006c8c <memset>
  if(huart->Instance==USART2)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a1c      	ldr	r2, [pc, #112]	; (8003524 <HAL_UART_MspInit+0x90>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d132      	bne.n	800351c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80034b6:	4b1c      	ldr	r3, [pc, #112]	; (8003528 <HAL_UART_MspInit+0x94>)
 80034b8:	69da      	ldr	r2, [r3, #28]
 80034ba:	4b1b      	ldr	r3, [pc, #108]	; (8003528 <HAL_UART_MspInit+0x94>)
 80034bc:	2180      	movs	r1, #128	; 0x80
 80034be:	0289      	lsls	r1, r1, #10
 80034c0:	430a      	orrs	r2, r1
 80034c2:	61da      	str	r2, [r3, #28]
 80034c4:	4b18      	ldr	r3, [pc, #96]	; (8003528 <HAL_UART_MspInit+0x94>)
 80034c6:	69da      	ldr	r2, [r3, #28]
 80034c8:	2380      	movs	r3, #128	; 0x80
 80034ca:	029b      	lsls	r3, r3, #10
 80034cc:	4013      	ands	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]
 80034d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034d2:	4b15      	ldr	r3, [pc, #84]	; (8003528 <HAL_UART_MspInit+0x94>)
 80034d4:	695a      	ldr	r2, [r3, #20]
 80034d6:	4b14      	ldr	r3, [pc, #80]	; (8003528 <HAL_UART_MspInit+0x94>)
 80034d8:	2180      	movs	r1, #128	; 0x80
 80034da:	0289      	lsls	r1, r1, #10
 80034dc:	430a      	orrs	r2, r1
 80034de:	615a      	str	r2, [r3, #20]
 80034e0:	4b11      	ldr	r3, [pc, #68]	; (8003528 <HAL_UART_MspInit+0x94>)
 80034e2:	695a      	ldr	r2, [r3, #20]
 80034e4:	2380      	movs	r3, #128	; 0x80
 80034e6:	029b      	lsls	r3, r3, #10
 80034e8:	4013      	ands	r3, r2
 80034ea:	60fb      	str	r3, [r7, #12]
 80034ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80034ee:	0021      	movs	r1, r4
 80034f0:	187b      	adds	r3, r7, r1
 80034f2:	220c      	movs	r2, #12
 80034f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f6:	187b      	adds	r3, r7, r1
 80034f8:	2202      	movs	r2, #2
 80034fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fc:	187b      	adds	r3, r7, r1
 80034fe:	2200      	movs	r2, #0
 8003500:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2203      	movs	r2, #3
 8003506:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003508:	187b      	adds	r3, r7, r1
 800350a:	2201      	movs	r2, #1
 800350c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350e:	187a      	adds	r2, r7, r1
 8003510:	2390      	movs	r3, #144	; 0x90
 8003512:	05db      	lsls	r3, r3, #23
 8003514:	0011      	movs	r1, r2
 8003516:	0018      	movs	r0, r3
 8003518:	f000 faae 	bl	8003a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800351c:	46c0      	nop			; (mov r8, r8)
 800351e:	46bd      	mov	sp, r7
 8003520:	b00b      	add	sp, #44	; 0x2c
 8003522:	bd90      	pop	{r4, r7, pc}
 8003524:	40004400 	.word	0x40004400
 8003528:	40021000 	.word	0x40021000

0800352c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003530:	e7fe      	b.n	8003530 <NMI_Handler+0x4>

08003532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003536:	e7fe      	b.n	8003536 <HardFault_Handler+0x4>

08003538 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800353c:	46c0      	nop			; (mov r8, r8)
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003546:	46c0      	nop			; (mov r8, r8)
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003550:	f000 f952 	bl	80037f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003554:	46c0      	nop			; (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003560:	4b03      	ldr	r3, [pc, #12]	; (8003570 <TIM16_IRQHandler+0x14>)
 8003562:	0018      	movs	r0, r3
 8003564:	f001 fedc 	bl	8005320 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003568:	46c0      	nop			; (mov r8, r8)
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	20000334 	.word	0x20000334

08003574 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003578:	4b03      	ldr	r3, [pc, #12]	; (8003588 <SPI1_IRQHandler+0x14>)
 800357a:	0018      	movs	r0, r3
 800357c:	f001 f942 	bl	8004804 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003580:	46c0      	nop			; (mov r8, r8)
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	46c0      	nop			; (mov r8, r8)
 8003588:	200001f8 	.word	0x200001f8

0800358c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  return 1;
 8003590:	2301      	movs	r3, #1
}
 8003592:	0018      	movs	r0, r3
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <_kill>:

int _kill(int pid, int sig)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035a2:	f003 fb49 	bl	8006c38 <__errno>
 80035a6:	0003      	movs	r3, r0
 80035a8:	2216      	movs	r2, #22
 80035aa:	601a      	str	r2, [r3, #0]
  return -1;
 80035ac:	2301      	movs	r3, #1
 80035ae:	425b      	negs	r3, r3
}
 80035b0:	0018      	movs	r0, r3
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b002      	add	sp, #8
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <_exit>:

void _exit (int status)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035c0:	2301      	movs	r3, #1
 80035c2:	425a      	negs	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	0011      	movs	r1, r2
 80035c8:	0018      	movs	r0, r3
 80035ca:	f7ff ffe5 	bl	8003598 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035ce:	e7fe      	b.n	80035ce <_exit+0x16>

080035d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	e00a      	b.n	80035f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035e2:	e000      	b.n	80035e6 <_read+0x16>
 80035e4:	bf00      	nop
 80035e6:	0001      	movs	r1, r0
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	1c5a      	adds	r2, r3, #1
 80035ec:	60ba      	str	r2, [r7, #8]
 80035ee:	b2ca      	uxtb	r2, r1
 80035f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	3301      	adds	r3, #1
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	dbf0      	blt.n	80035e2 <_read+0x12>
  }

  return len;
 8003600:	687b      	ldr	r3, [r7, #4]
}
 8003602:	0018      	movs	r0, r3
 8003604:	46bd      	mov	sp, r7
 8003606:	b006      	add	sp, #24
 8003608:	bd80      	pop	{r7, pc}

0800360a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b086      	sub	sp, #24
 800360e:	af00      	add	r7, sp, #0
 8003610:	60f8      	str	r0, [r7, #12]
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003616:	2300      	movs	r3, #0
 8003618:	617b      	str	r3, [r7, #20]
 800361a:	e009      	b.n	8003630 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	1c5a      	adds	r2, r3, #1
 8003620:	60ba      	str	r2, [r7, #8]
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	0018      	movs	r0, r3
 8003626:	e000      	b.n	800362a <_write+0x20>
 8003628:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	3301      	adds	r3, #1
 800362e:	617b      	str	r3, [r7, #20]
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	429a      	cmp	r2, r3
 8003636:	dbf1      	blt.n	800361c <_write+0x12>
  }
  return len;
 8003638:	687b      	ldr	r3, [r7, #4]
}
 800363a:	0018      	movs	r0, r3
 800363c:	46bd      	mov	sp, r7
 800363e:	b006      	add	sp, #24
 8003640:	bd80      	pop	{r7, pc}

08003642 <_close>:

int _close(int file)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b082      	sub	sp, #8
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800364a:	2301      	movs	r3, #1
 800364c:	425b      	negs	r3, r3
}
 800364e:	0018      	movs	r0, r3
 8003650:	46bd      	mov	sp, r7
 8003652:	b002      	add	sp, #8
 8003654:	bd80      	pop	{r7, pc}

08003656 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
 800365e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	2280      	movs	r2, #128	; 0x80
 8003664:	0192      	lsls	r2, r2, #6
 8003666:	605a      	str	r2, [r3, #4]
  return 0;
 8003668:	2300      	movs	r3, #0
}
 800366a:	0018      	movs	r0, r3
 800366c:	46bd      	mov	sp, r7
 800366e:	b002      	add	sp, #8
 8003670:	bd80      	pop	{r7, pc}

08003672 <_isatty>:

int _isatty(int file)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800367a:	2301      	movs	r3, #1
}
 800367c:	0018      	movs	r0, r3
 800367e:	46bd      	mov	sp, r7
 8003680:	b002      	add	sp, #8
 8003682:	bd80      	pop	{r7, pc}

08003684 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003690:	2300      	movs	r3, #0
}
 8003692:	0018      	movs	r0, r3
 8003694:	46bd      	mov	sp, r7
 8003696:	b004      	add	sp, #16
 8003698:	bd80      	pop	{r7, pc}
	...

0800369c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036a4:	4a14      	ldr	r2, [pc, #80]	; (80036f8 <_sbrk+0x5c>)
 80036a6:	4b15      	ldr	r3, [pc, #84]	; (80036fc <_sbrk+0x60>)
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036b0:	4b13      	ldr	r3, [pc, #76]	; (8003700 <_sbrk+0x64>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d102      	bne.n	80036be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036b8:	4b11      	ldr	r3, [pc, #68]	; (8003700 <_sbrk+0x64>)
 80036ba:	4a12      	ldr	r2, [pc, #72]	; (8003704 <_sbrk+0x68>)
 80036bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036be:	4b10      	ldr	r3, [pc, #64]	; (8003700 <_sbrk+0x64>)
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	18d3      	adds	r3, r2, r3
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d207      	bcs.n	80036dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036cc:	f003 fab4 	bl	8006c38 <__errno>
 80036d0:	0003      	movs	r3, r0
 80036d2:	220c      	movs	r2, #12
 80036d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036d6:	2301      	movs	r3, #1
 80036d8:	425b      	negs	r3, r3
 80036da:	e009      	b.n	80036f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036dc:	4b08      	ldr	r3, [pc, #32]	; (8003700 <_sbrk+0x64>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036e2:	4b07      	ldr	r3, [pc, #28]	; (8003700 <_sbrk+0x64>)
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	18d2      	adds	r2, r2, r3
 80036ea:	4b05      	ldr	r3, [pc, #20]	; (8003700 <_sbrk+0x64>)
 80036ec:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80036ee:	68fb      	ldr	r3, [r7, #12]
}
 80036f0:	0018      	movs	r0, r3
 80036f2:	46bd      	mov	sp, r7
 80036f4:	b006      	add	sp, #24
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	20004000 	.word	0x20004000
 80036fc:	00000400 	.word	0x00000400
 8003700:	2000051c 	.word	0x2000051c
 8003704:	20000538 	.word	0x20000538

08003708 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003714:	480d      	ldr	r0, [pc, #52]	; (800374c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003716:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003718:	f7ff fff6 	bl	8003708 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800371c:	480c      	ldr	r0, [pc, #48]	; (8003750 <LoopForever+0x6>)
  ldr r1, =_edata
 800371e:	490d      	ldr	r1, [pc, #52]	; (8003754 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003720:	4a0d      	ldr	r2, [pc, #52]	; (8003758 <LoopForever+0xe>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003724:	e002      	b.n	800372c <LoopCopyDataInit>

08003726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800372a:	3304      	adds	r3, #4

0800372c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800372c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800372e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003730:	d3f9      	bcc.n	8003726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003732:	4a0a      	ldr	r2, [pc, #40]	; (800375c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003734:	4c0a      	ldr	r4, [pc, #40]	; (8003760 <LoopForever+0x16>)
  movs r3, #0
 8003736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003738:	e001      	b.n	800373e <LoopFillZerobss>

0800373a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800373a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800373c:	3204      	adds	r2, #4

0800373e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800373e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003740:	d3fb      	bcc.n	800373a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003742:	f003 fa7f 	bl	8006c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003746:	f7ff f871 	bl	800282c <main>

0800374a <LoopForever>:

LoopForever:
    b LoopForever
 800374a:	e7fe      	b.n	800374a <LoopForever>
  ldr   r0, =_estack
 800374c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003754:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003758:	0800a14c 	.word	0x0800a14c
  ldr r2, =_sbss
 800375c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003760:	20000534 	.word	0x20000534

08003764 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003764:	e7fe      	b.n	8003764 <ADC1_IRQHandler>
	...

08003768 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800376c:	4b07      	ldr	r3, [pc, #28]	; (800378c <HAL_Init+0x24>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	4b06      	ldr	r3, [pc, #24]	; (800378c <HAL_Init+0x24>)
 8003772:	2110      	movs	r1, #16
 8003774:	430a      	orrs	r2, r1
 8003776:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003778:	2000      	movs	r0, #0
 800377a:	f000 f809 	bl	8003790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800377e:	f7ff fcdf 	bl	8003140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	0018      	movs	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	40022000 	.word	0x40022000

08003790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003790:	b590      	push	{r4, r7, lr}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003798:	4b14      	ldr	r3, [pc, #80]	; (80037ec <HAL_InitTick+0x5c>)
 800379a:	681c      	ldr	r4, [r3, #0]
 800379c:	4b14      	ldr	r3, [pc, #80]	; (80037f0 <HAL_InitTick+0x60>)
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	0019      	movs	r1, r3
 80037a2:	23fa      	movs	r3, #250	; 0xfa
 80037a4:	0098      	lsls	r0, r3, #2
 80037a6:	f7fc fccb 	bl	8000140 <__udivsi3>
 80037aa:	0003      	movs	r3, r0
 80037ac:	0019      	movs	r1, r3
 80037ae:	0020      	movs	r0, r4
 80037b0:	f7fc fcc6 	bl	8000140 <__udivsi3>
 80037b4:	0003      	movs	r3, r0
 80037b6:	0018      	movs	r0, r3
 80037b8:	f000 f90b 	bl	80039d2 <HAL_SYSTICK_Config>
 80037bc:	1e03      	subs	r3, r0, #0
 80037be:	d001      	beq.n	80037c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e00f      	b.n	80037e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d80b      	bhi.n	80037e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	2301      	movs	r3, #1
 80037ce:	425b      	negs	r3, r3
 80037d0:	2200      	movs	r2, #0
 80037d2:	0018      	movs	r0, r3
 80037d4:	f000 f8d8 	bl	8003988 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037d8:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <HAL_InitTick+0x64>)
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80037de:	2300      	movs	r3, #0
 80037e0:	e000      	b.n	80037e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
}
 80037e4:	0018      	movs	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b003      	add	sp, #12
 80037ea:	bd90      	pop	{r4, r7, pc}
 80037ec:	20000000 	.word	0x20000000
 80037f0:	20000008 	.word	0x20000008
 80037f4:	20000004 	.word	0x20000004

080037f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037fc:	4b05      	ldr	r3, [pc, #20]	; (8003814 <HAL_IncTick+0x1c>)
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	001a      	movs	r2, r3
 8003802:	4b05      	ldr	r3, [pc, #20]	; (8003818 <HAL_IncTick+0x20>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	18d2      	adds	r2, r2, r3
 8003808:	4b03      	ldr	r3, [pc, #12]	; (8003818 <HAL_IncTick+0x20>)
 800380a:	601a      	str	r2, [r3, #0]
}
 800380c:	46c0      	nop			; (mov r8, r8)
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	46c0      	nop			; (mov r8, r8)
 8003814:	20000008 	.word	0x20000008
 8003818:	20000520 	.word	0x20000520

0800381c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  return uwTick;
 8003820:	4b02      	ldr	r3, [pc, #8]	; (800382c <HAL_GetTick+0x10>)
 8003822:	681b      	ldr	r3, [r3, #0]
}
 8003824:	0018      	movs	r0, r3
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	20000520 	.word	0x20000520

08003830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	0002      	movs	r2, r0
 8003838:	1dfb      	adds	r3, r7, #7
 800383a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800383c:	1dfb      	adds	r3, r7, #7
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	2b7f      	cmp	r3, #127	; 0x7f
 8003842:	d809      	bhi.n	8003858 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003844:	1dfb      	adds	r3, r7, #7
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	001a      	movs	r2, r3
 800384a:	231f      	movs	r3, #31
 800384c:	401a      	ands	r2, r3
 800384e:	4b04      	ldr	r3, [pc, #16]	; (8003860 <__NVIC_EnableIRQ+0x30>)
 8003850:	2101      	movs	r1, #1
 8003852:	4091      	lsls	r1, r2
 8003854:	000a      	movs	r2, r1
 8003856:	601a      	str	r2, [r3, #0]
  }
}
 8003858:	46c0      	nop			; (mov r8, r8)
 800385a:	46bd      	mov	sp, r7
 800385c:	b002      	add	sp, #8
 800385e:	bd80      	pop	{r7, pc}
 8003860:	e000e100 	.word	0xe000e100

08003864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003864:	b590      	push	{r4, r7, lr}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	0002      	movs	r2, r0
 800386c:	6039      	str	r1, [r7, #0]
 800386e:	1dfb      	adds	r3, r7, #7
 8003870:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003872:	1dfb      	adds	r3, r7, #7
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2b7f      	cmp	r3, #127	; 0x7f
 8003878:	d828      	bhi.n	80038cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800387a:	4a2f      	ldr	r2, [pc, #188]	; (8003938 <__NVIC_SetPriority+0xd4>)
 800387c:	1dfb      	adds	r3, r7, #7
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	b25b      	sxtb	r3, r3
 8003882:	089b      	lsrs	r3, r3, #2
 8003884:	33c0      	adds	r3, #192	; 0xc0
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	589b      	ldr	r3, [r3, r2]
 800388a:	1dfa      	adds	r2, r7, #7
 800388c:	7812      	ldrb	r2, [r2, #0]
 800388e:	0011      	movs	r1, r2
 8003890:	2203      	movs	r2, #3
 8003892:	400a      	ands	r2, r1
 8003894:	00d2      	lsls	r2, r2, #3
 8003896:	21ff      	movs	r1, #255	; 0xff
 8003898:	4091      	lsls	r1, r2
 800389a:	000a      	movs	r2, r1
 800389c:	43d2      	mvns	r2, r2
 800389e:	401a      	ands	r2, r3
 80038a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	019b      	lsls	r3, r3, #6
 80038a6:	22ff      	movs	r2, #255	; 0xff
 80038a8:	401a      	ands	r2, r3
 80038aa:	1dfb      	adds	r3, r7, #7
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	0018      	movs	r0, r3
 80038b0:	2303      	movs	r3, #3
 80038b2:	4003      	ands	r3, r0
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038b8:	481f      	ldr	r0, [pc, #124]	; (8003938 <__NVIC_SetPriority+0xd4>)
 80038ba:	1dfb      	adds	r3, r7, #7
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	b25b      	sxtb	r3, r3
 80038c0:	089b      	lsrs	r3, r3, #2
 80038c2:	430a      	orrs	r2, r1
 80038c4:	33c0      	adds	r3, #192	; 0xc0
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80038ca:	e031      	b.n	8003930 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038cc:	4a1b      	ldr	r2, [pc, #108]	; (800393c <__NVIC_SetPriority+0xd8>)
 80038ce:	1dfb      	adds	r3, r7, #7
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	0019      	movs	r1, r3
 80038d4:	230f      	movs	r3, #15
 80038d6:	400b      	ands	r3, r1
 80038d8:	3b08      	subs	r3, #8
 80038da:	089b      	lsrs	r3, r3, #2
 80038dc:	3306      	adds	r3, #6
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	18d3      	adds	r3, r2, r3
 80038e2:	3304      	adds	r3, #4
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	1dfa      	adds	r2, r7, #7
 80038e8:	7812      	ldrb	r2, [r2, #0]
 80038ea:	0011      	movs	r1, r2
 80038ec:	2203      	movs	r2, #3
 80038ee:	400a      	ands	r2, r1
 80038f0:	00d2      	lsls	r2, r2, #3
 80038f2:	21ff      	movs	r1, #255	; 0xff
 80038f4:	4091      	lsls	r1, r2
 80038f6:	000a      	movs	r2, r1
 80038f8:	43d2      	mvns	r2, r2
 80038fa:	401a      	ands	r2, r3
 80038fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	019b      	lsls	r3, r3, #6
 8003902:	22ff      	movs	r2, #255	; 0xff
 8003904:	401a      	ands	r2, r3
 8003906:	1dfb      	adds	r3, r7, #7
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	0018      	movs	r0, r3
 800390c:	2303      	movs	r3, #3
 800390e:	4003      	ands	r3, r0
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003914:	4809      	ldr	r0, [pc, #36]	; (800393c <__NVIC_SetPriority+0xd8>)
 8003916:	1dfb      	adds	r3, r7, #7
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	001c      	movs	r4, r3
 800391c:	230f      	movs	r3, #15
 800391e:	4023      	ands	r3, r4
 8003920:	3b08      	subs	r3, #8
 8003922:	089b      	lsrs	r3, r3, #2
 8003924:	430a      	orrs	r2, r1
 8003926:	3306      	adds	r3, #6
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	18c3      	adds	r3, r0, r3
 800392c:	3304      	adds	r3, #4
 800392e:	601a      	str	r2, [r3, #0]
}
 8003930:	46c0      	nop			; (mov r8, r8)
 8003932:	46bd      	mov	sp, r7
 8003934:	b003      	add	sp, #12
 8003936:	bd90      	pop	{r4, r7, pc}
 8003938:	e000e100 	.word	0xe000e100
 800393c:	e000ed00 	.word	0xe000ed00

08003940 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b082      	sub	sp, #8
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	1e5a      	subs	r2, r3, #1
 800394c:	2380      	movs	r3, #128	; 0x80
 800394e:	045b      	lsls	r3, r3, #17
 8003950:	429a      	cmp	r2, r3
 8003952:	d301      	bcc.n	8003958 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003954:	2301      	movs	r3, #1
 8003956:	e010      	b.n	800397a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003958:	4b0a      	ldr	r3, [pc, #40]	; (8003984 <SysTick_Config+0x44>)
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	3a01      	subs	r2, #1
 800395e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003960:	2301      	movs	r3, #1
 8003962:	425b      	negs	r3, r3
 8003964:	2103      	movs	r1, #3
 8003966:	0018      	movs	r0, r3
 8003968:	f7ff ff7c 	bl	8003864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800396c:	4b05      	ldr	r3, [pc, #20]	; (8003984 <SysTick_Config+0x44>)
 800396e:	2200      	movs	r2, #0
 8003970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003972:	4b04      	ldr	r3, [pc, #16]	; (8003984 <SysTick_Config+0x44>)
 8003974:	2207      	movs	r2, #7
 8003976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003978:	2300      	movs	r3, #0
}
 800397a:	0018      	movs	r0, r3
 800397c:	46bd      	mov	sp, r7
 800397e:	b002      	add	sp, #8
 8003980:	bd80      	pop	{r7, pc}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	e000e010 	.word	0xe000e010

08003988 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	60b9      	str	r1, [r7, #8]
 8003990:	607a      	str	r2, [r7, #4]
 8003992:	210f      	movs	r1, #15
 8003994:	187b      	adds	r3, r7, r1
 8003996:	1c02      	adds	r2, r0, #0
 8003998:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	187b      	adds	r3, r7, r1
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	b25b      	sxtb	r3, r3
 80039a2:	0011      	movs	r1, r2
 80039a4:	0018      	movs	r0, r3
 80039a6:	f7ff ff5d 	bl	8003864 <__NVIC_SetPriority>
}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	46bd      	mov	sp, r7
 80039ae:	b004      	add	sp, #16
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b082      	sub	sp, #8
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	0002      	movs	r2, r0
 80039ba:	1dfb      	adds	r3, r7, #7
 80039bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039be:	1dfb      	adds	r3, r7, #7
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	b25b      	sxtb	r3, r3
 80039c4:	0018      	movs	r0, r3
 80039c6:	f7ff ff33 	bl	8003830 <__NVIC_EnableIRQ>
}
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	46bd      	mov	sp, r7
 80039ce:	b002      	add	sp, #8
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b082      	sub	sp, #8
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	0018      	movs	r0, r3
 80039de:	f7ff ffaf 	bl	8003940 <SysTick_Config>
 80039e2:	0003      	movs	r3, r0
}
 80039e4:	0018      	movs	r0, r3
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b002      	add	sp, #8
 80039ea:	bd80      	pop	{r7, pc}

080039ec <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f4:	210f      	movs	r1, #15
 80039f6:	187b      	adds	r3, r7, r1
 80039f8:	2200      	movs	r2, #0
 80039fa:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2221      	movs	r2, #33	; 0x21
 8003a00:	5c9b      	ldrb	r3, [r3, r2]
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d006      	beq.n	8003a16 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8003a0e:	187b      	adds	r3, r7, r1
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	e028      	b.n	8003a68 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	210e      	movs	r1, #14
 8003a22:	438a      	bics	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2101      	movs	r1, #1
 8003a32:	438a      	bics	r2, r1
 8003a34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a3e:	2101      	movs	r1, #1
 8003a40:	4091      	lsls	r1, r2
 8003a42:	000a      	movs	r2, r1
 8003a44:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2221      	movs	r2, #33	; 0x21
 8003a4a:	2101      	movs	r1, #1
 8003a4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2220      	movs	r2, #32
 8003a52:	2100      	movs	r1, #0
 8003a54:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d004      	beq.n	8003a68 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	0010      	movs	r0, r2
 8003a66:	4798      	blx	r3
    }
  }
  return status;
 8003a68:	230f      	movs	r3, #15
 8003a6a:	18fb      	adds	r3, r7, r3
 8003a6c:	781b      	ldrb	r3, [r3, #0]
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b004      	add	sp, #16
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a86:	e14f      	b.n	8003d28 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4091      	lsls	r1, r2
 8003a92:	000a      	movs	r2, r1
 8003a94:	4013      	ands	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d100      	bne.n	8003aa0 <HAL_GPIO_Init+0x28>
 8003a9e:	e140      	b.n	8003d22 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d005      	beq.n	8003ab8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d130      	bne.n	8003b1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	2203      	movs	r2, #3
 8003ac4:	409a      	lsls	r2, r3
 8003ac6:	0013      	movs	r3, r2
 8003ac8:	43da      	mvns	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	4013      	ands	r3, r2
 8003ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	68da      	ldr	r2, [r3, #12]
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	409a      	lsls	r2, r3
 8003ada:	0013      	movs	r3, r2
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aee:	2201      	movs	r2, #1
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	409a      	lsls	r2, r3
 8003af4:	0013      	movs	r3, r2
 8003af6:	43da      	mvns	r2, r3
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4013      	ands	r3, r2
 8003afc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	091b      	lsrs	r3, r3, #4
 8003b04:	2201      	movs	r2, #1
 8003b06:	401a      	ands	r2, r3
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	0013      	movs	r3, r2
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2203      	movs	r2, #3
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	d017      	beq.n	8003b56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	2203      	movs	r2, #3
 8003b32:	409a      	lsls	r2, r3
 8003b34:	0013      	movs	r3, r2
 8003b36:	43da      	mvns	r2, r3
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	005b      	lsls	r3, r3, #1
 8003b46:	409a      	lsls	r2, r3
 8003b48:	0013      	movs	r3, r2
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d123      	bne.n	8003baa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	08da      	lsrs	r2, r3, #3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3208      	adds	r2, #8
 8003b6a:	0092      	lsls	r2, r2, #2
 8003b6c:	58d3      	ldr	r3, [r2, r3]
 8003b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	2207      	movs	r2, #7
 8003b74:	4013      	ands	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	220f      	movs	r2, #15
 8003b7a:	409a      	lsls	r2, r3
 8003b7c:	0013      	movs	r3, r2
 8003b7e:	43da      	mvns	r2, r3
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	4013      	ands	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	691a      	ldr	r2, [r3, #16]
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	2107      	movs	r1, #7
 8003b8e:	400b      	ands	r3, r1
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	409a      	lsls	r2, r3
 8003b94:	0013      	movs	r3, r2
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	08da      	lsrs	r2, r3, #3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3208      	adds	r2, #8
 8003ba4:	0092      	lsls	r2, r2, #2
 8003ba6:	6939      	ldr	r1, [r7, #16]
 8003ba8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	2203      	movs	r2, #3
 8003bb6:	409a      	lsls	r2, r3
 8003bb8:	0013      	movs	r3, r2
 8003bba:	43da      	mvns	r2, r3
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2203      	movs	r2, #3
 8003bc8:	401a      	ands	r2, r3
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	409a      	lsls	r2, r3
 8003bd0:	0013      	movs	r3, r2
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	23c0      	movs	r3, #192	; 0xc0
 8003be4:	029b      	lsls	r3, r3, #10
 8003be6:	4013      	ands	r3, r2
 8003be8:	d100      	bne.n	8003bec <HAL_GPIO_Init+0x174>
 8003bea:	e09a      	b.n	8003d22 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bec:	4b54      	ldr	r3, [pc, #336]	; (8003d40 <HAL_GPIO_Init+0x2c8>)
 8003bee:	699a      	ldr	r2, [r3, #24]
 8003bf0:	4b53      	ldr	r3, [pc, #332]	; (8003d40 <HAL_GPIO_Init+0x2c8>)
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	619a      	str	r2, [r3, #24]
 8003bf8:	4b51      	ldr	r3, [pc, #324]	; (8003d40 <HAL_GPIO_Init+0x2c8>)
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	4013      	ands	r3, r2
 8003c00:	60bb      	str	r3, [r7, #8]
 8003c02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c04:	4a4f      	ldr	r2, [pc, #316]	; (8003d44 <HAL_GPIO_Init+0x2cc>)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	089b      	lsrs	r3, r3, #2
 8003c0a:	3302      	adds	r3, #2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	589b      	ldr	r3, [r3, r2]
 8003c10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	2203      	movs	r2, #3
 8003c16:	4013      	ands	r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	220f      	movs	r2, #15
 8003c1c:	409a      	lsls	r2, r3
 8003c1e:	0013      	movs	r3, r2
 8003c20:	43da      	mvns	r2, r3
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	4013      	ands	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	2390      	movs	r3, #144	; 0x90
 8003c2c:	05db      	lsls	r3, r3, #23
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d013      	beq.n	8003c5a <HAL_GPIO_Init+0x1e2>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a44      	ldr	r2, [pc, #272]	; (8003d48 <HAL_GPIO_Init+0x2d0>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d00d      	beq.n	8003c56 <HAL_GPIO_Init+0x1de>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a43      	ldr	r2, [pc, #268]	; (8003d4c <HAL_GPIO_Init+0x2d4>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <HAL_GPIO_Init+0x1da>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a42      	ldr	r2, [pc, #264]	; (8003d50 <HAL_GPIO_Init+0x2d8>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d101      	bne.n	8003c4e <HAL_GPIO_Init+0x1d6>
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e006      	b.n	8003c5c <HAL_GPIO_Init+0x1e4>
 8003c4e:	2305      	movs	r3, #5
 8003c50:	e004      	b.n	8003c5c <HAL_GPIO_Init+0x1e4>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e002      	b.n	8003c5c <HAL_GPIO_Init+0x1e4>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <HAL_GPIO_Init+0x1e4>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	2103      	movs	r1, #3
 8003c60:	400a      	ands	r2, r1
 8003c62:	0092      	lsls	r2, r2, #2
 8003c64:	4093      	lsls	r3, r2
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c6c:	4935      	ldr	r1, [pc, #212]	; (8003d44 <HAL_GPIO_Init+0x2cc>)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	089b      	lsrs	r3, r3, #2
 8003c72:	3302      	adds	r3, #2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c7a:	4b36      	ldr	r3, [pc, #216]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	43da      	mvns	r2, r3
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	4013      	ands	r3, r2
 8003c88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	2380      	movs	r3, #128	; 0x80
 8003c90:	035b      	lsls	r3, r3, #13
 8003c92:	4013      	ands	r3, r2
 8003c94:	d003      	beq.n	8003c9e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c9e:	4b2d      	ldr	r3, [pc, #180]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003ca4:	4b2b      	ldr	r3, [pc, #172]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	43da      	mvns	r2, r3
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	2380      	movs	r3, #128	; 0x80
 8003cba:	039b      	lsls	r3, r3, #14
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	d003      	beq.n	8003cc8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003cc8:	4b22      	ldr	r3, [pc, #136]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003cce:	4b21      	ldr	r3, [pc, #132]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	43da      	mvns	r2, r3
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685a      	ldr	r2, [r3, #4]
 8003ce2:	2380      	movs	r3, #128	; 0x80
 8003ce4:	029b      	lsls	r3, r3, #10
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	d003      	beq.n	8003cf2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003cf2:	4b18      	ldr	r3, [pc, #96]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003cf8:	4b16      	ldr	r3, [pc, #88]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	43da      	mvns	r2, r3
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	4013      	ands	r3, r2
 8003d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	685a      	ldr	r2, [r3, #4]
 8003d0c:	2380      	movs	r3, #128	; 0x80
 8003d0e:	025b      	lsls	r3, r3, #9
 8003d10:	4013      	ands	r3, r2
 8003d12:	d003      	beq.n	8003d1c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003d1c:	4b0d      	ldr	r3, [pc, #52]	; (8003d54 <HAL_GPIO_Init+0x2dc>)
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	3301      	adds	r3, #1
 8003d26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	40da      	lsrs	r2, r3
 8003d30:	1e13      	subs	r3, r2, #0
 8003d32:	d000      	beq.n	8003d36 <HAL_GPIO_Init+0x2be>
 8003d34:	e6a8      	b.n	8003a88 <HAL_GPIO_Init+0x10>
  } 
}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	46c0      	nop			; (mov r8, r8)
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	b006      	add	sp, #24
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40021000 	.word	0x40021000
 8003d44:	40010000 	.word	0x40010000
 8003d48:	48000400 	.word	0x48000400
 8003d4c:	48000800 	.word	0x48000800
 8003d50:	48000c00 	.word	0x48000c00
 8003d54:	40010400 	.word	0x40010400

08003d58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	000a      	movs	r2, r1
 8003d62:	1cbb      	adds	r3, r7, #2
 8003d64:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	1cba      	adds	r2, r7, #2
 8003d6c:	8812      	ldrh	r2, [r2, #0]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	d004      	beq.n	8003d7c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003d72:	230f      	movs	r3, #15
 8003d74:	18fb      	adds	r3, r7, r3
 8003d76:	2201      	movs	r2, #1
 8003d78:	701a      	strb	r2, [r3, #0]
 8003d7a:	e003      	b.n	8003d84 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d7c:	230f      	movs	r3, #15
 8003d7e:	18fb      	adds	r3, r7, r3
 8003d80:	2200      	movs	r2, #0
 8003d82:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003d84:	230f      	movs	r3, #15
 8003d86:	18fb      	adds	r3, r7, r3
 8003d88:	781b      	ldrb	r3, [r3, #0]
  }
 8003d8a:	0018      	movs	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	b004      	add	sp, #16
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b082      	sub	sp, #8
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
 8003d9a:	0008      	movs	r0, r1
 8003d9c:	0011      	movs	r1, r2
 8003d9e:	1cbb      	adds	r3, r7, #2
 8003da0:	1c02      	adds	r2, r0, #0
 8003da2:	801a      	strh	r2, [r3, #0]
 8003da4:	1c7b      	adds	r3, r7, #1
 8003da6:	1c0a      	adds	r2, r1, #0
 8003da8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003daa:	1c7b      	adds	r3, r7, #1
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d004      	beq.n	8003dbc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003db2:	1cbb      	adds	r3, r7, #2
 8003db4:	881a      	ldrh	r2, [r3, #0]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003dba:	e003      	b.n	8003dc4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003dbc:	1cbb      	adds	r3, r7, #2
 8003dbe:	881a      	ldrh	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	b002      	add	sp, #8
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e305      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2201      	movs	r2, #1
 8003de4:	4013      	ands	r3, r2
 8003de6:	d100      	bne.n	8003dea <HAL_RCC_OscConfig+0x1e>
 8003de8:	e08d      	b.n	8003f06 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003dea:	4bc5      	ldr	r3, [pc, #788]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	220c      	movs	r2, #12
 8003df0:	4013      	ands	r3, r2
 8003df2:	2b04      	cmp	r3, #4
 8003df4:	d00e      	beq.n	8003e14 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003df6:	4bc2      	ldr	r3, [pc, #776]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	220c      	movs	r2, #12
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d116      	bne.n	8003e30 <HAL_RCC_OscConfig+0x64>
 8003e02:	4bbf      	ldr	r3, [pc, #764]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	23c0      	movs	r3, #192	; 0xc0
 8003e08:	025b      	lsls	r3, r3, #9
 8003e0a:	401a      	ands	r2, r3
 8003e0c:	2380      	movs	r3, #128	; 0x80
 8003e0e:	025b      	lsls	r3, r3, #9
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d10d      	bne.n	8003e30 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e14:	4bba      	ldr	r3, [pc, #744]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	2380      	movs	r3, #128	; 0x80
 8003e1a:	029b      	lsls	r3, r3, #10
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	d100      	bne.n	8003e22 <HAL_RCC_OscConfig+0x56>
 8003e20:	e070      	b.n	8003f04 <HAL_RCC_OscConfig+0x138>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d000      	beq.n	8003e2c <HAL_RCC_OscConfig+0x60>
 8003e2a:	e06b      	b.n	8003f04 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e2dc      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d107      	bne.n	8003e48 <HAL_RCC_OscConfig+0x7c>
 8003e38:	4bb1      	ldr	r3, [pc, #708]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	4bb0      	ldr	r3, [pc, #704]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e3e:	2180      	movs	r1, #128	; 0x80
 8003e40:	0249      	lsls	r1, r1, #9
 8003e42:	430a      	orrs	r2, r1
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	e02f      	b.n	8003ea8 <HAL_RCC_OscConfig+0xdc>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d10c      	bne.n	8003e6a <HAL_RCC_OscConfig+0x9e>
 8003e50:	4bab      	ldr	r3, [pc, #684]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	4baa      	ldr	r3, [pc, #680]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e56:	49ab      	ldr	r1, [pc, #684]	; (8004104 <HAL_RCC_OscConfig+0x338>)
 8003e58:	400a      	ands	r2, r1
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	4ba8      	ldr	r3, [pc, #672]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	4ba7      	ldr	r3, [pc, #668]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e62:	49a9      	ldr	r1, [pc, #676]	; (8004108 <HAL_RCC_OscConfig+0x33c>)
 8003e64:	400a      	ands	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	e01e      	b.n	8003ea8 <HAL_RCC_OscConfig+0xdc>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b05      	cmp	r3, #5
 8003e70:	d10e      	bne.n	8003e90 <HAL_RCC_OscConfig+0xc4>
 8003e72:	4ba3      	ldr	r3, [pc, #652]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	4ba2      	ldr	r3, [pc, #648]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e78:	2180      	movs	r1, #128	; 0x80
 8003e7a:	02c9      	lsls	r1, r1, #11
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	4b9f      	ldr	r3, [pc, #636]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	4b9e      	ldr	r3, [pc, #632]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e86:	2180      	movs	r1, #128	; 0x80
 8003e88:	0249      	lsls	r1, r1, #9
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	e00b      	b.n	8003ea8 <HAL_RCC_OscConfig+0xdc>
 8003e90:	4b9b      	ldr	r3, [pc, #620]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	4b9a      	ldr	r3, [pc, #616]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e96:	499b      	ldr	r1, [pc, #620]	; (8004104 <HAL_RCC_OscConfig+0x338>)
 8003e98:	400a      	ands	r2, r1
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	4b98      	ldr	r3, [pc, #608]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4b97      	ldr	r3, [pc, #604]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003ea2:	4999      	ldr	r1, [pc, #612]	; (8004108 <HAL_RCC_OscConfig+0x33c>)
 8003ea4:	400a      	ands	r2, r1
 8003ea6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d014      	beq.n	8003eda <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb0:	f7ff fcb4 	bl	800381c <HAL_GetTick>
 8003eb4:	0003      	movs	r3, r0
 8003eb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eb8:	e008      	b.n	8003ecc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eba:	f7ff fcaf 	bl	800381c <HAL_GetTick>
 8003ebe:	0002      	movs	r2, r0
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b64      	cmp	r3, #100	; 0x64
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e28e      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ecc:	4b8c      	ldr	r3, [pc, #560]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	2380      	movs	r3, #128	; 0x80
 8003ed2:	029b      	lsls	r3, r3, #10
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d0f0      	beq.n	8003eba <HAL_RCC_OscConfig+0xee>
 8003ed8:	e015      	b.n	8003f06 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eda:	f7ff fc9f 	bl	800381c <HAL_GetTick>
 8003ede:	0003      	movs	r3, r0
 8003ee0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ee4:	f7ff fc9a 	bl	800381c <HAL_GetTick>
 8003ee8:	0002      	movs	r2, r0
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b64      	cmp	r3, #100	; 0x64
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e279      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ef6:	4b82      	ldr	r3, [pc, #520]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	2380      	movs	r3, #128	; 0x80
 8003efc:	029b      	lsls	r3, r3, #10
 8003efe:	4013      	ands	r3, r2
 8003f00:	d1f0      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x118>
 8003f02:	e000      	b.n	8003f06 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f04:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	d100      	bne.n	8003f12 <HAL_RCC_OscConfig+0x146>
 8003f10:	e06c      	b.n	8003fec <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003f12:	4b7b      	ldr	r3, [pc, #492]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	220c      	movs	r2, #12
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d00e      	beq.n	8003f3a <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003f1c:	4b78      	ldr	r3, [pc, #480]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	220c      	movs	r2, #12
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b08      	cmp	r3, #8
 8003f26:	d11f      	bne.n	8003f68 <HAL_RCC_OscConfig+0x19c>
 8003f28:	4b75      	ldr	r3, [pc, #468]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	23c0      	movs	r3, #192	; 0xc0
 8003f2e:	025b      	lsls	r3, r3, #9
 8003f30:	401a      	ands	r2, r3
 8003f32:	2380      	movs	r3, #128	; 0x80
 8003f34:	021b      	lsls	r3, r3, #8
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d116      	bne.n	8003f68 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f3a:	4b71      	ldr	r3, [pc, #452]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	4013      	ands	r3, r2
 8003f42:	d005      	beq.n	8003f50 <HAL_RCC_OscConfig+0x184>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d001      	beq.n	8003f50 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e24c      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f50:	4b6b      	ldr	r3, [pc, #428]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	22f8      	movs	r2, #248	; 0xf8
 8003f56:	4393      	bics	r3, r2
 8003f58:	0019      	movs	r1, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	00da      	lsls	r2, r3, #3
 8003f60:	4b67      	ldr	r3, [pc, #412]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f62:	430a      	orrs	r2, r1
 8003f64:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f66:	e041      	b.n	8003fec <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d024      	beq.n	8003fba <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f70:	4b63      	ldr	r3, [pc, #396]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	4b62      	ldr	r3, [pc, #392]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f76:	2101      	movs	r1, #1
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7c:	f7ff fc4e 	bl	800381c <HAL_GetTick>
 8003f80:	0003      	movs	r3, r0
 8003f82:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f84:	e008      	b.n	8003f98 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f86:	f7ff fc49 	bl	800381c <HAL_GetTick>
 8003f8a:	0002      	movs	r2, r0
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e228      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f98:	4b59      	ldr	r3, [pc, #356]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	d0f1      	beq.n	8003f86 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa2:	4b57      	ldr	r3, [pc, #348]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	22f8      	movs	r2, #248	; 0xf8
 8003fa8:	4393      	bics	r3, r2
 8003faa:	0019      	movs	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	00da      	lsls	r2, r3, #3
 8003fb2:	4b53      	ldr	r3, [pc, #332]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	e018      	b.n	8003fec <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fba:	4b51      	ldr	r3, [pc, #324]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	4b50      	ldr	r3, [pc, #320]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	438a      	bics	r2, r1
 8003fc4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc6:	f7ff fc29 	bl	800381c <HAL_GetTick>
 8003fca:	0003      	movs	r3, r0
 8003fcc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fd0:	f7ff fc24 	bl	800381c <HAL_GetTick>
 8003fd4:	0002      	movs	r2, r0
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e203      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe2:	4b47      	ldr	r3, [pc, #284]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	4013      	ands	r3, r2
 8003fea:	d1f1      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2208      	movs	r2, #8
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	d036      	beq.n	8004064 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d019      	beq.n	8004032 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ffe:	4b40      	ldr	r3, [pc, #256]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8004000:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004002:	4b3f      	ldr	r3, [pc, #252]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8004004:	2101      	movs	r1, #1
 8004006:	430a      	orrs	r2, r1
 8004008:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800400a:	f7ff fc07 	bl	800381c <HAL_GetTick>
 800400e:	0003      	movs	r3, r0
 8004010:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004014:	f7ff fc02 	bl	800381c <HAL_GetTick>
 8004018:	0002      	movs	r2, r0
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e1e1      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004026:	4b36      	ldr	r3, [pc, #216]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8004028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402a:	2202      	movs	r2, #2
 800402c:	4013      	ands	r3, r2
 800402e:	d0f1      	beq.n	8004014 <HAL_RCC_OscConfig+0x248>
 8004030:	e018      	b.n	8004064 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004032:	4b33      	ldr	r3, [pc, #204]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8004034:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004036:	4b32      	ldr	r3, [pc, #200]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8004038:	2101      	movs	r1, #1
 800403a:	438a      	bics	r2, r1
 800403c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800403e:	f7ff fbed 	bl	800381c <HAL_GetTick>
 8004042:	0003      	movs	r3, r0
 8004044:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004048:	f7ff fbe8 	bl	800381c <HAL_GetTick>
 800404c:	0002      	movs	r2, r0
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e1c7      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800405a:	4b29      	ldr	r3, [pc, #164]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	2202      	movs	r2, #2
 8004060:	4013      	ands	r3, r2
 8004062:	d1f1      	bne.n	8004048 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2204      	movs	r2, #4
 800406a:	4013      	ands	r3, r2
 800406c:	d100      	bne.n	8004070 <HAL_RCC_OscConfig+0x2a4>
 800406e:	e0b5      	b.n	80041dc <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004070:	201f      	movs	r0, #31
 8004072:	183b      	adds	r3, r7, r0
 8004074:	2200      	movs	r2, #0
 8004076:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004078:	4b21      	ldr	r3, [pc, #132]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 800407a:	69da      	ldr	r2, [r3, #28]
 800407c:	2380      	movs	r3, #128	; 0x80
 800407e:	055b      	lsls	r3, r3, #21
 8004080:	4013      	ands	r3, r2
 8004082:	d110      	bne.n	80040a6 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004084:	4b1e      	ldr	r3, [pc, #120]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8004086:	69da      	ldr	r2, [r3, #28]
 8004088:	4b1d      	ldr	r3, [pc, #116]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 800408a:	2180      	movs	r1, #128	; 0x80
 800408c:	0549      	lsls	r1, r1, #21
 800408e:	430a      	orrs	r2, r1
 8004090:	61da      	str	r2, [r3, #28]
 8004092:	4b1b      	ldr	r3, [pc, #108]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 8004094:	69da      	ldr	r2, [r3, #28]
 8004096:	2380      	movs	r3, #128	; 0x80
 8004098:	055b      	lsls	r3, r3, #21
 800409a:	4013      	ands	r3, r2
 800409c:	60fb      	str	r3, [r7, #12]
 800409e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80040a0:	183b      	adds	r3, r7, r0
 80040a2:	2201      	movs	r2, #1
 80040a4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a6:	4b19      	ldr	r3, [pc, #100]	; (800410c <HAL_RCC_OscConfig+0x340>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	2380      	movs	r3, #128	; 0x80
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	4013      	ands	r3, r2
 80040b0:	d11a      	bne.n	80040e8 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040b2:	4b16      	ldr	r3, [pc, #88]	; (800410c <HAL_RCC_OscConfig+0x340>)
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	4b15      	ldr	r3, [pc, #84]	; (800410c <HAL_RCC_OscConfig+0x340>)
 80040b8:	2180      	movs	r1, #128	; 0x80
 80040ba:	0049      	lsls	r1, r1, #1
 80040bc:	430a      	orrs	r2, r1
 80040be:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040c0:	f7ff fbac 	bl	800381c <HAL_GetTick>
 80040c4:	0003      	movs	r3, r0
 80040c6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ca:	f7ff fba7 	bl	800381c <HAL_GetTick>
 80040ce:	0002      	movs	r2, r0
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b64      	cmp	r3, #100	; 0x64
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e186      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040dc:	4b0b      	ldr	r3, [pc, #44]	; (800410c <HAL_RCC_OscConfig+0x340>)
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	2380      	movs	r3, #128	; 0x80
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	4013      	ands	r3, r2
 80040e6:	d0f0      	beq.n	80040ca <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d10f      	bne.n	8004110 <HAL_RCC_OscConfig+0x344>
 80040f0:	4b03      	ldr	r3, [pc, #12]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 80040f2:	6a1a      	ldr	r2, [r3, #32]
 80040f4:	4b02      	ldr	r3, [pc, #8]	; (8004100 <HAL_RCC_OscConfig+0x334>)
 80040f6:	2101      	movs	r1, #1
 80040f8:	430a      	orrs	r2, r1
 80040fa:	621a      	str	r2, [r3, #32]
 80040fc:	e036      	b.n	800416c <HAL_RCC_OscConfig+0x3a0>
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	40021000 	.word	0x40021000
 8004104:	fffeffff 	.word	0xfffeffff
 8004108:	fffbffff 	.word	0xfffbffff
 800410c:	40007000 	.word	0x40007000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10c      	bne.n	8004132 <HAL_RCC_OscConfig+0x366>
 8004118:	4bb6      	ldr	r3, [pc, #728]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800411a:	6a1a      	ldr	r2, [r3, #32]
 800411c:	4bb5      	ldr	r3, [pc, #724]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800411e:	2101      	movs	r1, #1
 8004120:	438a      	bics	r2, r1
 8004122:	621a      	str	r2, [r3, #32]
 8004124:	4bb3      	ldr	r3, [pc, #716]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004126:	6a1a      	ldr	r2, [r3, #32]
 8004128:	4bb2      	ldr	r3, [pc, #712]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800412a:	2104      	movs	r1, #4
 800412c:	438a      	bics	r2, r1
 800412e:	621a      	str	r2, [r3, #32]
 8004130:	e01c      	b.n	800416c <HAL_RCC_OscConfig+0x3a0>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b05      	cmp	r3, #5
 8004138:	d10c      	bne.n	8004154 <HAL_RCC_OscConfig+0x388>
 800413a:	4bae      	ldr	r3, [pc, #696]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800413c:	6a1a      	ldr	r2, [r3, #32]
 800413e:	4bad      	ldr	r3, [pc, #692]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004140:	2104      	movs	r1, #4
 8004142:	430a      	orrs	r2, r1
 8004144:	621a      	str	r2, [r3, #32]
 8004146:	4bab      	ldr	r3, [pc, #684]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004148:	6a1a      	ldr	r2, [r3, #32]
 800414a:	4baa      	ldr	r3, [pc, #680]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800414c:	2101      	movs	r1, #1
 800414e:	430a      	orrs	r2, r1
 8004150:	621a      	str	r2, [r3, #32]
 8004152:	e00b      	b.n	800416c <HAL_RCC_OscConfig+0x3a0>
 8004154:	4ba7      	ldr	r3, [pc, #668]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004156:	6a1a      	ldr	r2, [r3, #32]
 8004158:	4ba6      	ldr	r3, [pc, #664]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800415a:	2101      	movs	r1, #1
 800415c:	438a      	bics	r2, r1
 800415e:	621a      	str	r2, [r3, #32]
 8004160:	4ba4      	ldr	r3, [pc, #656]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004162:	6a1a      	ldr	r2, [r3, #32]
 8004164:	4ba3      	ldr	r3, [pc, #652]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004166:	2104      	movs	r1, #4
 8004168:	438a      	bics	r2, r1
 800416a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d014      	beq.n	800419e <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004174:	f7ff fb52 	bl	800381c <HAL_GetTick>
 8004178:	0003      	movs	r3, r0
 800417a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800417c:	e009      	b.n	8004192 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800417e:	f7ff fb4d 	bl	800381c <HAL_GetTick>
 8004182:	0002      	movs	r2, r0
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	4a9b      	ldr	r2, [pc, #620]	; (80043f8 <HAL_RCC_OscConfig+0x62c>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e12b      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004192:	4b98      	ldr	r3, [pc, #608]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	2202      	movs	r2, #2
 8004198:	4013      	ands	r3, r2
 800419a:	d0f0      	beq.n	800417e <HAL_RCC_OscConfig+0x3b2>
 800419c:	e013      	b.n	80041c6 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800419e:	f7ff fb3d 	bl	800381c <HAL_GetTick>
 80041a2:	0003      	movs	r3, r0
 80041a4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041a6:	e009      	b.n	80041bc <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041a8:	f7ff fb38 	bl	800381c <HAL_GetTick>
 80041ac:	0002      	movs	r2, r0
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	4a91      	ldr	r2, [pc, #580]	; (80043f8 <HAL_RCC_OscConfig+0x62c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e116      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041bc:	4b8d      	ldr	r3, [pc, #564]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	2202      	movs	r2, #2
 80041c2:	4013      	ands	r3, r2
 80041c4:	d1f0      	bne.n	80041a8 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041c6:	231f      	movs	r3, #31
 80041c8:	18fb      	adds	r3, r7, r3
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d105      	bne.n	80041dc <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d0:	4b88      	ldr	r3, [pc, #544]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80041d2:	69da      	ldr	r2, [r3, #28]
 80041d4:	4b87      	ldr	r3, [pc, #540]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80041d6:	4989      	ldr	r1, [pc, #548]	; (80043fc <HAL_RCC_OscConfig+0x630>)
 80041d8:	400a      	ands	r2, r1
 80041da:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2210      	movs	r2, #16
 80041e2:	4013      	ands	r3, r2
 80041e4:	d063      	beq.n	80042ae <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d12a      	bne.n	8004244 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80041ee:	4b81      	ldr	r3, [pc, #516]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80041f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041f2:	4b80      	ldr	r3, [pc, #512]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80041f4:	2104      	movs	r1, #4
 80041f6:	430a      	orrs	r2, r1
 80041f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80041fa:	4b7e      	ldr	r3, [pc, #504]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80041fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041fe:	4b7d      	ldr	r3, [pc, #500]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004200:	2101      	movs	r1, #1
 8004202:	430a      	orrs	r2, r1
 8004204:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004206:	f7ff fb09 	bl	800381c <HAL_GetTick>
 800420a:	0003      	movs	r3, r0
 800420c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800420e:	e008      	b.n	8004222 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004210:	f7ff fb04 	bl	800381c <HAL_GetTick>
 8004214:	0002      	movs	r2, r0
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d901      	bls.n	8004222 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e0e3      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004222:	4b74      	ldr	r3, [pc, #464]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004226:	2202      	movs	r2, #2
 8004228:	4013      	ands	r3, r2
 800422a:	d0f1      	beq.n	8004210 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800422c:	4b71      	ldr	r3, [pc, #452]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800422e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004230:	22f8      	movs	r2, #248	; 0xf8
 8004232:	4393      	bics	r3, r2
 8004234:	0019      	movs	r1, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	00da      	lsls	r2, r3, #3
 800423c:	4b6d      	ldr	r3, [pc, #436]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800423e:	430a      	orrs	r2, r1
 8004240:	635a      	str	r2, [r3, #52]	; 0x34
 8004242:	e034      	b.n	80042ae <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	3305      	adds	r3, #5
 800424a:	d111      	bne.n	8004270 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800424c:	4b69      	ldr	r3, [pc, #420]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800424e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004250:	4b68      	ldr	r3, [pc, #416]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004252:	2104      	movs	r1, #4
 8004254:	438a      	bics	r2, r1
 8004256:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004258:	4b66      	ldr	r3, [pc, #408]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800425a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800425c:	22f8      	movs	r2, #248	; 0xf8
 800425e:	4393      	bics	r3, r2
 8004260:	0019      	movs	r1, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	00da      	lsls	r2, r3, #3
 8004268:	4b62      	ldr	r3, [pc, #392]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800426a:	430a      	orrs	r2, r1
 800426c:	635a      	str	r2, [r3, #52]	; 0x34
 800426e:	e01e      	b.n	80042ae <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004270:	4b60      	ldr	r3, [pc, #384]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004272:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004274:	4b5f      	ldr	r3, [pc, #380]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004276:	2104      	movs	r1, #4
 8004278:	430a      	orrs	r2, r1
 800427a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800427c:	4b5d      	ldr	r3, [pc, #372]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800427e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004280:	4b5c      	ldr	r3, [pc, #368]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004282:	2101      	movs	r1, #1
 8004284:	438a      	bics	r2, r1
 8004286:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004288:	f7ff fac8 	bl	800381c <HAL_GetTick>
 800428c:	0003      	movs	r3, r0
 800428e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004292:	f7ff fac3 	bl	800381c <HAL_GetTick>
 8004296:	0002      	movs	r2, r0
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e0a2      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80042a4:	4b53      	ldr	r3, [pc, #332]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80042a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a8:	2202      	movs	r2, #2
 80042aa:	4013      	ands	r3, r2
 80042ac:	d1f1      	bne.n	8004292 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d100      	bne.n	80042b8 <HAL_RCC_OscConfig+0x4ec>
 80042b6:	e097      	b.n	80043e8 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042b8:	4b4e      	ldr	r3, [pc, #312]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	220c      	movs	r2, #12
 80042be:	4013      	ands	r3, r2
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d100      	bne.n	80042c6 <HAL_RCC_OscConfig+0x4fa>
 80042c4:	e06b      	b.n	800439e <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d14c      	bne.n	8004368 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ce:	4b49      	ldr	r3, [pc, #292]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b48      	ldr	r3, [pc, #288]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80042d4:	494a      	ldr	r1, [pc, #296]	; (8004400 <HAL_RCC_OscConfig+0x634>)
 80042d6:	400a      	ands	r2, r1
 80042d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042da:	f7ff fa9f 	bl	800381c <HAL_GetTick>
 80042de:	0003      	movs	r3, r0
 80042e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042e4:	f7ff fa9a 	bl	800381c <HAL_GetTick>
 80042e8:	0002      	movs	r2, r0
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e079      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042f6:	4b3f      	ldr	r3, [pc, #252]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	2380      	movs	r3, #128	; 0x80
 80042fc:	049b      	lsls	r3, r3, #18
 80042fe:	4013      	ands	r3, r2
 8004300:	d1f0      	bne.n	80042e4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004302:	4b3c      	ldr	r3, [pc, #240]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004306:	220f      	movs	r2, #15
 8004308:	4393      	bics	r3, r2
 800430a:	0019      	movs	r1, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004310:	4b38      	ldr	r3, [pc, #224]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004312:	430a      	orrs	r2, r1
 8004314:	62da      	str	r2, [r3, #44]	; 0x2c
 8004316:	4b37      	ldr	r3, [pc, #220]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	4a3a      	ldr	r2, [pc, #232]	; (8004404 <HAL_RCC_OscConfig+0x638>)
 800431c:	4013      	ands	r3, r2
 800431e:	0019      	movs	r1, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	431a      	orrs	r2, r3
 800432a:	4b32      	ldr	r3, [pc, #200]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800432c:	430a      	orrs	r2, r1
 800432e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004330:	4b30      	ldr	r3, [pc, #192]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	4b2f      	ldr	r3, [pc, #188]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004336:	2180      	movs	r1, #128	; 0x80
 8004338:	0449      	lsls	r1, r1, #17
 800433a:	430a      	orrs	r2, r1
 800433c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433e:	f7ff fa6d 	bl	800381c <HAL_GetTick>
 8004342:	0003      	movs	r3, r0
 8004344:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004348:	f7ff fa68 	bl	800381c <HAL_GetTick>
 800434c:	0002      	movs	r2, r0
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e047      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800435a:	4b26      	ldr	r3, [pc, #152]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	2380      	movs	r3, #128	; 0x80
 8004360:	049b      	lsls	r3, r3, #18
 8004362:	4013      	ands	r3, r2
 8004364:	d0f0      	beq.n	8004348 <HAL_RCC_OscConfig+0x57c>
 8004366:	e03f      	b.n	80043e8 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004368:	4b22      	ldr	r3, [pc, #136]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	4b21      	ldr	r3, [pc, #132]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 800436e:	4924      	ldr	r1, [pc, #144]	; (8004400 <HAL_RCC_OscConfig+0x634>)
 8004370:	400a      	ands	r2, r1
 8004372:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004374:	f7ff fa52 	bl	800381c <HAL_GetTick>
 8004378:	0003      	movs	r3, r0
 800437a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800437c:	e008      	b.n	8004390 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800437e:	f7ff fa4d 	bl	800381c <HAL_GetTick>
 8004382:	0002      	movs	r2, r0
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e02c      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004390:	4b18      	ldr	r3, [pc, #96]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	2380      	movs	r3, #128	; 0x80
 8004396:	049b      	lsls	r3, r3, #18
 8004398:	4013      	ands	r3, r2
 800439a:	d1f0      	bne.n	800437e <HAL_RCC_OscConfig+0x5b2>
 800439c:	e024      	b.n	80043e8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d101      	bne.n	80043aa <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e01f      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80043aa:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80043b0:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <HAL_RCC_OscConfig+0x628>)
 80043b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	23c0      	movs	r3, #192	; 0xc0
 80043ba:	025b      	lsls	r3, r3, #9
 80043bc:	401a      	ands	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d10e      	bne.n	80043e4 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	220f      	movs	r2, #15
 80043ca:	401a      	ands	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d107      	bne.n	80043e4 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	23f0      	movs	r3, #240	; 0xf0
 80043d8:	039b      	lsls	r3, r3, #14
 80043da:	401a      	ands	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d001      	beq.n	80043e8 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e000      	b.n	80043ea <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	0018      	movs	r0, r3
 80043ec:	46bd      	mov	sp, r7
 80043ee:	b008      	add	sp, #32
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	46c0      	nop			; (mov r8, r8)
 80043f4:	40021000 	.word	0x40021000
 80043f8:	00001388 	.word	0x00001388
 80043fc:	efffffff 	.word	0xefffffff
 8004400:	feffffff 	.word	0xfeffffff
 8004404:	ffc27fff 	.word	0xffc27fff

08004408 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e0b3      	b.n	8004584 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800441c:	4b5b      	ldr	r3, [pc, #364]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2201      	movs	r2, #1
 8004422:	4013      	ands	r3, r2
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d911      	bls.n	800444e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800442a:	4b58      	ldr	r3, [pc, #352]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2201      	movs	r2, #1
 8004430:	4393      	bics	r3, r2
 8004432:	0019      	movs	r1, r3
 8004434:	4b55      	ldr	r3, [pc, #340]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	430a      	orrs	r2, r1
 800443a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800443c:	4b53      	ldr	r3, [pc, #332]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2201      	movs	r2, #1
 8004442:	4013      	ands	r3, r2
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d001      	beq.n	800444e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e09a      	b.n	8004584 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2202      	movs	r2, #2
 8004454:	4013      	ands	r3, r2
 8004456:	d015      	beq.n	8004484 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2204      	movs	r2, #4
 800445e:	4013      	ands	r3, r2
 8004460:	d006      	beq.n	8004470 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004462:	4b4b      	ldr	r3, [pc, #300]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	4b4a      	ldr	r3, [pc, #296]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 8004468:	21e0      	movs	r1, #224	; 0xe0
 800446a:	00c9      	lsls	r1, r1, #3
 800446c:	430a      	orrs	r2, r1
 800446e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004470:	4b47      	ldr	r3, [pc, #284]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	22f0      	movs	r2, #240	; 0xf0
 8004476:	4393      	bics	r3, r2
 8004478:	0019      	movs	r1, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689a      	ldr	r2, [r3, #8]
 800447e:	4b44      	ldr	r3, [pc, #272]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 8004480:	430a      	orrs	r2, r1
 8004482:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2201      	movs	r2, #1
 800448a:	4013      	ands	r3, r2
 800448c:	d040      	beq.n	8004510 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d107      	bne.n	80044a6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004496:	4b3e      	ldr	r3, [pc, #248]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	2380      	movs	r3, #128	; 0x80
 800449c:	029b      	lsls	r3, r3, #10
 800449e:	4013      	ands	r3, r2
 80044a0:	d114      	bne.n	80044cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e06e      	b.n	8004584 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d107      	bne.n	80044be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ae:	4b38      	ldr	r3, [pc, #224]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	2380      	movs	r3, #128	; 0x80
 80044b4:	049b      	lsls	r3, r3, #18
 80044b6:	4013      	ands	r3, r2
 80044b8:	d108      	bne.n	80044cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e062      	b.n	8004584 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044be:	4b34      	ldr	r3, [pc, #208]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2202      	movs	r2, #2
 80044c4:	4013      	ands	r3, r2
 80044c6:	d101      	bne.n	80044cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e05b      	b.n	8004584 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044cc:	4b30      	ldr	r3, [pc, #192]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2203      	movs	r2, #3
 80044d2:	4393      	bics	r3, r2
 80044d4:	0019      	movs	r1, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685a      	ldr	r2, [r3, #4]
 80044da:	4b2d      	ldr	r3, [pc, #180]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 80044dc:	430a      	orrs	r2, r1
 80044de:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044e0:	f7ff f99c 	bl	800381c <HAL_GetTick>
 80044e4:	0003      	movs	r3, r0
 80044e6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044e8:	e009      	b.n	80044fe <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ea:	f7ff f997 	bl	800381c <HAL_GetTick>
 80044ee:	0002      	movs	r2, r0
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	4a27      	ldr	r2, [pc, #156]	; (8004594 <HAL_RCC_ClockConfig+0x18c>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e042      	b.n	8004584 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044fe:	4b24      	ldr	r3, [pc, #144]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	220c      	movs	r2, #12
 8004504:	401a      	ands	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	429a      	cmp	r2, r3
 800450e:	d1ec      	bne.n	80044ea <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004510:	4b1e      	ldr	r3, [pc, #120]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2201      	movs	r2, #1
 8004516:	4013      	ands	r3, r2
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d211      	bcs.n	8004542 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800451e:	4b1b      	ldr	r3, [pc, #108]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2201      	movs	r2, #1
 8004524:	4393      	bics	r3, r2
 8004526:	0019      	movs	r1, r3
 8004528:	4b18      	ldr	r3, [pc, #96]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004530:	4b16      	ldr	r3, [pc, #88]	; (800458c <HAL_RCC_ClockConfig+0x184>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2201      	movs	r2, #1
 8004536:	4013      	ands	r3, r2
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	429a      	cmp	r2, r3
 800453c:	d001      	beq.n	8004542 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e020      	b.n	8004584 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2204      	movs	r2, #4
 8004548:	4013      	ands	r3, r2
 800454a:	d009      	beq.n	8004560 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800454c:	4b10      	ldr	r3, [pc, #64]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	4a11      	ldr	r2, [pc, #68]	; (8004598 <HAL_RCC_ClockConfig+0x190>)
 8004552:	4013      	ands	r3, r2
 8004554:	0019      	movs	r1, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68da      	ldr	r2, [r3, #12]
 800455a:	4b0d      	ldr	r3, [pc, #52]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 800455c:	430a      	orrs	r2, r1
 800455e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004560:	f000 f820 	bl	80045a4 <HAL_RCC_GetSysClockFreq>
 8004564:	0001      	movs	r1, r0
 8004566:	4b0a      	ldr	r3, [pc, #40]	; (8004590 <HAL_RCC_ClockConfig+0x188>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	091b      	lsrs	r3, r3, #4
 800456c:	220f      	movs	r2, #15
 800456e:	4013      	ands	r3, r2
 8004570:	4a0a      	ldr	r2, [pc, #40]	; (800459c <HAL_RCC_ClockConfig+0x194>)
 8004572:	5cd3      	ldrb	r3, [r2, r3]
 8004574:	000a      	movs	r2, r1
 8004576:	40da      	lsrs	r2, r3
 8004578:	4b09      	ldr	r3, [pc, #36]	; (80045a0 <HAL_RCC_ClockConfig+0x198>)
 800457a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800457c:	2000      	movs	r0, #0
 800457e:	f7ff f907 	bl	8003790 <HAL_InitTick>
  
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	0018      	movs	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	b004      	add	sp, #16
 800458a:	bd80      	pop	{r7, pc}
 800458c:	40022000 	.word	0x40022000
 8004590:	40021000 	.word	0x40021000
 8004594:	00001388 	.word	0x00001388
 8004598:	fffff8ff 	.word	0xfffff8ff
 800459c:	08009d34 	.word	0x08009d34
 80045a0:	20000000 	.word	0x20000000

080045a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045aa:	2300      	movs	r3, #0
 80045ac:	60fb      	str	r3, [r7, #12]
 80045ae:	2300      	movs	r3, #0
 80045b0:	60bb      	str	r3, [r7, #8]
 80045b2:	2300      	movs	r3, #0
 80045b4:	617b      	str	r3, [r7, #20]
 80045b6:	2300      	movs	r3, #0
 80045b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045ba:	2300      	movs	r3, #0
 80045bc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80045be:	4b21      	ldr	r3, [pc, #132]	; (8004644 <HAL_RCC_GetSysClockFreq+0xa0>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	220c      	movs	r2, #12
 80045c8:	4013      	ands	r3, r2
 80045ca:	2b04      	cmp	r3, #4
 80045cc:	d002      	beq.n	80045d4 <HAL_RCC_GetSysClockFreq+0x30>
 80045ce:	2b08      	cmp	r3, #8
 80045d0:	d003      	beq.n	80045da <HAL_RCC_GetSysClockFreq+0x36>
 80045d2:	e02e      	b.n	8004632 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045d4:	4b1c      	ldr	r3, [pc, #112]	; (8004648 <HAL_RCC_GetSysClockFreq+0xa4>)
 80045d6:	613b      	str	r3, [r7, #16]
      break;
 80045d8:	e02e      	b.n	8004638 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	0c9b      	lsrs	r3, r3, #18
 80045de:	220f      	movs	r2, #15
 80045e0:	4013      	ands	r3, r2
 80045e2:	4a1a      	ldr	r2, [pc, #104]	; (800464c <HAL_RCC_GetSysClockFreq+0xa8>)
 80045e4:	5cd3      	ldrb	r3, [r2, r3]
 80045e6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80045e8:	4b16      	ldr	r3, [pc, #88]	; (8004644 <HAL_RCC_GetSysClockFreq+0xa0>)
 80045ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ec:	220f      	movs	r2, #15
 80045ee:	4013      	ands	r3, r2
 80045f0:	4a17      	ldr	r2, [pc, #92]	; (8004650 <HAL_RCC_GetSysClockFreq+0xac>)
 80045f2:	5cd3      	ldrb	r3, [r2, r3]
 80045f4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	23c0      	movs	r3, #192	; 0xc0
 80045fa:	025b      	lsls	r3, r3, #9
 80045fc:	401a      	ands	r2, r3
 80045fe:	2380      	movs	r3, #128	; 0x80
 8004600:	025b      	lsls	r3, r3, #9
 8004602:	429a      	cmp	r2, r3
 8004604:	d109      	bne.n	800461a <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004606:	68b9      	ldr	r1, [r7, #8]
 8004608:	480f      	ldr	r0, [pc, #60]	; (8004648 <HAL_RCC_GetSysClockFreq+0xa4>)
 800460a:	f7fb fd99 	bl	8000140 <__udivsi3>
 800460e:	0003      	movs	r3, r0
 8004610:	001a      	movs	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4353      	muls	r3, r2
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	e008      	b.n	800462c <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800461a:	68b9      	ldr	r1, [r7, #8]
 800461c:	480a      	ldr	r0, [pc, #40]	; (8004648 <HAL_RCC_GetSysClockFreq+0xa4>)
 800461e:	f7fb fd8f 	bl	8000140 <__udivsi3>
 8004622:	0003      	movs	r3, r0
 8004624:	001a      	movs	r2, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4353      	muls	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	613b      	str	r3, [r7, #16]
      break;
 8004630:	e002      	b.n	8004638 <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004632:	4b05      	ldr	r3, [pc, #20]	; (8004648 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004634:	613b      	str	r3, [r7, #16]
      break;
 8004636:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004638:	693b      	ldr	r3, [r7, #16]
}
 800463a:	0018      	movs	r0, r3
 800463c:	46bd      	mov	sp, r7
 800463e:	b006      	add	sp, #24
 8004640:	bd80      	pop	{r7, pc}
 8004642:	46c0      	nop			; (mov r8, r8)
 8004644:	40021000 	.word	0x40021000
 8004648:	007a1200 	.word	0x007a1200
 800464c:	08009d4c 	.word	0x08009d4c
 8004650:	08009d5c 	.word	0x08009d5c

08004654 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004658:	4b02      	ldr	r3, [pc, #8]	; (8004664 <HAL_RCC_GetHCLKFreq+0x10>)
 800465a:	681b      	ldr	r3, [r3, #0]
}
 800465c:	0018      	movs	r0, r3
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	46c0      	nop			; (mov r8, r8)
 8004664:	20000000 	.word	0x20000000

08004668 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800466c:	f7ff fff2 	bl	8004654 <HAL_RCC_GetHCLKFreq>
 8004670:	0001      	movs	r1, r0
 8004672:	4b06      	ldr	r3, [pc, #24]	; (800468c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	0a1b      	lsrs	r3, r3, #8
 8004678:	2207      	movs	r2, #7
 800467a:	4013      	ands	r3, r2
 800467c:	4a04      	ldr	r2, [pc, #16]	; (8004690 <HAL_RCC_GetPCLK1Freq+0x28>)
 800467e:	5cd3      	ldrb	r3, [r2, r3]
 8004680:	40d9      	lsrs	r1, r3
 8004682:	000b      	movs	r3, r1
}    
 8004684:	0018      	movs	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	46c0      	nop			; (mov r8, r8)
 800468c:	40021000 	.word	0x40021000
 8004690:	08009d44 	.word	0x08009d44

08004694 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d101      	bne.n	80046a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e0a8      	b.n	80047f8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d109      	bne.n	80046c2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685a      	ldr	r2, [r3, #4]
 80046b2:	2382      	movs	r3, #130	; 0x82
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d009      	beq.n	80046ce <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	61da      	str	r2, [r3, #28]
 80046c0:	e005      	b.n	80046ce <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	225d      	movs	r2, #93	; 0x5d
 80046d8:	5c9b      	ldrb	r3, [r3, r2]
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d107      	bne.n	80046f0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	225c      	movs	r2, #92	; 0x5c
 80046e4:	2100      	movs	r1, #0
 80046e6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	0018      	movs	r0, r3
 80046ec:	f7fe fd4c 	bl	8003188 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	225d      	movs	r2, #93	; 0x5d
 80046f4:	2102      	movs	r1, #2
 80046f6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2140      	movs	r1, #64	; 0x40
 8004704:	438a      	bics	r2, r1
 8004706:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68da      	ldr	r2, [r3, #12]
 800470c:	23e0      	movs	r3, #224	; 0xe0
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	429a      	cmp	r2, r3
 8004712:	d902      	bls.n	800471a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004714:	2300      	movs	r3, #0
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	e002      	b.n	8004720 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800471a:	2380      	movs	r3, #128	; 0x80
 800471c:	015b      	lsls	r3, r3, #5
 800471e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68da      	ldr	r2, [r3, #12]
 8004724:	23f0      	movs	r3, #240	; 0xf0
 8004726:	011b      	lsls	r3, r3, #4
 8004728:	429a      	cmp	r2, r3
 800472a:	d008      	beq.n	800473e <HAL_SPI_Init+0xaa>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	23e0      	movs	r3, #224	; 0xe0
 8004732:	00db      	lsls	r3, r3, #3
 8004734:	429a      	cmp	r2, r3
 8004736:	d002      	beq.n	800473e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	2382      	movs	r3, #130	; 0x82
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	401a      	ands	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6899      	ldr	r1, [r3, #8]
 800474c:	2384      	movs	r3, #132	; 0x84
 800474e:	021b      	lsls	r3, r3, #8
 8004750:	400b      	ands	r3, r1
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	2102      	movs	r1, #2
 800475a:	400b      	ands	r3, r1
 800475c:	431a      	orrs	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	695b      	ldr	r3, [r3, #20]
 8004762:	2101      	movs	r1, #1
 8004764:	400b      	ands	r3, r1
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6999      	ldr	r1, [r3, #24]
 800476c:	2380      	movs	r3, #128	; 0x80
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	400b      	ands	r3, r1
 8004772:	431a      	orrs	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	69db      	ldr	r3, [r3, #28]
 8004778:	2138      	movs	r1, #56	; 0x38
 800477a:	400b      	ands	r3, r1
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	2180      	movs	r1, #128	; 0x80
 8004784:	400b      	ands	r3, r1
 8004786:	431a      	orrs	r2, r3
 8004788:	0011      	movs	r1, r2
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800478e:	2380      	movs	r3, #128	; 0x80
 8004790:	019b      	lsls	r3, r3, #6
 8004792:	401a      	ands	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	430a      	orrs	r2, r1
 800479a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	0c1b      	lsrs	r3, r3, #16
 80047a2:	2204      	movs	r2, #4
 80047a4:	401a      	ands	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	2110      	movs	r1, #16
 80047ac:	400b      	ands	r3, r1
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b4:	2108      	movs	r1, #8
 80047b6:	400b      	ands	r3, r1
 80047b8:	431a      	orrs	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68d9      	ldr	r1, [r3, #12]
 80047be:	23f0      	movs	r3, #240	; 0xf0
 80047c0:	011b      	lsls	r3, r3, #4
 80047c2:	400b      	ands	r3, r1
 80047c4:	431a      	orrs	r2, r3
 80047c6:	0011      	movs	r1, r2
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	2380      	movs	r3, #128	; 0x80
 80047cc:	015b      	lsls	r3, r3, #5
 80047ce:	401a      	ands	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	430a      	orrs	r2, r1
 80047d6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	69da      	ldr	r2, [r3, #28]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4907      	ldr	r1, [pc, #28]	; (8004800 <HAL_SPI_Init+0x16c>)
 80047e4:	400a      	ands	r2, r1
 80047e6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	225d      	movs	r2, #93	; 0x5d
 80047f2:	2101      	movs	r1, #1
 80047f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	0018      	movs	r0, r3
 80047fa:	46bd      	mov	sp, r7
 80047fc:	b004      	add	sp, #16
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	fffff7ff 	.word	0xfffff7ff

08004804 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b088      	sub	sp, #32
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	099b      	lsrs	r3, r3, #6
 8004820:	001a      	movs	r2, r3
 8004822:	2301      	movs	r3, #1
 8004824:	4013      	ands	r3, r2
 8004826:	d10f      	bne.n	8004848 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	2201      	movs	r2, #1
 800482c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800482e:	d00b      	beq.n	8004848 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	099b      	lsrs	r3, r3, #6
 8004834:	001a      	movs	r2, r3
 8004836:	2301      	movs	r3, #1
 8004838:	4013      	ands	r3, r2
 800483a:	d005      	beq.n	8004848 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	0010      	movs	r0, r2
 8004844:	4798      	blx	r3
    return;
 8004846:	e0d5      	b.n	80049f4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	085b      	lsrs	r3, r3, #1
 800484c:	001a      	movs	r2, r3
 800484e:	2301      	movs	r3, #1
 8004850:	4013      	ands	r3, r2
 8004852:	d00b      	beq.n	800486c <HAL_SPI_IRQHandler+0x68>
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	09db      	lsrs	r3, r3, #7
 8004858:	001a      	movs	r2, r3
 800485a:	2301      	movs	r3, #1
 800485c:	4013      	ands	r3, r2
 800485e:	d005      	beq.n	800486c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	0010      	movs	r0, r2
 8004868:	4798      	blx	r3
    return;
 800486a:	e0c3      	b.n	80049f4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	095b      	lsrs	r3, r3, #5
 8004870:	001a      	movs	r2, r3
 8004872:	2301      	movs	r3, #1
 8004874:	4013      	ands	r3, r2
 8004876:	d10c      	bne.n	8004892 <HAL_SPI_IRQHandler+0x8e>
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	099b      	lsrs	r3, r3, #6
 800487c:	001a      	movs	r2, r3
 800487e:	2301      	movs	r3, #1
 8004880:	4013      	ands	r3, r2
 8004882:	d106      	bne.n	8004892 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	0a1b      	lsrs	r3, r3, #8
 8004888:	001a      	movs	r2, r3
 800488a:	2301      	movs	r3, #1
 800488c:	4013      	ands	r3, r2
 800488e:	d100      	bne.n	8004892 <HAL_SPI_IRQHandler+0x8e>
 8004890:	e0b0      	b.n	80049f4 <HAL_SPI_IRQHandler+0x1f0>
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	095b      	lsrs	r3, r3, #5
 8004896:	001a      	movs	r2, r3
 8004898:	2301      	movs	r3, #1
 800489a:	4013      	ands	r3, r2
 800489c:	d100      	bne.n	80048a0 <HAL_SPI_IRQHandler+0x9c>
 800489e:	e0a9      	b.n	80049f4 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	099b      	lsrs	r3, r3, #6
 80048a4:	001a      	movs	r2, r3
 80048a6:	2301      	movs	r3, #1
 80048a8:	4013      	ands	r3, r2
 80048aa:	d023      	beq.n	80048f4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	225d      	movs	r2, #93	; 0x5d
 80048b0:	5c9b      	ldrb	r3, [r3, r2]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b03      	cmp	r3, #3
 80048b6:	d011      	beq.n	80048dc <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048bc:	2204      	movs	r2, #4
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048c4:	2300      	movs	r3, #0
 80048c6:	617b      	str	r3, [r7, #20]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	e00b      	b.n	80048f4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048dc:	2300      	movs	r3, #0
 80048de:	613b      	str	r3, [r7, #16]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	613b      	str	r3, [r7, #16]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	613b      	str	r3, [r7, #16]
 80048f0:	693b      	ldr	r3, [r7, #16]
        return;
 80048f2:	e07f      	b.n	80049f4 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	095b      	lsrs	r3, r3, #5
 80048f8:	001a      	movs	r2, r3
 80048fa:	2301      	movs	r3, #1
 80048fc:	4013      	ands	r3, r2
 80048fe:	d014      	beq.n	800492a <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004904:	2201      	movs	r2, #1
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800490c:	2300      	movs	r3, #0
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	60fb      	str	r3, [r7, #12]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2140      	movs	r1, #64	; 0x40
 8004924:	438a      	bics	r2, r1
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	0a1b      	lsrs	r3, r3, #8
 800492e:	001a      	movs	r2, r3
 8004930:	2301      	movs	r3, #1
 8004932:	4013      	ands	r3, r2
 8004934:	d00c      	beq.n	8004950 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800493a:	2208      	movs	r2, #8
 800493c:	431a      	orrs	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	60bb      	str	r3, [r7, #8]
 800494e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004954:	2b00      	cmp	r3, #0
 8004956:	d04c      	beq.n	80049f2 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	21e0      	movs	r1, #224	; 0xe0
 8004964:	438a      	bics	r2, r1
 8004966:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	225d      	movs	r2, #93	; 0x5d
 800496c:	2101      	movs	r1, #1
 800496e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	2202      	movs	r2, #2
 8004974:	4013      	ands	r3, r2
 8004976:	d103      	bne.n	8004980 <HAL_SPI_IRQHandler+0x17c>
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	2201      	movs	r2, #1
 800497c:	4013      	ands	r3, r2
 800497e:	d032      	beq.n	80049e6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2103      	movs	r1, #3
 800498c:	438a      	bics	r2, r1
 800498e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004994:	2b00      	cmp	r3, #0
 8004996:	d010      	beq.n	80049ba <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499c:	4a17      	ldr	r2, [pc, #92]	; (80049fc <HAL_SPI_IRQHandler+0x1f8>)
 800499e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a4:	0018      	movs	r0, r3
 80049a6:	f7ff f821 	bl	80039ec <HAL_DMA_Abort_IT>
 80049aa:	1e03      	subs	r3, r0, #0
 80049ac:	d005      	beq.n	80049ba <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049b2:	2240      	movs	r2, #64	; 0x40
 80049b4:	431a      	orrs	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d016      	beq.n	80049f0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c6:	4a0d      	ldr	r2, [pc, #52]	; (80049fc <HAL_SPI_IRQHandler+0x1f8>)
 80049c8:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ce:	0018      	movs	r0, r3
 80049d0:	f7ff f80c 	bl	80039ec <HAL_DMA_Abort_IT>
 80049d4:	1e03      	subs	r3, r0, #0
 80049d6:	d00b      	beq.n	80049f0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049dc:	2240      	movs	r2, #64	; 0x40
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80049e4:	e004      	b.n	80049f0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	0018      	movs	r0, r3
 80049ea:	f000 f809 	bl	8004a00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80049ee:	e000      	b.n	80049f2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80049f0:	46c0      	nop			; (mov r8, r8)
    return;
 80049f2:	46c0      	nop			; (mov r8, r8)
  }
}
 80049f4:	46bd      	mov	sp, r7
 80049f6:	b008      	add	sp, #32
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	46c0      	nop			; (mov r8, r8)
 80049fc:	08004a11 	.word	0x08004a11

08004a00 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004a08:	46c0      	nop			; (mov r8, r8)
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b002      	add	sp, #8
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2246      	movs	r2, #70	; 0x46
 8004a22:	2100      	movs	r1, #0
 8004a24:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	0018      	movs	r0, r3
 8004a30:	f7ff ffe6 	bl	8004a00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a34:	46c0      	nop			; (mov r8, r8)
 8004a36:	46bd      	mov	sp, r7
 8004a38:	b004      	add	sp, #16
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e042      	b.n	8004ad4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	223d      	movs	r2, #61	; 0x3d
 8004a52:	5c9b      	ldrb	r3, [r3, r2]
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d107      	bne.n	8004a6a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	223c      	movs	r2, #60	; 0x3c
 8004a5e:	2100      	movs	r1, #0
 8004a60:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	0018      	movs	r0, r3
 8004a66:	f7fe fbe5 	bl	8003234 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	223d      	movs	r2, #61	; 0x3d
 8004a6e:	2102      	movs	r1, #2
 8004a70:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	3304      	adds	r3, #4
 8004a7a:	0019      	movs	r1, r3
 8004a7c:	0010      	movs	r0, r2
 8004a7e:	f000 ff35 	bl	80058ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2246      	movs	r2, #70	; 0x46
 8004a86:	2101      	movs	r1, #1
 8004a88:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	223e      	movs	r2, #62	; 0x3e
 8004a8e:	2101      	movs	r1, #1
 8004a90:	5499      	strb	r1, [r3, r2]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	223f      	movs	r2, #63	; 0x3f
 8004a96:	2101      	movs	r1, #1
 8004a98:	5499      	strb	r1, [r3, r2]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2240      	movs	r2, #64	; 0x40
 8004a9e:	2101      	movs	r1, #1
 8004aa0:	5499      	strb	r1, [r3, r2]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2241      	movs	r2, #65	; 0x41
 8004aa6:	2101      	movs	r1, #1
 8004aa8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2242      	movs	r2, #66	; 0x42
 8004aae:	2101      	movs	r1, #1
 8004ab0:	5499      	strb	r1, [r3, r2]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2243      	movs	r2, #67	; 0x43
 8004ab6:	2101      	movs	r1, #1
 8004ab8:	5499      	strb	r1, [r3, r2]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2244      	movs	r2, #68	; 0x44
 8004abe:	2101      	movs	r1, #1
 8004ac0:	5499      	strb	r1, [r3, r2]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2245      	movs	r2, #69	; 0x45
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	223d      	movs	r2, #61	; 0x3d
 8004ace:	2101      	movs	r1, #1
 8004ad0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	b002      	add	sp, #8
 8004ada:	bd80      	pop	{r7, pc}

08004adc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	223d      	movs	r2, #61	; 0x3d
 8004ae8:	5c9b      	ldrb	r3, [r3, r2]
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d001      	beq.n	8004af4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e035      	b.n	8004b60 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	223d      	movs	r2, #61	; 0x3d
 8004af8:	2102      	movs	r1, #2
 8004afa:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2101      	movs	r1, #1
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a15      	ldr	r2, [pc, #84]	; (8004b68 <HAL_TIM_Base_Start_IT+0x8c>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d009      	beq.n	8004b2a <HAL_TIM_Base_Start_IT+0x4e>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a14      	ldr	r2, [pc, #80]	; (8004b6c <HAL_TIM_Base_Start_IT+0x90>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d004      	beq.n	8004b2a <HAL_TIM_Base_Start_IT+0x4e>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a12      	ldr	r2, [pc, #72]	; (8004b70 <HAL_TIM_Base_Start_IT+0x94>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d111      	bne.n	8004b4e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	2207      	movs	r2, #7
 8004b32:	4013      	ands	r3, r2
 8004b34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2b06      	cmp	r3, #6
 8004b3a:	d010      	beq.n	8004b5e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2101      	movs	r1, #1
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b4c:	e007      	b.n	8004b5e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2101      	movs	r1, #1
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	0018      	movs	r0, r3
 8004b62:	46bd      	mov	sp, r7
 8004b64:	b004      	add	sp, #16
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	40012c00 	.word	0x40012c00
 8004b6c:	40000400 	.word	0x40000400
 8004b70:	40014000 	.word	0x40014000

08004b74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e042      	b.n	8004c0c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	223d      	movs	r2, #61	; 0x3d
 8004b8a:	5c9b      	ldrb	r3, [r3, r2]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d107      	bne.n	8004ba2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	223c      	movs	r2, #60	; 0x3c
 8004b96:	2100      	movs	r1, #0
 8004b98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f000 f839 	bl	8004c14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	223d      	movs	r2, #61	; 0x3d
 8004ba6:	2102      	movs	r1, #2
 8004ba8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	0019      	movs	r1, r3
 8004bb4:	0010      	movs	r0, r2
 8004bb6:	f000 fe99 	bl	80058ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2246      	movs	r2, #70	; 0x46
 8004bbe:	2101      	movs	r1, #1
 8004bc0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	223e      	movs	r2, #62	; 0x3e
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	5499      	strb	r1, [r3, r2]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	223f      	movs	r2, #63	; 0x3f
 8004bce:	2101      	movs	r1, #1
 8004bd0:	5499      	strb	r1, [r3, r2]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2240      	movs	r2, #64	; 0x40
 8004bd6:	2101      	movs	r1, #1
 8004bd8:	5499      	strb	r1, [r3, r2]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2241      	movs	r2, #65	; 0x41
 8004bde:	2101      	movs	r1, #1
 8004be0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2242      	movs	r2, #66	; 0x42
 8004be6:	2101      	movs	r1, #1
 8004be8:	5499      	strb	r1, [r3, r2]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2243      	movs	r2, #67	; 0x43
 8004bee:	2101      	movs	r1, #1
 8004bf0:	5499      	strb	r1, [r3, r2]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2244      	movs	r2, #68	; 0x44
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	5499      	strb	r1, [r3, r2]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2245      	movs	r2, #69	; 0x45
 8004bfe:	2101      	movs	r1, #1
 8004c00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	223d      	movs	r2, #61	; 0x3d
 8004c06:	2101      	movs	r1, #1
 8004c08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b002      	add	sp, #8
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c1c:	46c0      	nop			; (mov r8, r8)
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b002      	add	sp, #8
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d108      	bne.n	8004c46 <HAL_TIM_PWM_Start+0x22>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	223e      	movs	r2, #62	; 0x3e
 8004c38:	5c9b      	ldrb	r3, [r3, r2]
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	1e5a      	subs	r2, r3, #1
 8004c40:	4193      	sbcs	r3, r2
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	e01f      	b.n	8004c86 <HAL_TIM_PWM_Start+0x62>
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b04      	cmp	r3, #4
 8004c4a:	d108      	bne.n	8004c5e <HAL_TIM_PWM_Start+0x3a>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	223f      	movs	r2, #63	; 0x3f
 8004c50:	5c9b      	ldrb	r3, [r3, r2]
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	3b01      	subs	r3, #1
 8004c56:	1e5a      	subs	r2, r3, #1
 8004c58:	4193      	sbcs	r3, r2
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	e013      	b.n	8004c86 <HAL_TIM_PWM_Start+0x62>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d108      	bne.n	8004c76 <HAL_TIM_PWM_Start+0x52>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2240      	movs	r2, #64	; 0x40
 8004c68:	5c9b      	ldrb	r3, [r3, r2]
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	1e5a      	subs	r2, r3, #1
 8004c70:	4193      	sbcs	r3, r2
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	e007      	b.n	8004c86 <HAL_TIM_PWM_Start+0x62>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2241      	movs	r2, #65	; 0x41
 8004c7a:	5c9b      	ldrb	r3, [r3, r2]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	1e5a      	subs	r2, r3, #1
 8004c82:	4193      	sbcs	r3, r2
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e06e      	b.n	8004d6c <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d104      	bne.n	8004c9e <HAL_TIM_PWM_Start+0x7a>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	223e      	movs	r2, #62	; 0x3e
 8004c98:	2102      	movs	r1, #2
 8004c9a:	5499      	strb	r1, [r3, r2]
 8004c9c:	e013      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xa2>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d104      	bne.n	8004cae <HAL_TIM_PWM_Start+0x8a>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	223f      	movs	r2, #63	; 0x3f
 8004ca8:	2102      	movs	r1, #2
 8004caa:	5499      	strb	r1, [r3, r2]
 8004cac:	e00b      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xa2>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d104      	bne.n	8004cbe <HAL_TIM_PWM_Start+0x9a>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2240      	movs	r2, #64	; 0x40
 8004cb8:	2102      	movs	r1, #2
 8004cba:	5499      	strb	r1, [r3, r2]
 8004cbc:	e003      	b.n	8004cc6 <HAL_TIM_PWM_Start+0xa2>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2241      	movs	r2, #65	; 0x41
 8004cc2:	2102      	movs	r1, #2
 8004cc4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6839      	ldr	r1, [r7, #0]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	0018      	movs	r0, r3
 8004cd0:	f001 fab0 	bl	8006234 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a26      	ldr	r2, [pc, #152]	; (8004d74 <HAL_TIM_PWM_Start+0x150>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d00e      	beq.n	8004cfc <HAL_TIM_PWM_Start+0xd8>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a25      	ldr	r2, [pc, #148]	; (8004d78 <HAL_TIM_PWM_Start+0x154>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d009      	beq.n	8004cfc <HAL_TIM_PWM_Start+0xd8>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a23      	ldr	r2, [pc, #140]	; (8004d7c <HAL_TIM_PWM_Start+0x158>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d004      	beq.n	8004cfc <HAL_TIM_PWM_Start+0xd8>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a22      	ldr	r2, [pc, #136]	; (8004d80 <HAL_TIM_PWM_Start+0x15c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d101      	bne.n	8004d00 <HAL_TIM_PWM_Start+0xdc>
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e000      	b.n	8004d02 <HAL_TIM_PWM_Start+0xde>
 8004d00:	2300      	movs	r3, #0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d008      	beq.n	8004d18 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2180      	movs	r1, #128	; 0x80
 8004d12:	0209      	lsls	r1, r1, #8
 8004d14:	430a      	orrs	r2, r1
 8004d16:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a15      	ldr	r2, [pc, #84]	; (8004d74 <HAL_TIM_PWM_Start+0x150>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d009      	beq.n	8004d36 <HAL_TIM_PWM_Start+0x112>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a17      	ldr	r2, [pc, #92]	; (8004d84 <HAL_TIM_PWM_Start+0x160>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d004      	beq.n	8004d36 <HAL_TIM_PWM_Start+0x112>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a11      	ldr	r2, [pc, #68]	; (8004d78 <HAL_TIM_PWM_Start+0x154>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d111      	bne.n	8004d5a <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	2207      	movs	r2, #7
 8004d3e:	4013      	ands	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2b06      	cmp	r3, #6
 8004d46:	d010      	beq.n	8004d6a <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2101      	movs	r1, #1
 8004d54:	430a      	orrs	r2, r1
 8004d56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d58:	e007      	b.n	8004d6a <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2101      	movs	r1, #1
 8004d66:	430a      	orrs	r2, r1
 8004d68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	0018      	movs	r0, r3
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	b004      	add	sp, #16
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	40012c00 	.word	0x40012c00
 8004d78:	40014000 	.word	0x40014000
 8004d7c:	40014400 	.word	0x40014400
 8004d80:	40014800 	.word	0x40014800
 8004d84:	40000400 	.word	0x40000400

08004d88 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e042      	b.n	8004e20 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	223d      	movs	r2, #61	; 0x3d
 8004d9e:	5c9b      	ldrb	r3, [r3, r2]
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d107      	bne.n	8004db6 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	223c      	movs	r2, #60	; 0x3c
 8004daa:	2100      	movs	r1, #0
 8004dac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	0018      	movs	r0, r3
 8004db2:	f000 f839 	bl	8004e28 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	223d      	movs	r2, #61	; 0x3d
 8004dba:	2102      	movs	r1, #2
 8004dbc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	0019      	movs	r1, r3
 8004dc8:	0010      	movs	r0, r2
 8004dca:	f000 fd8f 	bl	80058ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2246      	movs	r2, #70	; 0x46
 8004dd2:	2101      	movs	r1, #1
 8004dd4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	223e      	movs	r2, #62	; 0x3e
 8004dda:	2101      	movs	r1, #1
 8004ddc:	5499      	strb	r1, [r3, r2]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	223f      	movs	r2, #63	; 0x3f
 8004de2:	2101      	movs	r1, #1
 8004de4:	5499      	strb	r1, [r3, r2]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2240      	movs	r2, #64	; 0x40
 8004dea:	2101      	movs	r1, #1
 8004dec:	5499      	strb	r1, [r3, r2]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2241      	movs	r2, #65	; 0x41
 8004df2:	2101      	movs	r1, #1
 8004df4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2242      	movs	r2, #66	; 0x42
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	5499      	strb	r1, [r3, r2]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2243      	movs	r2, #67	; 0x43
 8004e02:	2101      	movs	r1, #1
 8004e04:	5499      	strb	r1, [r3, r2]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2244      	movs	r2, #68	; 0x44
 8004e0a:	2101      	movs	r1, #1
 8004e0c:	5499      	strb	r1, [r3, r2]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2245      	movs	r2, #69	; 0x45
 8004e12:	2101      	movs	r1, #1
 8004e14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	223d      	movs	r2, #61	; 0x3d
 8004e1a:	2101      	movs	r1, #1
 8004e1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	0018      	movs	r0, r3
 8004e22:	46bd      	mov	sp, r7
 8004e24:	b002      	add	sp, #8
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004e30:	46c0      	nop			; (mov r8, r8)
 8004e32:	46bd      	mov	sp, r7
 8004e34:	b002      	add	sp, #8
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e42:	230f      	movs	r3, #15
 8004e44:	18fb      	adds	r3, r7, r3
 8004e46:	2200      	movs	r2, #0
 8004e48:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_IC_Start_IT+0x22>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	223e      	movs	r2, #62	; 0x3e
 8004e54:	5c9b      	ldrb	r3, [r3, r2]
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	e013      	b.n	8004e82 <HAL_TIM_IC_Start_IT+0x4a>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d104      	bne.n	8004e6a <HAL_TIM_IC_Start_IT+0x32>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	223f      	movs	r2, #63	; 0x3f
 8004e64:	5c9b      	ldrb	r3, [r3, r2]
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	e00b      	b.n	8004e82 <HAL_TIM_IC_Start_IT+0x4a>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d104      	bne.n	8004e7a <HAL_TIM_IC_Start_IT+0x42>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2240      	movs	r2, #64	; 0x40
 8004e74:	5c9b      	ldrb	r3, [r3, r2]
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	e003      	b.n	8004e82 <HAL_TIM_IC_Start_IT+0x4a>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2241      	movs	r2, #65	; 0x41
 8004e7e:	5c9b      	ldrb	r3, [r3, r2]
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	220e      	movs	r2, #14
 8004e84:	18ba      	adds	r2, r7, r2
 8004e86:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d104      	bne.n	8004e98 <HAL_TIM_IC_Start_IT+0x60>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2242      	movs	r2, #66	; 0x42
 8004e92:	5c9b      	ldrb	r3, [r3, r2]
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	e013      	b.n	8004ec0 <HAL_TIM_IC_Start_IT+0x88>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2b04      	cmp	r3, #4
 8004e9c:	d104      	bne.n	8004ea8 <HAL_TIM_IC_Start_IT+0x70>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2243      	movs	r2, #67	; 0x43
 8004ea2:	5c9b      	ldrb	r3, [r3, r2]
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	e00b      	b.n	8004ec0 <HAL_TIM_IC_Start_IT+0x88>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d104      	bne.n	8004eb8 <HAL_TIM_IC_Start_IT+0x80>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2244      	movs	r2, #68	; 0x44
 8004eb2:	5c9b      	ldrb	r3, [r3, r2]
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	e003      	b.n	8004ec0 <HAL_TIM_IC_Start_IT+0x88>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2245      	movs	r2, #69	; 0x45
 8004ebc:	5c9b      	ldrb	r3, [r3, r2]
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	210d      	movs	r1, #13
 8004ec2:	187a      	adds	r2, r7, r1
 8004ec4:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ec6:	230e      	movs	r3, #14
 8004ec8:	18fb      	adds	r3, r7, r3
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d103      	bne.n	8004ed8 <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ed0:	187b      	adds	r3, r7, r1
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d001      	beq.n	8004edc <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e0ab      	b.n	8005034 <HAL_TIM_IC_Start_IT+0x1fc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d104      	bne.n	8004eec <HAL_TIM_IC_Start_IT+0xb4>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	223e      	movs	r2, #62	; 0x3e
 8004ee6:	2102      	movs	r1, #2
 8004ee8:	5499      	strb	r1, [r3, r2]
 8004eea:	e013      	b.n	8004f14 <HAL_TIM_IC_Start_IT+0xdc>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	d104      	bne.n	8004efc <HAL_TIM_IC_Start_IT+0xc4>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	223f      	movs	r2, #63	; 0x3f
 8004ef6:	2102      	movs	r1, #2
 8004ef8:	5499      	strb	r1, [r3, r2]
 8004efa:	e00b      	b.n	8004f14 <HAL_TIM_IC_Start_IT+0xdc>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	2b08      	cmp	r3, #8
 8004f00:	d104      	bne.n	8004f0c <HAL_TIM_IC_Start_IT+0xd4>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2240      	movs	r2, #64	; 0x40
 8004f06:	2102      	movs	r1, #2
 8004f08:	5499      	strb	r1, [r3, r2]
 8004f0a:	e003      	b.n	8004f14 <HAL_TIM_IC_Start_IT+0xdc>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2241      	movs	r2, #65	; 0x41
 8004f10:	2102      	movs	r1, #2
 8004f12:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d104      	bne.n	8004f24 <HAL_TIM_IC_Start_IT+0xec>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2242      	movs	r2, #66	; 0x42
 8004f1e:	2102      	movs	r1, #2
 8004f20:	5499      	strb	r1, [r3, r2]
 8004f22:	e013      	b.n	8004f4c <HAL_TIM_IC_Start_IT+0x114>
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d104      	bne.n	8004f34 <HAL_TIM_IC_Start_IT+0xfc>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2243      	movs	r2, #67	; 0x43
 8004f2e:	2102      	movs	r1, #2
 8004f30:	5499      	strb	r1, [r3, r2]
 8004f32:	e00b      	b.n	8004f4c <HAL_TIM_IC_Start_IT+0x114>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	2b08      	cmp	r3, #8
 8004f38:	d104      	bne.n	8004f44 <HAL_TIM_IC_Start_IT+0x10c>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2244      	movs	r2, #68	; 0x44
 8004f3e:	2102      	movs	r1, #2
 8004f40:	5499      	strb	r1, [r3, r2]
 8004f42:	e003      	b.n	8004f4c <HAL_TIM_IC_Start_IT+0x114>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2245      	movs	r2, #69	; 0x45
 8004f48:	2102      	movs	r1, #2
 8004f4a:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	2b0c      	cmp	r3, #12
 8004f50:	d02a      	beq.n	8004fa8 <HAL_TIM_IC_Start_IT+0x170>
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2b0c      	cmp	r3, #12
 8004f56:	d830      	bhi.n	8004fba <HAL_TIM_IC_Start_IT+0x182>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d01b      	beq.n	8004f96 <HAL_TIM_IC_Start_IT+0x15e>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b08      	cmp	r3, #8
 8004f62:	d82a      	bhi.n	8004fba <HAL_TIM_IC_Start_IT+0x182>
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d003      	beq.n	8004f72 <HAL_TIM_IC_Start_IT+0x13a>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b04      	cmp	r3, #4
 8004f6e:	d009      	beq.n	8004f84 <HAL_TIM_IC_Start_IT+0x14c>
 8004f70:	e023      	b.n	8004fba <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68da      	ldr	r2, [r3, #12]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2102      	movs	r1, #2
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	60da      	str	r2, [r3, #12]
      break;
 8004f82:	e01f      	b.n	8004fc4 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2104      	movs	r1, #4
 8004f90:	430a      	orrs	r2, r1
 8004f92:	60da      	str	r2, [r3, #12]
      break;
 8004f94:	e016      	b.n	8004fc4 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68da      	ldr	r2, [r3, #12]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2108      	movs	r1, #8
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	60da      	str	r2, [r3, #12]
      break;
 8004fa6:	e00d      	b.n	8004fc4 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2110      	movs	r1, #16
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	60da      	str	r2, [r3, #12]
      break;
 8004fb8:	e004      	b.n	8004fc4 <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 8004fba:	230f      	movs	r3, #15
 8004fbc:	18fb      	adds	r3, r7, r3
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	701a      	strb	r2, [r3, #0]
      break;
 8004fc2:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8004fc4:	230f      	movs	r3, #15
 8004fc6:	18fb      	adds	r3, r7, r3
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d12f      	bne.n	800502e <HAL_TIM_IC_Start_IT+0x1f6>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6839      	ldr	r1, [r7, #0]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f001 f92c 	bl	8006234 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a16      	ldr	r2, [pc, #88]	; (800503c <HAL_TIM_IC_Start_IT+0x204>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d009      	beq.n	8004ffa <HAL_TIM_IC_Start_IT+0x1c2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a15      	ldr	r2, [pc, #84]	; (8005040 <HAL_TIM_IC_Start_IT+0x208>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d004      	beq.n	8004ffa <HAL_TIM_IC_Start_IT+0x1c2>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a13      	ldr	r2, [pc, #76]	; (8005044 <HAL_TIM_IC_Start_IT+0x20c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d111      	bne.n	800501e <HAL_TIM_IC_Start_IT+0x1e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	2207      	movs	r2, #7
 8005002:	4013      	ands	r3, r2
 8005004:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2b06      	cmp	r3, #6
 800500a:	d010      	beq.n	800502e <HAL_TIM_IC_Start_IT+0x1f6>
      {
        __HAL_TIM_ENABLE(htim);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2101      	movs	r1, #1
 8005018:	430a      	orrs	r2, r1
 800501a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800501c:	e007      	b.n	800502e <HAL_TIM_IC_Start_IT+0x1f6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2101      	movs	r1, #1
 800502a:	430a      	orrs	r2, r1
 800502c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800502e:	230f      	movs	r3, #15
 8005030:	18fb      	adds	r3, r7, r3
 8005032:	781b      	ldrb	r3, [r3, #0]
}
 8005034:	0018      	movs	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	b004      	add	sp, #16
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40012c00 	.word	0x40012c00
 8005040:	40000400 	.word	0x40000400
 8005044:	40014000 	.word	0x40014000

08005048 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e090      	b.n	800517e <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	223d      	movs	r2, #61	; 0x3d
 8005060:	5c9b      	ldrb	r3, [r3, r2]
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d107      	bne.n	8005078 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	223c      	movs	r2, #60	; 0x3c
 800506c:	2100      	movs	r1, #0
 800506e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	0018      	movs	r0, r3
 8005074:	f7fe f986 	bl	8003384 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	223d      	movs	r2, #61	; 0x3d
 800507c:	2102      	movs	r1, #2
 800507e:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689a      	ldr	r2, [r3, #8]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	493f      	ldr	r1, [pc, #252]	; (8005188 <HAL_TIM_Encoder_Init+0x140>)
 800508c:	400a      	ands	r2, r1
 800508e:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3304      	adds	r3, #4
 8005098:	0019      	movs	r1, r3
 800509a:	0010      	movs	r0, r2
 800509c:	f000 fc26 	bl	80058ec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6a1b      	ldr	r3, [r3, #32]
 80050b6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	4a31      	ldr	r2, [pc, #196]	; (800518c <HAL_TIM_Encoder_Init+0x144>)
 80050c6:	4013      	ands	r3, r2
 80050c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	689a      	ldr	r2, [r3, #8]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	021b      	lsls	r3, r3, #8
 80050d4:	4313      	orrs	r3, r2
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	4a2c      	ldr	r2, [pc, #176]	; (8005190 <HAL_TIM_Encoder_Init+0x148>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	4a2b      	ldr	r2, [pc, #172]	; (8005194 <HAL_TIM_Encoder_Init+0x14c>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68da      	ldr	r2, [r3, #12]
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	69db      	ldr	r3, [r3, #28]
 80050f4:	021b      	lsls	r3, r3, #8
 80050f6:	4313      	orrs	r3, r2
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	011a      	lsls	r2, r3, #4
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	031b      	lsls	r3, r3, #12
 800510a:	4313      	orrs	r3, r2
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	4313      	orrs	r3, r2
 8005110:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2222      	movs	r2, #34	; 0x22
 8005116:	4393      	bics	r3, r2
 8005118:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2288      	movs	r2, #136	; 0x88
 800511e:	4393      	bics	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	4313      	orrs	r3, r2
 800512e:	68fa      	ldr	r2, [r7, #12]
 8005130:	4313      	orrs	r3, r2
 8005132:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2246      	movs	r2, #70	; 0x46
 8005150:	2101      	movs	r1, #1
 8005152:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	223e      	movs	r2, #62	; 0x3e
 8005158:	2101      	movs	r1, #1
 800515a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	223f      	movs	r2, #63	; 0x3f
 8005160:	2101      	movs	r1, #1
 8005162:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2242      	movs	r2, #66	; 0x42
 8005168:	2101      	movs	r1, #1
 800516a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2243      	movs	r2, #67	; 0x43
 8005170:	2101      	movs	r1, #1
 8005172:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	223d      	movs	r2, #61	; 0x3d
 8005178:	2101      	movs	r1, #1
 800517a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	0018      	movs	r0, r3
 8005180:	46bd      	mov	sp, r7
 8005182:	b006      	add	sp, #24
 8005184:	bd80      	pop	{r7, pc}
 8005186:	46c0      	nop			; (mov r8, r8)
 8005188:	ffffbff8 	.word	0xffffbff8
 800518c:	fffffcfc 	.word	0xfffffcfc
 8005190:	fffff3f3 	.word	0xfffff3f3
 8005194:	ffff0f0f 	.word	0xffff0f0f

08005198 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005198:	b590      	push	{r4, r7, lr}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80051a2:	200f      	movs	r0, #15
 80051a4:	183b      	adds	r3, r7, r0
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	213e      	movs	r1, #62	; 0x3e
 80051aa:	5c52      	ldrb	r2, [r2, r1]
 80051ac:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80051ae:	230e      	movs	r3, #14
 80051b0:	18fb      	adds	r3, r7, r3
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	213f      	movs	r1, #63	; 0x3f
 80051b6:	5c52      	ldrb	r2, [r2, r1]
 80051b8:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80051ba:	240d      	movs	r4, #13
 80051bc:	193b      	adds	r3, r7, r4
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	2142      	movs	r1, #66	; 0x42
 80051c2:	5c52      	ldrb	r2, [r2, r1]
 80051c4:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80051c6:	230c      	movs	r3, #12
 80051c8:	18fb      	adds	r3, r7, r3
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	2143      	movs	r1, #67	; 0x43
 80051ce:	5c52      	ldrb	r2, [r2, r1]
 80051d0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d112      	bne.n	80051fe <HAL_TIM_Encoder_Start_IT+0x66>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051d8:	183b      	adds	r3, r7, r0
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d103      	bne.n	80051e8 <HAL_TIM_Encoder_Start_IT+0x50>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80051e0:	193b      	adds	r3, r7, r4
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d001      	beq.n	80051ec <HAL_TIM_Encoder_Start_IT+0x54>
    {
      return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e095      	b.n	8005318 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	223e      	movs	r2, #62	; 0x3e
 80051f0:	2102      	movs	r1, #2
 80051f2:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2242      	movs	r2, #66	; 0x42
 80051f8:	2102      	movs	r1, #2
 80051fa:	5499      	strb	r1, [r3, r2]
 80051fc:	e03d      	b.n	800527a <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b04      	cmp	r3, #4
 8005202:	d114      	bne.n	800522e <HAL_TIM_Encoder_Start_IT+0x96>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005204:	230e      	movs	r3, #14
 8005206:	18fb      	adds	r3, r7, r3
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	2b01      	cmp	r3, #1
 800520c:	d104      	bne.n	8005218 <HAL_TIM_Encoder_Start_IT+0x80>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800520e:	230c      	movs	r3, #12
 8005210:	18fb      	adds	r3, r7, r3
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d001      	beq.n	800521c <HAL_TIM_Encoder_Start_IT+0x84>
    {
      return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e07d      	b.n	8005318 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	223f      	movs	r2, #63	; 0x3f
 8005220:	2102      	movs	r1, #2
 8005222:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2243      	movs	r2, #67	; 0x43
 8005228:	2102      	movs	r1, #2
 800522a:	5499      	strb	r1, [r3, r2]
 800522c:	e025      	b.n	800527a <HAL_TIM_Encoder_Start_IT+0xe2>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800522e:	230f      	movs	r3, #15
 8005230:	18fb      	adds	r3, r7, r3
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d10e      	bne.n	8005256 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005238:	230e      	movs	r3, #14
 800523a:	18fb      	adds	r3, r7, r3
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d109      	bne.n	8005256 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005242:	230d      	movs	r3, #13
 8005244:	18fb      	adds	r3, r7, r3
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d104      	bne.n	8005256 <HAL_TIM_Encoder_Start_IT+0xbe>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800524c:	230c      	movs	r3, #12
 800524e:	18fb      	adds	r3, r7, r3
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d001      	beq.n	800525a <HAL_TIM_Encoder_Start_IT+0xc2>
    {
      return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e05e      	b.n	8005318 <HAL_TIM_Encoder_Start_IT+0x180>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	223e      	movs	r2, #62	; 0x3e
 800525e:	2102      	movs	r1, #2
 8005260:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	223f      	movs	r2, #63	; 0x3f
 8005266:	2102      	movs	r1, #2
 8005268:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2242      	movs	r2, #66	; 0x42
 800526e:	2102      	movs	r1, #2
 8005270:	5499      	strb	r1, [r3, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2243      	movs	r2, #67	; 0x43
 8005276:	2102      	movs	r1, #2
 8005278:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <HAL_TIM_Encoder_Start_IT+0xf0>
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b04      	cmp	r3, #4
 8005284:	d010      	beq.n	80052a8 <HAL_TIM_Encoder_Start_IT+0x110>
 8005286:	e01f      	b.n	80052c8 <HAL_TIM_Encoder_Start_IT+0x130>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2201      	movs	r2, #1
 800528e:	2100      	movs	r1, #0
 8005290:	0018      	movs	r0, r3
 8005292:	f000 ffcf 	bl	8006234 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2102      	movs	r1, #2
 80052a2:	430a      	orrs	r2, r1
 80052a4:	60da      	str	r2, [r3, #12]
      break;
 80052a6:	e02e      	b.n	8005306 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2201      	movs	r2, #1
 80052ae:	2104      	movs	r1, #4
 80052b0:	0018      	movs	r0, r3
 80052b2:	f000 ffbf 	bl	8006234 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68da      	ldr	r2, [r3, #12]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2104      	movs	r1, #4
 80052c2:	430a      	orrs	r2, r1
 80052c4:	60da      	str	r2, [r3, #12]
      break;
 80052c6:	e01e      	b.n	8005306 <HAL_TIM_Encoder_Start_IT+0x16e>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2201      	movs	r2, #1
 80052ce:	2100      	movs	r1, #0
 80052d0:	0018      	movs	r0, r3
 80052d2:	f000 ffaf 	bl	8006234 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2201      	movs	r2, #1
 80052dc:	2104      	movs	r1, #4
 80052de:	0018      	movs	r0, r3
 80052e0:	f000 ffa8 	bl	8006234 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2102      	movs	r1, #2
 80052f0:	430a      	orrs	r2, r1
 80052f2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68da      	ldr	r2, [r3, #12]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2104      	movs	r1, #4
 8005300:	430a      	orrs	r2, r1
 8005302:	60da      	str	r2, [r3, #12]
      break;
 8005304:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2101      	movs	r1, #1
 8005312:	430a      	orrs	r2, r1
 8005314:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	0018      	movs	r0, r3
 800531a:	46bd      	mov	sp, r7
 800531c:	b005      	add	sp, #20
 800531e:	bd90      	pop	{r4, r7, pc}

08005320 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	2202      	movs	r2, #2
 8005330:	4013      	ands	r3, r2
 8005332:	2b02      	cmp	r3, #2
 8005334:	d124      	bne.n	8005380 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	2202      	movs	r2, #2
 800533e:	4013      	ands	r3, r2
 8005340:	2b02      	cmp	r3, #2
 8005342:	d11d      	bne.n	8005380 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2203      	movs	r2, #3
 800534a:	4252      	negs	r2, r2
 800534c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	2203      	movs	r2, #3
 800535c:	4013      	ands	r3, r2
 800535e:	d004      	beq.n	800536a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	0018      	movs	r0, r3
 8005364:	f000 faaa 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 8005368:	e007      	b.n	800537a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	0018      	movs	r0, r3
 800536e:	f000 fa9d 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	0018      	movs	r0, r3
 8005376:	f000 faa9 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	2204      	movs	r2, #4
 8005388:	4013      	ands	r3, r2
 800538a:	2b04      	cmp	r3, #4
 800538c:	d125      	bne.n	80053da <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	2204      	movs	r2, #4
 8005396:	4013      	ands	r3, r2
 8005398:	2b04      	cmp	r3, #4
 800539a:	d11e      	bne.n	80053da <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2205      	movs	r2, #5
 80053a2:	4252      	negs	r2, r2
 80053a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2202      	movs	r2, #2
 80053aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	699a      	ldr	r2, [r3, #24]
 80053b2:	23c0      	movs	r3, #192	; 0xc0
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4013      	ands	r3, r2
 80053b8:	d004      	beq.n	80053c4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	0018      	movs	r0, r3
 80053be:	f000 fa7d 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 80053c2:	e007      	b.n	80053d4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	0018      	movs	r0, r3
 80053c8:	f000 fa70 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	0018      	movs	r0, r3
 80053d0:	f000 fa7c 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	2208      	movs	r2, #8
 80053e2:	4013      	ands	r3, r2
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d124      	bne.n	8005432 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	2208      	movs	r2, #8
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b08      	cmp	r3, #8
 80053f4:	d11d      	bne.n	8005432 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2209      	movs	r2, #9
 80053fc:	4252      	negs	r2, r2
 80053fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2204      	movs	r2, #4
 8005404:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	2203      	movs	r2, #3
 800540e:	4013      	ands	r3, r2
 8005410:	d004      	beq.n	800541c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	0018      	movs	r0, r3
 8005416:	f000 fa51 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 800541a:	e007      	b.n	800542c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	0018      	movs	r0, r3
 8005420:	f000 fa44 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	0018      	movs	r0, r3
 8005428:	f000 fa50 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	2210      	movs	r2, #16
 800543a:	4013      	ands	r3, r2
 800543c:	2b10      	cmp	r3, #16
 800543e:	d125      	bne.n	800548c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	2210      	movs	r2, #16
 8005448:	4013      	ands	r3, r2
 800544a:	2b10      	cmp	r3, #16
 800544c:	d11e      	bne.n	800548c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2211      	movs	r2, #17
 8005454:	4252      	negs	r2, r2
 8005456:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2208      	movs	r2, #8
 800545c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	69da      	ldr	r2, [r3, #28]
 8005464:	23c0      	movs	r3, #192	; 0xc0
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	4013      	ands	r3, r2
 800546a:	d004      	beq.n	8005476 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	0018      	movs	r0, r3
 8005470:	f000 fa24 	bl	80058bc <HAL_TIM_IC_CaptureCallback>
 8005474:	e007      	b.n	8005486 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	0018      	movs	r0, r3
 800547a:	f000 fa17 	bl	80058ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	0018      	movs	r0, r3
 8005482:	f000 fa23 	bl	80058cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	2201      	movs	r2, #1
 8005494:	4013      	ands	r3, r2
 8005496:	2b01      	cmp	r3, #1
 8005498:	d10f      	bne.n	80054ba <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	2201      	movs	r2, #1
 80054a2:	4013      	ands	r3, r2
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d108      	bne.n	80054ba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2202      	movs	r2, #2
 80054ae:	4252      	negs	r2, r2
 80054b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	0018      	movs	r0, r3
 80054b6:	f7fd fd37 	bl	8002f28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	2280      	movs	r2, #128	; 0x80
 80054c2:	4013      	ands	r3, r2
 80054c4:	2b80      	cmp	r3, #128	; 0x80
 80054c6:	d10f      	bne.n	80054e8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	2280      	movs	r2, #128	; 0x80
 80054d0:	4013      	ands	r3, r2
 80054d2:	2b80      	cmp	r3, #128	; 0x80
 80054d4:	d108      	bne.n	80054e8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2281      	movs	r2, #129	; 0x81
 80054dc:	4252      	negs	r2, r2
 80054de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	0018      	movs	r0, r3
 80054e4:	f000 ff2a 	bl	800633c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	2240      	movs	r2, #64	; 0x40
 80054f0:	4013      	ands	r3, r2
 80054f2:	2b40      	cmp	r3, #64	; 0x40
 80054f4:	d10f      	bne.n	8005516 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	2240      	movs	r2, #64	; 0x40
 80054fe:	4013      	ands	r3, r2
 8005500:	2b40      	cmp	r3, #64	; 0x40
 8005502:	d108      	bne.n	8005516 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2241      	movs	r2, #65	; 0x41
 800550a:	4252      	negs	r2, r2
 800550c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	0018      	movs	r0, r3
 8005512:	f000 f9e3 	bl	80058dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	2220      	movs	r2, #32
 800551e:	4013      	ands	r3, r2
 8005520:	2b20      	cmp	r3, #32
 8005522:	d10f      	bne.n	8005544 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	2220      	movs	r2, #32
 800552c:	4013      	ands	r3, r2
 800552e:	2b20      	cmp	r3, #32
 8005530:	d108      	bne.n	8005544 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2221      	movs	r2, #33	; 0x21
 8005538:	4252      	negs	r2, r2
 800553a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	0018      	movs	r0, r3
 8005540:	f000 fef4 	bl	800632c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005544:	46c0      	nop			; (mov r8, r8)
 8005546:	46bd      	mov	sp, r7
 8005548:	b002      	add	sp, #8
 800554a:	bd80      	pop	{r7, pc}

0800554c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005558:	2317      	movs	r3, #23
 800555a:	18fb      	adds	r3, r7, r3
 800555c:	2200      	movs	r2, #0
 800555e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	223c      	movs	r2, #60	; 0x3c
 8005564:	5c9b      	ldrb	r3, [r3, r2]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d101      	bne.n	800556e <HAL_TIM_IC_ConfigChannel+0x22>
 800556a:	2302      	movs	r3, #2
 800556c:	e08c      	b.n	8005688 <HAL_TIM_IC_ConfigChannel+0x13c>
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	223c      	movs	r2, #60	; 0x3c
 8005572:	2101      	movs	r1, #1
 8005574:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d11b      	bne.n	80055b4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6818      	ldr	r0, [r3, #0]
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	6819      	ldr	r1, [r3, #0]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	685a      	ldr	r2, [r3, #4]
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	f000 fcb2 	bl	8005ef4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	699a      	ldr	r2, [r3, #24]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	210c      	movs	r1, #12
 800559c:	438a      	bics	r2, r1
 800559e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	6999      	ldr	r1, [r3, #24]
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	689a      	ldr	r2, [r3, #8]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	619a      	str	r2, [r3, #24]
 80055b2:	e062      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b04      	cmp	r3, #4
 80055b8:	d11c      	bne.n	80055f4 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6818      	ldr	r0, [r3, #0]
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	f000 fd19 	bl	8006000 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	699a      	ldr	r2, [r3, #24]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	492d      	ldr	r1, [pc, #180]	; (8005690 <HAL_TIM_IC_ConfigChannel+0x144>)
 80055da:	400a      	ands	r2, r1
 80055dc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	6999      	ldr	r1, [r3, #24]
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	021a      	lsls	r2, r3, #8
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	619a      	str	r2, [r3, #24]
 80055f2:	e042      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b08      	cmp	r3, #8
 80055f8:	d11b      	bne.n	8005632 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6818      	ldr	r0, [r3, #0]
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	6819      	ldr	r1, [r3, #0]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	f000 fd6d 	bl	80060e8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	69da      	ldr	r2, [r3, #28]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	210c      	movs	r1, #12
 800561a:	438a      	bics	r2, r1
 800561c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	69d9      	ldr	r1, [r3, #28]
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	689a      	ldr	r2, [r3, #8]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	61da      	str	r2, [r3, #28]
 8005630:	e023      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b0c      	cmp	r3, #12
 8005636:	d11c      	bne.n	8005672 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6818      	ldr	r0, [r3, #0]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	6819      	ldr	r1, [r3, #0]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f000 fd8e 	bl	8006168 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	69da      	ldr	r2, [r3, #28]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	490e      	ldr	r1, [pc, #56]	; (8005690 <HAL_TIM_IC_ConfigChannel+0x144>)
 8005658:	400a      	ands	r2, r1
 800565a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	69d9      	ldr	r1, [r3, #28]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	021a      	lsls	r2, r3, #8
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	430a      	orrs	r2, r1
 800566e:	61da      	str	r2, [r3, #28]
 8005670:	e003      	b.n	800567a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8005672:	2317      	movs	r3, #23
 8005674:	18fb      	adds	r3, r7, r3
 8005676:	2201      	movs	r2, #1
 8005678:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	223c      	movs	r2, #60	; 0x3c
 800567e:	2100      	movs	r1, #0
 8005680:	5499      	strb	r1, [r3, r2]

  return status;
 8005682:	2317      	movs	r3, #23
 8005684:	18fb      	adds	r3, r7, r3
 8005686:	781b      	ldrb	r3, [r3, #0]
}
 8005688:	0018      	movs	r0, r3
 800568a:	46bd      	mov	sp, r7
 800568c:	b006      	add	sp, #24
 800568e:	bd80      	pop	{r7, pc}
 8005690:	fffff3ff 	.word	0xfffff3ff

08005694 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056a0:	2317      	movs	r3, #23
 80056a2:	18fb      	adds	r3, r7, r3
 80056a4:	2200      	movs	r2, #0
 80056a6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	223c      	movs	r2, #60	; 0x3c
 80056ac:	5c9b      	ldrb	r3, [r3, r2]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d101      	bne.n	80056b6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80056b2:	2302      	movs	r3, #2
 80056b4:	e0ad      	b.n	8005812 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	223c      	movs	r2, #60	; 0x3c
 80056ba:	2101      	movs	r1, #1
 80056bc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b0c      	cmp	r3, #12
 80056c2:	d100      	bne.n	80056c6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80056c4:	e076      	b.n	80057b4 <HAL_TIM_PWM_ConfigChannel+0x120>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b0c      	cmp	r3, #12
 80056ca:	d900      	bls.n	80056ce <HAL_TIM_PWM_ConfigChannel+0x3a>
 80056cc:	e095      	b.n	80057fa <HAL_TIM_PWM_ConfigChannel+0x166>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b08      	cmp	r3, #8
 80056d2:	d04e      	beq.n	8005772 <HAL_TIM_PWM_ConfigChannel+0xde>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2b08      	cmp	r3, #8
 80056d8:	d900      	bls.n	80056dc <HAL_TIM_PWM_ConfigChannel+0x48>
 80056da:	e08e      	b.n	80057fa <HAL_TIM_PWM_ConfigChannel+0x166>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <HAL_TIM_PWM_ConfigChannel+0x56>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b04      	cmp	r3, #4
 80056e6:	d021      	beq.n	800572c <HAL_TIM_PWM_ConfigChannel+0x98>
 80056e8:	e087      	b.n	80057fa <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	0011      	movs	r1, r2
 80056f2:	0018      	movs	r0, r3
 80056f4:	f000 f970 	bl	80059d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	699a      	ldr	r2, [r3, #24]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2108      	movs	r1, #8
 8005704:	430a      	orrs	r2, r1
 8005706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699a      	ldr	r2, [r3, #24]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2104      	movs	r1, #4
 8005714:	438a      	bics	r2, r1
 8005716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6999      	ldr	r1, [r3, #24]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	691a      	ldr	r2, [r3, #16]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	619a      	str	r2, [r3, #24]
      break;
 800572a:	e06b      	b.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68ba      	ldr	r2, [r7, #8]
 8005732:	0011      	movs	r1, r2
 8005734:	0018      	movs	r0, r3
 8005736:	f000 f9d7 	bl	8005ae8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	699a      	ldr	r2, [r3, #24]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2180      	movs	r1, #128	; 0x80
 8005746:	0109      	lsls	r1, r1, #4
 8005748:	430a      	orrs	r2, r1
 800574a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4931      	ldr	r1, [pc, #196]	; (800581c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005758:	400a      	ands	r2, r1
 800575a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6999      	ldr	r1, [r3, #24]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	021a      	lsls	r2, r3, #8
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	619a      	str	r2, [r3, #24]
      break;
 8005770:	e048      	b.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	0011      	movs	r1, r2
 800577a:	0018      	movs	r0, r3
 800577c:	f000 fa38 	bl	8005bf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	69da      	ldr	r2, [r3, #28]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2108      	movs	r1, #8
 800578c:	430a      	orrs	r2, r1
 800578e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	69da      	ldr	r2, [r3, #28]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2104      	movs	r1, #4
 800579c:	438a      	bics	r2, r1
 800579e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	69d9      	ldr	r1, [r3, #28]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	691a      	ldr	r2, [r3, #16]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	61da      	str	r2, [r3, #28]
      break;
 80057b2:	e027      	b.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68ba      	ldr	r2, [r7, #8]
 80057ba:	0011      	movs	r1, r2
 80057bc:	0018      	movs	r0, r3
 80057be:	f000 fa9d 	bl	8005cfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	69da      	ldr	r2, [r3, #28]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2180      	movs	r1, #128	; 0x80
 80057ce:	0109      	lsls	r1, r1, #4
 80057d0:	430a      	orrs	r2, r1
 80057d2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	69da      	ldr	r2, [r3, #28]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	490f      	ldr	r1, [pc, #60]	; (800581c <HAL_TIM_PWM_ConfigChannel+0x188>)
 80057e0:	400a      	ands	r2, r1
 80057e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	69d9      	ldr	r1, [r3, #28]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	021a      	lsls	r2, r3, #8
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	430a      	orrs	r2, r1
 80057f6:	61da      	str	r2, [r3, #28]
      break;
 80057f8:	e004      	b.n	8005804 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80057fa:	2317      	movs	r3, #23
 80057fc:	18fb      	adds	r3, r7, r3
 80057fe:	2201      	movs	r2, #1
 8005800:	701a      	strb	r2, [r3, #0]
      break;
 8005802:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	223c      	movs	r2, #60	; 0x3c
 8005808:	2100      	movs	r1, #0
 800580a:	5499      	strb	r1, [r3, r2]

  return status;
 800580c:	2317      	movs	r3, #23
 800580e:	18fb      	adds	r3, r7, r3
 8005810:	781b      	ldrb	r3, [r3, #0]
}
 8005812:	0018      	movs	r0, r3
 8005814:	46bd      	mov	sp, r7
 8005816:	b006      	add	sp, #24
 8005818:	bd80      	pop	{r7, pc}
 800581a:	46c0      	nop			; (mov r8, r8)
 800581c:	fffffbff 	.word	0xfffffbff

08005820 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	223c      	movs	r2, #60	; 0x3c
 800582e:	5c9b      	ldrb	r3, [r3, r2]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d101      	bne.n	8005838 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005834:	2302      	movs	r3, #2
 8005836:	e032      	b.n	800589e <HAL_TIM_SlaveConfigSynchro+0x7e>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	223c      	movs	r2, #60	; 0x3c
 800583c:	2101      	movs	r1, #1
 800583e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	223d      	movs	r2, #61	; 0x3d
 8005844:	2102      	movs	r1, #2
 8005846:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005848:	683a      	ldr	r2, [r7, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	0011      	movs	r1, r2
 800584e:	0018      	movs	r0, r3
 8005850:	f000 fabe 	bl	8005dd0 <TIM_SlaveTimer_SetConfig>
 8005854:	1e03      	subs	r3, r0, #0
 8005856:	d009      	beq.n	800586c <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	223d      	movs	r2, #61	; 0x3d
 800585c:	2101      	movs	r1, #1
 800585e:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	223c      	movs	r2, #60	; 0x3c
 8005864:	2100      	movs	r1, #0
 8005866:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e018      	b.n	800589e <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68da      	ldr	r2, [r3, #12]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2140      	movs	r1, #64	; 0x40
 8005878:	438a      	bics	r2, r1
 800587a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4908      	ldr	r1, [pc, #32]	; (80058a8 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8005888:	400a      	ands	r2, r1
 800588a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	223d      	movs	r2, #61	; 0x3d
 8005890:	2101      	movs	r1, #1
 8005892:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	223c      	movs	r2, #60	; 0x3c
 8005898:	2100      	movs	r1, #0
 800589a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	0018      	movs	r0, r3
 80058a0:	46bd      	mov	sp, r7
 80058a2:	b002      	add	sp, #8
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	46c0      	nop			; (mov r8, r8)
 80058a8:	ffffbfff 	.word	0xffffbfff

080058ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058b4:	46c0      	nop			; (mov r8, r8)
 80058b6:	46bd      	mov	sp, r7
 80058b8:	b002      	add	sp, #8
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058c4:	46c0      	nop			; (mov r8, r8)
 80058c6:	46bd      	mov	sp, r7
 80058c8:	b002      	add	sp, #8
 80058ca:	bd80      	pop	{r7, pc}

080058cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058d4:	46c0      	nop			; (mov r8, r8)
 80058d6:	46bd      	mov	sp, r7
 80058d8:	b002      	add	sp, #8
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058e4:	46c0      	nop			; (mov r8, r8)
 80058e6:	46bd      	mov	sp, r7
 80058e8:	b002      	add	sp, #8
 80058ea:	bd80      	pop	{r7, pc}

080058ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a2f      	ldr	r2, [pc, #188]	; (80059bc <TIM_Base_SetConfig+0xd0>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d003      	beq.n	800590c <TIM_Base_SetConfig+0x20>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a2e      	ldr	r2, [pc, #184]	; (80059c0 <TIM_Base_SetConfig+0xd4>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d108      	bne.n	800591e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2270      	movs	r2, #112	; 0x70
 8005910:	4393      	bics	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	4313      	orrs	r3, r2
 800591c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a26      	ldr	r2, [pc, #152]	; (80059bc <TIM_Base_SetConfig+0xd0>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d013      	beq.n	800594e <TIM_Base_SetConfig+0x62>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a25      	ldr	r2, [pc, #148]	; (80059c0 <TIM_Base_SetConfig+0xd4>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d00f      	beq.n	800594e <TIM_Base_SetConfig+0x62>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a24      	ldr	r2, [pc, #144]	; (80059c4 <TIM_Base_SetConfig+0xd8>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00b      	beq.n	800594e <TIM_Base_SetConfig+0x62>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a23      	ldr	r2, [pc, #140]	; (80059c8 <TIM_Base_SetConfig+0xdc>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d007      	beq.n	800594e <TIM_Base_SetConfig+0x62>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a22      	ldr	r2, [pc, #136]	; (80059cc <TIM_Base_SetConfig+0xe0>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d003      	beq.n	800594e <TIM_Base_SetConfig+0x62>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a21      	ldr	r2, [pc, #132]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d108      	bne.n	8005960 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	4a20      	ldr	r2, [pc, #128]	; (80059d4 <TIM_Base_SetConfig+0xe8>)
 8005952:	4013      	ands	r3, r2
 8005954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	4313      	orrs	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2280      	movs	r2, #128	; 0x80
 8005964:	4393      	bics	r3, r2
 8005966:	001a      	movs	r2, r3
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	4313      	orrs	r3, r2
 800596e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	689a      	ldr	r2, [r3, #8]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a0c      	ldr	r2, [pc, #48]	; (80059bc <TIM_Base_SetConfig+0xd0>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d00b      	beq.n	80059a6 <TIM_Base_SetConfig+0xba>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a0d      	ldr	r2, [pc, #52]	; (80059c8 <TIM_Base_SetConfig+0xdc>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d007      	beq.n	80059a6 <TIM_Base_SetConfig+0xba>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a0c      	ldr	r2, [pc, #48]	; (80059cc <TIM_Base_SetConfig+0xe0>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d003      	beq.n	80059a6 <TIM_Base_SetConfig+0xba>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a0b      	ldr	r2, [pc, #44]	; (80059d0 <TIM_Base_SetConfig+0xe4>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d103      	bne.n	80059ae <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	691a      	ldr	r2, [r3, #16]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	615a      	str	r2, [r3, #20]
}
 80059b4:	46c0      	nop			; (mov r8, r8)
 80059b6:	46bd      	mov	sp, r7
 80059b8:	b004      	add	sp, #16
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	40012c00 	.word	0x40012c00
 80059c0:	40000400 	.word	0x40000400
 80059c4:	40002000 	.word	0x40002000
 80059c8:	40014000 	.word	0x40014000
 80059cc:	40014400 	.word	0x40014400
 80059d0:	40014800 	.word	0x40014800
 80059d4:	fffffcff 	.word	0xfffffcff

080059d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	2201      	movs	r2, #1
 80059e8:	4393      	bics	r3, r2
 80059ea:	001a      	movs	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2270      	movs	r2, #112	; 0x70
 8005a06:	4393      	bics	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2203      	movs	r2, #3
 8005a0e:	4393      	bics	r3, r2
 8005a10:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	4393      	bics	r3, r2
 8005a22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a27      	ldr	r2, [pc, #156]	; (8005ad0 <TIM_OC1_SetConfig+0xf8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d00b      	beq.n	8005a4e <TIM_OC1_SetConfig+0x76>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a26      	ldr	r2, [pc, #152]	; (8005ad4 <TIM_OC1_SetConfig+0xfc>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d007      	beq.n	8005a4e <TIM_OC1_SetConfig+0x76>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a25      	ldr	r2, [pc, #148]	; (8005ad8 <TIM_OC1_SetConfig+0x100>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d003      	beq.n	8005a4e <TIM_OC1_SetConfig+0x76>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a24      	ldr	r2, [pc, #144]	; (8005adc <TIM_OC1_SetConfig+0x104>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d10c      	bne.n	8005a68 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2208      	movs	r2, #8
 8005a52:	4393      	bics	r3, r2
 8005a54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	2204      	movs	r2, #4
 8005a64:	4393      	bics	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a19      	ldr	r2, [pc, #100]	; (8005ad0 <TIM_OC1_SetConfig+0xf8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d00b      	beq.n	8005a88 <TIM_OC1_SetConfig+0xb0>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a18      	ldr	r2, [pc, #96]	; (8005ad4 <TIM_OC1_SetConfig+0xfc>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d007      	beq.n	8005a88 <TIM_OC1_SetConfig+0xb0>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a17      	ldr	r2, [pc, #92]	; (8005ad8 <TIM_OC1_SetConfig+0x100>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d003      	beq.n	8005a88 <TIM_OC1_SetConfig+0xb0>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a16      	ldr	r2, [pc, #88]	; (8005adc <TIM_OC1_SetConfig+0x104>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d111      	bne.n	8005aac <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	4a15      	ldr	r2, [pc, #84]	; (8005ae0 <TIM_OC1_SetConfig+0x108>)
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	4a14      	ldr	r2, [pc, #80]	; (8005ae4 <TIM_OC1_SetConfig+0x10c>)
 8005a94:	4013      	ands	r3, r2
 8005a96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	695b      	ldr	r3, [r3, #20]
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	621a      	str	r2, [r3, #32]
}
 8005ac6:	46c0      	nop			; (mov r8, r8)
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	b006      	add	sp, #24
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	46c0      	nop			; (mov r8, r8)
 8005ad0:	40012c00 	.word	0x40012c00
 8005ad4:	40014000 	.word	0x40014000
 8005ad8:	40014400 	.word	0x40014400
 8005adc:	40014800 	.word	0x40014800
 8005ae0:	fffffeff 	.word	0xfffffeff
 8005ae4:	fffffdff 	.word	0xfffffdff

08005ae8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	2210      	movs	r2, #16
 8005af8:	4393      	bics	r3, r2
 8005afa:	001a      	movs	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	4a2e      	ldr	r2, [pc, #184]	; (8005bd0 <TIM_OC2_SetConfig+0xe8>)
 8005b16:	4013      	ands	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	4a2d      	ldr	r2, [pc, #180]	; (8005bd4 <TIM_OC2_SetConfig+0xec>)
 8005b1e:	4013      	ands	r3, r2
 8005b20:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	021b      	lsls	r3, r3, #8
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	2220      	movs	r2, #32
 8005b32:	4393      	bics	r3, r2
 8005b34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	011b      	lsls	r3, r3, #4
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a24      	ldr	r2, [pc, #144]	; (8005bd8 <TIM_OC2_SetConfig+0xf0>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d10d      	bne.n	8005b66 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	2280      	movs	r2, #128	; 0x80
 8005b4e:	4393      	bics	r3, r2
 8005b50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	697a      	ldr	r2, [r7, #20]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	2240      	movs	r2, #64	; 0x40
 8005b62:	4393      	bics	r3, r2
 8005b64:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a1b      	ldr	r2, [pc, #108]	; (8005bd8 <TIM_OC2_SetConfig+0xf0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d00b      	beq.n	8005b86 <TIM_OC2_SetConfig+0x9e>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a1a      	ldr	r2, [pc, #104]	; (8005bdc <TIM_OC2_SetConfig+0xf4>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d007      	beq.n	8005b86 <TIM_OC2_SetConfig+0x9e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a19      	ldr	r2, [pc, #100]	; (8005be0 <TIM_OC2_SetConfig+0xf8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d003      	beq.n	8005b86 <TIM_OC2_SetConfig+0x9e>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a18      	ldr	r2, [pc, #96]	; (8005be4 <TIM_OC2_SetConfig+0xfc>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d113      	bne.n	8005bae <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	4a17      	ldr	r2, [pc, #92]	; (8005be8 <TIM_OC2_SetConfig+0x100>)
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	4a16      	ldr	r2, [pc, #88]	; (8005bec <TIM_OC2_SetConfig+0x104>)
 8005b92:	4013      	ands	r3, r2
 8005b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	621a      	str	r2, [r3, #32]
}
 8005bc8:	46c0      	nop			; (mov r8, r8)
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	b006      	add	sp, #24
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	ffff8fff 	.word	0xffff8fff
 8005bd4:	fffffcff 	.word	0xfffffcff
 8005bd8:	40012c00 	.word	0x40012c00
 8005bdc:	40014000 	.word	0x40014000
 8005be0:	40014400 	.word	0x40014400
 8005be4:	40014800 	.word	0x40014800
 8005be8:	fffffbff 	.word	0xfffffbff
 8005bec:	fffff7ff 	.word	0xfffff7ff

08005bf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1b      	ldr	r3, [r3, #32]
 8005bfe:	4a35      	ldr	r2, [pc, #212]	; (8005cd4 <TIM_OC3_SetConfig+0xe4>)
 8005c00:	401a      	ands	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2270      	movs	r2, #112	; 0x70
 8005c1c:	4393      	bics	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2203      	movs	r2, #3
 8005c24:	4393      	bics	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68fa      	ldr	r2, [r7, #12]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	4a28      	ldr	r2, [pc, #160]	; (8005cd8 <TIM_OC3_SetConfig+0xe8>)
 8005c36:	4013      	ands	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	021b      	lsls	r3, r3, #8
 8005c40:	697a      	ldr	r2, [r7, #20]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a24      	ldr	r2, [pc, #144]	; (8005cdc <TIM_OC3_SetConfig+0xec>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d10d      	bne.n	8005c6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	4a23      	ldr	r2, [pc, #140]	; (8005ce0 <TIM_OC3_SetConfig+0xf0>)
 8005c52:	4013      	ands	r3, r2
 8005c54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	021b      	lsls	r3, r3, #8
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	4a1f      	ldr	r2, [pc, #124]	; (8005ce4 <TIM_OC3_SetConfig+0xf4>)
 8005c66:	4013      	ands	r3, r2
 8005c68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a1b      	ldr	r2, [pc, #108]	; (8005cdc <TIM_OC3_SetConfig+0xec>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00b      	beq.n	8005c8a <TIM_OC3_SetConfig+0x9a>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a1c      	ldr	r2, [pc, #112]	; (8005ce8 <TIM_OC3_SetConfig+0xf8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d007      	beq.n	8005c8a <TIM_OC3_SetConfig+0x9a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a1b      	ldr	r2, [pc, #108]	; (8005cec <TIM_OC3_SetConfig+0xfc>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d003      	beq.n	8005c8a <TIM_OC3_SetConfig+0x9a>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a1a      	ldr	r2, [pc, #104]	; (8005cf0 <TIM_OC3_SetConfig+0x100>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d113      	bne.n	8005cb2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	4a19      	ldr	r2, [pc, #100]	; (8005cf4 <TIM_OC3_SetConfig+0x104>)
 8005c8e:	4013      	ands	r3, r2
 8005c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	4a18      	ldr	r2, [pc, #96]	; (8005cf8 <TIM_OC3_SetConfig+0x108>)
 8005c96:	4013      	ands	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	621a      	str	r2, [r3, #32]
}
 8005ccc:	46c0      	nop			; (mov r8, r8)
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	b006      	add	sp, #24
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	fffffeff 	.word	0xfffffeff
 8005cd8:	fffffdff 	.word	0xfffffdff
 8005cdc:	40012c00 	.word	0x40012c00
 8005ce0:	fffff7ff 	.word	0xfffff7ff
 8005ce4:	fffffbff 	.word	0xfffffbff
 8005ce8:	40014000 	.word	0x40014000
 8005cec:	40014400 	.word	0x40014400
 8005cf0:	40014800 	.word	0x40014800
 8005cf4:	ffffefff 	.word	0xffffefff
 8005cf8:	ffffdfff 	.word	0xffffdfff

08005cfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	4a28      	ldr	r2, [pc, #160]	; (8005dac <TIM_OC4_SetConfig+0xb0>)
 8005d0c:	401a      	ands	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	4a22      	ldr	r2, [pc, #136]	; (8005db0 <TIM_OC4_SetConfig+0xb4>)
 8005d28:	4013      	ands	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	4a21      	ldr	r2, [pc, #132]	; (8005db4 <TIM_OC4_SetConfig+0xb8>)
 8005d30:	4013      	ands	r3, r2
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	021b      	lsls	r3, r3, #8
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	4a1d      	ldr	r2, [pc, #116]	; (8005db8 <TIM_OC4_SetConfig+0xbc>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	031b      	lsls	r3, r3, #12
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a19      	ldr	r2, [pc, #100]	; (8005dbc <TIM_OC4_SetConfig+0xc0>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d00b      	beq.n	8005d74 <TIM_OC4_SetConfig+0x78>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a18      	ldr	r2, [pc, #96]	; (8005dc0 <TIM_OC4_SetConfig+0xc4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d007      	beq.n	8005d74 <TIM_OC4_SetConfig+0x78>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a17      	ldr	r2, [pc, #92]	; (8005dc4 <TIM_OC4_SetConfig+0xc8>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d003      	beq.n	8005d74 <TIM_OC4_SetConfig+0x78>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a16      	ldr	r2, [pc, #88]	; (8005dc8 <TIM_OC4_SetConfig+0xcc>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d109      	bne.n	8005d88 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	4a15      	ldr	r2, [pc, #84]	; (8005dcc <TIM_OC4_SetConfig+0xd0>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	019b      	lsls	r3, r3, #6
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685a      	ldr	r2, [r3, #4]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	621a      	str	r2, [r3, #32]
}
 8005da2:	46c0      	nop			; (mov r8, r8)
 8005da4:	46bd      	mov	sp, r7
 8005da6:	b006      	add	sp, #24
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	46c0      	nop			; (mov r8, r8)
 8005dac:	ffffefff 	.word	0xffffefff
 8005db0:	ffff8fff 	.word	0xffff8fff
 8005db4:	fffffcff 	.word	0xfffffcff
 8005db8:	ffffdfff 	.word	0xffffdfff
 8005dbc:	40012c00 	.word	0x40012c00
 8005dc0:	40014000 	.word	0x40014000
 8005dc4:	40014400 	.word	0x40014400
 8005dc8:	40014800 	.word	0x40014800
 8005dcc:	ffffbfff 	.word	0xffffbfff

08005dd0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dda:	2317      	movs	r3, #23
 8005ddc:	18fb      	adds	r3, r7, r3
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	2270      	movs	r2, #112	; 0x70
 8005dee:	4393      	bics	r3, r2
 8005df0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	2207      	movs	r2, #7
 8005e00:	4393      	bics	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	2b70      	cmp	r3, #112	; 0x70
 8005e1c:	d015      	beq.n	8005e4a <TIM_SlaveTimer_SetConfig+0x7a>
 8005e1e:	d900      	bls.n	8005e22 <TIM_SlaveTimer_SetConfig+0x52>
 8005e20:	e05b      	b.n	8005eda <TIM_SlaveTimer_SetConfig+0x10a>
 8005e22:	2b60      	cmp	r3, #96	; 0x60
 8005e24:	d04f      	beq.n	8005ec6 <TIM_SlaveTimer_SetConfig+0xf6>
 8005e26:	d858      	bhi.n	8005eda <TIM_SlaveTimer_SetConfig+0x10a>
 8005e28:	2b50      	cmp	r3, #80	; 0x50
 8005e2a:	d042      	beq.n	8005eb2 <TIM_SlaveTimer_SetConfig+0xe2>
 8005e2c:	d855      	bhi.n	8005eda <TIM_SlaveTimer_SetConfig+0x10a>
 8005e2e:	2b40      	cmp	r3, #64	; 0x40
 8005e30:	d016      	beq.n	8005e60 <TIM_SlaveTimer_SetConfig+0x90>
 8005e32:	d852      	bhi.n	8005eda <TIM_SlaveTimer_SetConfig+0x10a>
 8005e34:	2b30      	cmp	r3, #48	; 0x30
 8005e36:	d055      	beq.n	8005ee4 <TIM_SlaveTimer_SetConfig+0x114>
 8005e38:	d84f      	bhi.n	8005eda <TIM_SlaveTimer_SetConfig+0x10a>
 8005e3a:	2b20      	cmp	r3, #32
 8005e3c:	d052      	beq.n	8005ee4 <TIM_SlaveTimer_SetConfig+0x114>
 8005e3e:	d84c      	bhi.n	8005eda <TIM_SlaveTimer_SetConfig+0x10a>
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d04f      	beq.n	8005ee4 <TIM_SlaveTimer_SetConfig+0x114>
 8005e44:	2b10      	cmp	r3, #16
 8005e46:	d04d      	beq.n	8005ee4 <TIM_SlaveTimer_SetConfig+0x114>
 8005e48:	e047      	b.n	8005eda <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6818      	ldr	r0, [r3, #0]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	68d9      	ldr	r1, [r3, #12]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	689a      	ldr	r2, [r3, #8]
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	f000 f9cb 	bl	80061f4 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8005e5e:	e042      	b.n	8005ee6 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b05      	cmp	r3, #5
 8005e66:	d101      	bne.n	8005e6c <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e03f      	b.n	8005eec <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6a1a      	ldr	r2, [r3, #32]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	2101      	movs	r1, #1
 8005e80:	438a      	bics	r2, r1
 8005e82:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	22f0      	movs	r2, #240	; 0xf0
 8005e90:	4393      	bics	r3, r2
 8005e92:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	691b      	ldr	r3, [r3, #16]
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	621a      	str	r2, [r3, #32]
      break;
 8005eb0:	e019      	b.n	8005ee6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6818      	ldr	r0, [r3, #0]
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	6899      	ldr	r1, [r3, #8]
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	001a      	movs	r2, r3
 8005ec0:	f000 f870 	bl	8005fa4 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005ec4:	e00f      	b.n	8005ee6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6818      	ldr	r0, [r3, #0]
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	6899      	ldr	r1, [r3, #8]
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	001a      	movs	r2, r3
 8005ed4:	f000 f8d6 	bl	8006084 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005ed8:	e005      	b.n	8005ee6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005eda:	2317      	movs	r3, #23
 8005edc:	18fb      	adds	r3, r7, r3
 8005ede:	2201      	movs	r2, #1
 8005ee0:	701a      	strb	r2, [r3, #0]
      break;
 8005ee2:	e000      	b.n	8005ee6 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8005ee4:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8005ee6:	2317      	movs	r3, #23
 8005ee8:	18fb      	adds	r3, r7, r3
 8005eea:	781b      	ldrb	r3, [r3, #0]
}
 8005eec:	0018      	movs	r0, r3
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	b006      	add	sp, #24
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
 8005f00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	2201      	movs	r2, #1
 8005f08:	4393      	bics	r3, r2
 8005f0a:	001a      	movs	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	4a1e      	ldr	r2, [pc, #120]	; (8005f98 <TIM_TI1_SetConfig+0xa4>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d007      	beq.n	8005f34 <TIM_TI1_SetConfig+0x40>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	4a1d      	ldr	r2, [pc, #116]	; (8005f9c <TIM_TI1_SetConfig+0xa8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d003      	beq.n	8005f34 <TIM_TI1_SetConfig+0x40>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4a1c      	ldr	r2, [pc, #112]	; (8005fa0 <TIM_TI1_SetConfig+0xac>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d101      	bne.n	8005f38 <TIM_TI1_SetConfig+0x44>
 8005f34:	2301      	movs	r3, #1
 8005f36:	e000      	b.n	8005f3a <TIM_TI1_SetConfig+0x46>
 8005f38:	2300      	movs	r3, #0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d008      	beq.n	8005f50 <TIM_TI1_SetConfig+0x5c>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	2203      	movs	r2, #3
 8005f42:	4393      	bics	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	617b      	str	r3, [r7, #20]
 8005f4e:	e003      	b.n	8005f58 <TIM_TI1_SetConfig+0x64>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	2201      	movs	r2, #1
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	22f0      	movs	r2, #240	; 0xf0
 8005f5c:	4393      	bics	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	22ff      	movs	r2, #255	; 0xff
 8005f66:	4013      	ands	r3, r2
 8005f68:	697a      	ldr	r2, [r7, #20]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	220a      	movs	r2, #10
 8005f72:	4393      	bics	r3, r2
 8005f74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	220a      	movs	r2, #10
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	693a      	ldr	r2, [r7, #16]
 8005f8c:	621a      	str	r2, [r3, #32]
}
 8005f8e:	46c0      	nop			; (mov r8, r8)
 8005f90:	46bd      	mov	sp, r7
 8005f92:	b006      	add	sp, #24
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	46c0      	nop			; (mov r8, r8)
 8005f98:	40012c00 	.word	0x40012c00
 8005f9c:	40000400 	.word	0x40000400
 8005fa0:	40014000 	.word	0x40014000

08005fa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b086      	sub	sp, #24
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6a1b      	ldr	r3, [r3, #32]
 8005fb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	4393      	bics	r3, r2
 8005fbe:	001a      	movs	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	22f0      	movs	r2, #240	; 0xf0
 8005fce:	4393      	bics	r3, r2
 8005fd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	011b      	lsls	r3, r3, #4
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	220a      	movs	r2, #10
 8005fe0:	4393      	bics	r3, r2
 8005fe2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	621a      	str	r2, [r3, #32]
}
 8005ff8:	46c0      	nop			; (mov r8, r8)
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	b006      	add	sp, #24
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
 800600c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	2210      	movs	r2, #16
 8006014:	4393      	bics	r3, r2
 8006016:	001a      	movs	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	4a14      	ldr	r2, [pc, #80]	; (800607c <TIM_TI2_SetConfig+0x7c>)
 800602c:	4013      	ands	r3, r2
 800602e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	021b      	lsls	r3, r3, #8
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	4313      	orrs	r3, r2
 8006038:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	4a10      	ldr	r2, [pc, #64]	; (8006080 <TIM_TI2_SetConfig+0x80>)
 800603e:	4013      	ands	r3, r2
 8006040:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	031b      	lsls	r3, r3, #12
 8006046:	041b      	lsls	r3, r3, #16
 8006048:	0c1b      	lsrs	r3, r3, #16
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4313      	orrs	r3, r2
 800604e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	22a0      	movs	r2, #160	; 0xa0
 8006054:	4393      	bics	r3, r2
 8006056:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	22a0      	movs	r2, #160	; 0xa0
 800605e:	4013      	ands	r3, r2
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	621a      	str	r2, [r3, #32]
}
 8006072:	46c0      	nop			; (mov r8, r8)
 8006074:	46bd      	mov	sp, r7
 8006076:	b006      	add	sp, #24
 8006078:	bd80      	pop	{r7, pc}
 800607a:	46c0      	nop			; (mov r8, r8)
 800607c:	fffffcff 	.word	0xfffffcff
 8006080:	ffff0fff 	.word	0xffff0fff

08006084 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b086      	sub	sp, #24
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	2210      	movs	r2, #16
 8006096:	4393      	bics	r3, r2
 8006098:	001a      	movs	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	4a0d      	ldr	r2, [pc, #52]	; (80060e4 <TIM_TI2_ConfigInputStage+0x60>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	031b      	lsls	r3, r3, #12
 80060b6:	697a      	ldr	r2, [r7, #20]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	22a0      	movs	r2, #160	; 0xa0
 80060c0:	4393      	bics	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	621a      	str	r2, [r3, #32]
}
 80060da:	46c0      	nop			; (mov r8, r8)
 80060dc:	46bd      	mov	sp, r7
 80060de:	b006      	add	sp, #24
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	46c0      	nop			; (mov r8, r8)
 80060e4:	ffff0fff 	.word	0xffff0fff

080060e8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
 80060f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	4a19      	ldr	r2, [pc, #100]	; (8006160 <TIM_TI3_SetConfig+0x78>)
 80060fc:	401a      	ands	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	2203      	movs	r2, #3
 8006112:	4393      	bics	r3, r2
 8006114:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4313      	orrs	r3, r2
 800611c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	22f0      	movs	r2, #240	; 0xf0
 8006122:	4393      	bics	r3, r2
 8006124:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	011b      	lsls	r3, r3, #4
 800612a:	22ff      	movs	r2, #255	; 0xff
 800612c:	4013      	ands	r3, r2
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	4a0b      	ldr	r2, [pc, #44]	; (8006164 <TIM_TI3_SetConfig+0x7c>)
 8006138:	4013      	ands	r3, r2
 800613a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	021a      	lsls	r2, r3, #8
 8006140:	23a0      	movs	r3, #160	; 0xa0
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	4013      	ands	r3, r2
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	4313      	orrs	r3, r2
 800614a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	621a      	str	r2, [r3, #32]
}
 8006158:	46c0      	nop			; (mov r8, r8)
 800615a:	46bd      	mov	sp, r7
 800615c:	b006      	add	sp, #24
 800615e:	bd80      	pop	{r7, pc}
 8006160:	fffffeff 	.word	0xfffffeff
 8006164:	fffff5ff 	.word	0xfffff5ff

08006168 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
 8006174:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	4a1a      	ldr	r2, [pc, #104]	; (80061e4 <TIM_TI4_SetConfig+0x7c>)
 800617c:	401a      	ands	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	69db      	ldr	r3, [r3, #28]
 8006186:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6a1b      	ldr	r3, [r3, #32]
 800618c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	4a15      	ldr	r2, [pc, #84]	; (80061e8 <TIM_TI4_SetConfig+0x80>)
 8006192:	4013      	ands	r3, r2
 8006194:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	021b      	lsls	r3, r3, #8
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	4313      	orrs	r3, r2
 800619e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	4a12      	ldr	r2, [pc, #72]	; (80061ec <TIM_TI4_SetConfig+0x84>)
 80061a4:	4013      	ands	r3, r2
 80061a6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	031b      	lsls	r3, r3, #12
 80061ac:	041b      	lsls	r3, r3, #16
 80061ae:	0c1b      	lsrs	r3, r3, #16
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	4a0d      	ldr	r2, [pc, #52]	; (80061f0 <TIM_TI4_SetConfig+0x88>)
 80061ba:	4013      	ands	r3, r2
 80061bc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	031a      	lsls	r2, r3, #12
 80061c2:	23a0      	movs	r3, #160	; 0xa0
 80061c4:	021b      	lsls	r3, r3, #8
 80061c6:	4013      	ands	r3, r2
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	693a      	ldr	r2, [r7, #16]
 80061d8:	621a      	str	r2, [r3, #32]
}
 80061da:	46c0      	nop			; (mov r8, r8)
 80061dc:	46bd      	mov	sp, r7
 80061de:	b006      	add	sp, #24
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	46c0      	nop			; (mov r8, r8)
 80061e4:	ffffefff 	.word	0xffffefff
 80061e8:	fffffcff 	.word	0xfffffcff
 80061ec:	ffff0fff 	.word	0xffff0fff
 80061f0:	ffff5fff 	.word	0xffff5fff

080061f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b086      	sub	sp, #24
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
 8006200:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	4a09      	ldr	r2, [pc, #36]	; (8006230 <TIM_ETR_SetConfig+0x3c>)
 800620c:	4013      	ands	r3, r2
 800620e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	021a      	lsls	r2, r3, #8
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	431a      	orrs	r2, r3
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	4313      	orrs	r3, r2
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	4313      	orrs	r3, r2
 8006220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	609a      	str	r2, [r3, #8]
}
 8006228:	46c0      	nop			; (mov r8, r8)
 800622a:	46bd      	mov	sp, r7
 800622c:	b006      	add	sp, #24
 800622e:	bd80      	pop	{r7, pc}
 8006230:	ffff00ff 	.word	0xffff00ff

08006234 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	221f      	movs	r2, #31
 8006244:	4013      	ands	r3, r2
 8006246:	2201      	movs	r2, #1
 8006248:	409a      	lsls	r2, r3
 800624a:	0013      	movs	r3, r2
 800624c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	43d2      	mvns	r2, r2
 8006256:	401a      	ands	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a1a      	ldr	r2, [r3, #32]
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	211f      	movs	r1, #31
 8006264:	400b      	ands	r3, r1
 8006266:	6879      	ldr	r1, [r7, #4]
 8006268:	4099      	lsls	r1, r3
 800626a:	000b      	movs	r3, r1
 800626c:	431a      	orrs	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	621a      	str	r2, [r3, #32]
}
 8006272:	46c0      	nop			; (mov r8, r8)
 8006274:	46bd      	mov	sp, r7
 8006276:	b006      	add	sp, #24
 8006278:	bd80      	pop	{r7, pc}
	...

0800627c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	223c      	movs	r2, #60	; 0x3c
 800628a:	5c9b      	ldrb	r3, [r3, r2]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006290:	2302      	movs	r3, #2
 8006292:	e041      	b.n	8006318 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	223c      	movs	r2, #60	; 0x3c
 8006298:	2101      	movs	r1, #1
 800629a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	223d      	movs	r2, #61	; 0x3d
 80062a0:	2102      	movs	r1, #2
 80062a2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2270      	movs	r2, #112	; 0x70
 80062b8:	4393      	bics	r3, r2
 80062ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a13      	ldr	r2, [pc, #76]	; (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d009      	beq.n	80062ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a11      	ldr	r2, [pc, #68]	; (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d004      	beq.n	80062ec <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a10      	ldr	r2, [pc, #64]	; (8006328 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d10c      	bne.n	8006306 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	2280      	movs	r2, #128	; 0x80
 80062f0:	4393      	bics	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	223d      	movs	r2, #61	; 0x3d
 800630a:	2101      	movs	r1, #1
 800630c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	223c      	movs	r2, #60	; 0x3c
 8006312:	2100      	movs	r1, #0
 8006314:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	0018      	movs	r0, r3
 800631a:	46bd      	mov	sp, r7
 800631c:	b004      	add	sp, #16
 800631e:	bd80      	pop	{r7, pc}
 8006320:	40012c00 	.word	0x40012c00
 8006324:	40000400 	.word	0x40000400
 8006328:	40014000 	.word	0x40014000

0800632c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b082      	sub	sp, #8
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006334:	46c0      	nop			; (mov r8, r8)
 8006336:	46bd      	mov	sp, r7
 8006338:	b002      	add	sp, #8
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006344:	46c0      	nop			; (mov r8, r8)
 8006346:	46bd      	mov	sp, r7
 8006348:	b002      	add	sp, #8
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e044      	b.n	80063e8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006362:	2b00      	cmp	r3, #0
 8006364:	d107      	bne.n	8006376 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2278      	movs	r2, #120	; 0x78
 800636a:	2100      	movs	r1, #0
 800636c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	0018      	movs	r0, r3
 8006372:	f7fd f88f 	bl	8003494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2224      	movs	r2, #36	; 0x24
 800637a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2101      	movs	r1, #1
 8006388:	438a      	bics	r2, r1
 800638a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	0018      	movs	r0, r3
 8006390:	f000 f8d0 	bl	8006534 <UART_SetConfig>
 8006394:	0003      	movs	r3, r0
 8006396:	2b01      	cmp	r3, #1
 8006398:	d101      	bne.n	800639e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e024      	b.n	80063e8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	0018      	movs	r0, r3
 80063aa:	f000 fa1b 	bl	80067e4 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	685a      	ldr	r2, [r3, #4]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	490d      	ldr	r1, [pc, #52]	; (80063f0 <HAL_UART_Init+0xa4>)
 80063ba:	400a      	ands	r2, r1
 80063bc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	689a      	ldr	r2, [r3, #8]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2108      	movs	r1, #8
 80063ca:	438a      	bics	r2, r1
 80063cc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2101      	movs	r1, #1
 80063da:	430a      	orrs	r2, r1
 80063dc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	0018      	movs	r0, r3
 80063e2:	f000 fab3 	bl	800694c <UART_CheckIdleState>
 80063e6:	0003      	movs	r3, r0
}
 80063e8:	0018      	movs	r0, r3
 80063ea:	46bd      	mov	sp, r7
 80063ec:	b002      	add	sp, #8
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	fffff7ff 	.word	0xfffff7ff

080063f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b08a      	sub	sp, #40	; 0x28
 80063f8:	af02      	add	r7, sp, #8
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	603b      	str	r3, [r7, #0]
 8006400:	1dbb      	adds	r3, r7, #6
 8006402:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006408:	2b20      	cmp	r3, #32
 800640a:	d000      	beq.n	800640e <HAL_UART_Transmit+0x1a>
 800640c:	e08d      	b.n	800652a <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <HAL_UART_Transmit+0x28>
 8006414:	1dbb      	adds	r3, r7, #6
 8006416:	881b      	ldrh	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d101      	bne.n	8006420 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e085      	b.n	800652c <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	689a      	ldr	r2, [r3, #8]
 8006424:	2380      	movs	r3, #128	; 0x80
 8006426:	015b      	lsls	r3, r3, #5
 8006428:	429a      	cmp	r2, r3
 800642a:	d109      	bne.n	8006440 <HAL_UART_Transmit+0x4c>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d105      	bne.n	8006440 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	2201      	movs	r2, #1
 8006438:	4013      	ands	r3, r2
 800643a:	d001      	beq.n	8006440 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	e075      	b.n	800652c <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2284      	movs	r2, #132	; 0x84
 8006444:	2100      	movs	r1, #0
 8006446:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2221      	movs	r2, #33	; 0x21
 800644c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800644e:	f7fd f9e5 	bl	800381c <HAL_GetTick>
 8006452:	0003      	movs	r3, r0
 8006454:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	1dba      	adds	r2, r7, #6
 800645a:	2150      	movs	r1, #80	; 0x50
 800645c:	8812      	ldrh	r2, [r2, #0]
 800645e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	1dba      	adds	r2, r7, #6
 8006464:	2152      	movs	r1, #82	; 0x52
 8006466:	8812      	ldrh	r2, [r2, #0]
 8006468:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	2380      	movs	r3, #128	; 0x80
 8006470:	015b      	lsls	r3, r3, #5
 8006472:	429a      	cmp	r2, r3
 8006474:	d108      	bne.n	8006488 <HAL_UART_Transmit+0x94>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d104      	bne.n	8006488 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800647e:	2300      	movs	r3, #0
 8006480:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	61bb      	str	r3, [r7, #24]
 8006486:	e003      	b.n	8006490 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800648c:	2300      	movs	r3, #0
 800648e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006490:	e030      	b.n	80064f4 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006492:	697a      	ldr	r2, [r7, #20]
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	0013      	movs	r3, r2
 800649c:	2200      	movs	r2, #0
 800649e:	2180      	movs	r1, #128	; 0x80
 80064a0:	f000 fafc 	bl	8006a9c <UART_WaitOnFlagUntilTimeout>
 80064a4:	1e03      	subs	r3, r0, #0
 80064a6:	d004      	beq.n	80064b2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2220      	movs	r2, #32
 80064ac:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e03c      	b.n	800652c <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d10b      	bne.n	80064d0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	881a      	ldrh	r2, [r3, #0]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	05d2      	lsls	r2, r2, #23
 80064c2:	0dd2      	lsrs	r2, r2, #23
 80064c4:	b292      	uxth	r2, r2
 80064c6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80064c8:	69bb      	ldr	r3, [r7, #24]
 80064ca:	3302      	adds	r3, #2
 80064cc:	61bb      	str	r3, [r7, #24]
 80064ce:	e008      	b.n	80064e2 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	781a      	ldrb	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	b292      	uxth	r2, r2
 80064da:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	3301      	adds	r3, #1
 80064e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2252      	movs	r2, #82	; 0x52
 80064e6:	5a9b      	ldrh	r3, [r3, r2]
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b299      	uxth	r1, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2252      	movs	r2, #82	; 0x52
 80064f2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2252      	movs	r2, #82	; 0x52
 80064f8:	5a9b      	ldrh	r3, [r3, r2]
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1c8      	bne.n	8006492 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	9300      	str	r3, [sp, #0]
 8006508:	0013      	movs	r3, r2
 800650a:	2200      	movs	r2, #0
 800650c:	2140      	movs	r1, #64	; 0x40
 800650e:	f000 fac5 	bl	8006a9c <UART_WaitOnFlagUntilTimeout>
 8006512:	1e03      	subs	r3, r0, #0
 8006514:	d004      	beq.n	8006520 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2220      	movs	r2, #32
 800651a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e005      	b.n	800652c <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2220      	movs	r2, #32
 8006524:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006526:	2300      	movs	r3, #0
 8006528:	e000      	b.n	800652c <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 800652a:	2302      	movs	r3, #2
  }
}
 800652c:	0018      	movs	r0, r3
 800652e:	46bd      	mov	sp, r7
 8006530:	b008      	add	sp, #32
 8006532:	bd80      	pop	{r7, pc}

08006534 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b088      	sub	sp, #32
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800653c:	231e      	movs	r3, #30
 800653e:	18fb      	adds	r3, r7, r3
 8006540:	2200      	movs	r2, #0
 8006542:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689a      	ldr	r2, [r3, #8]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	431a      	orrs	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	431a      	orrs	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	69db      	ldr	r3, [r3, #28]
 8006558:	4313      	orrs	r3, r2
 800655a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a97      	ldr	r2, [pc, #604]	; (80067c0 <UART_SetConfig+0x28c>)
 8006564:	4013      	ands	r3, r2
 8006566:	0019      	movs	r1, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	430a      	orrs	r2, r1
 8006570:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	4a92      	ldr	r2, [pc, #584]	; (80067c4 <UART_SetConfig+0x290>)
 800657a:	4013      	ands	r3, r2
 800657c:	0019      	movs	r1, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68da      	ldr	r2, [r3, #12]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a1b      	ldr	r3, [r3, #32]
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	4313      	orrs	r3, r2
 8006598:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	4a89      	ldr	r2, [pc, #548]	; (80067c8 <UART_SetConfig+0x294>)
 80065a2:	4013      	ands	r3, r2
 80065a4:	0019      	movs	r1, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	430a      	orrs	r2, r1
 80065ae:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a85      	ldr	r2, [pc, #532]	; (80067cc <UART_SetConfig+0x298>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d127      	bne.n	800660a <UART_SetConfig+0xd6>
 80065ba:	4b85      	ldr	r3, [pc, #532]	; (80067d0 <UART_SetConfig+0x29c>)
 80065bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065be:	2203      	movs	r2, #3
 80065c0:	4013      	ands	r3, r2
 80065c2:	2b03      	cmp	r3, #3
 80065c4:	d00d      	beq.n	80065e2 <UART_SetConfig+0xae>
 80065c6:	d81b      	bhi.n	8006600 <UART_SetConfig+0xcc>
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d014      	beq.n	80065f6 <UART_SetConfig+0xc2>
 80065cc:	d818      	bhi.n	8006600 <UART_SetConfig+0xcc>
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d002      	beq.n	80065d8 <UART_SetConfig+0xa4>
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d00a      	beq.n	80065ec <UART_SetConfig+0xb8>
 80065d6:	e013      	b.n	8006600 <UART_SetConfig+0xcc>
 80065d8:	231f      	movs	r3, #31
 80065da:	18fb      	adds	r3, r7, r3
 80065dc:	2200      	movs	r2, #0
 80065de:	701a      	strb	r2, [r3, #0]
 80065e0:	e035      	b.n	800664e <UART_SetConfig+0x11a>
 80065e2:	231f      	movs	r3, #31
 80065e4:	18fb      	adds	r3, r7, r3
 80065e6:	2202      	movs	r2, #2
 80065e8:	701a      	strb	r2, [r3, #0]
 80065ea:	e030      	b.n	800664e <UART_SetConfig+0x11a>
 80065ec:	231f      	movs	r3, #31
 80065ee:	18fb      	adds	r3, r7, r3
 80065f0:	2204      	movs	r2, #4
 80065f2:	701a      	strb	r2, [r3, #0]
 80065f4:	e02b      	b.n	800664e <UART_SetConfig+0x11a>
 80065f6:	231f      	movs	r3, #31
 80065f8:	18fb      	adds	r3, r7, r3
 80065fa:	2208      	movs	r2, #8
 80065fc:	701a      	strb	r2, [r3, #0]
 80065fe:	e026      	b.n	800664e <UART_SetConfig+0x11a>
 8006600:	231f      	movs	r3, #31
 8006602:	18fb      	adds	r3, r7, r3
 8006604:	2210      	movs	r2, #16
 8006606:	701a      	strb	r2, [r3, #0]
 8006608:	e021      	b.n	800664e <UART_SetConfig+0x11a>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a71      	ldr	r2, [pc, #452]	; (80067d4 <UART_SetConfig+0x2a0>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d104      	bne.n	800661e <UART_SetConfig+0xea>
 8006614:	231f      	movs	r3, #31
 8006616:	18fb      	adds	r3, r7, r3
 8006618:	2200      	movs	r2, #0
 800661a:	701a      	strb	r2, [r3, #0]
 800661c:	e017      	b.n	800664e <UART_SetConfig+0x11a>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a6d      	ldr	r2, [pc, #436]	; (80067d8 <UART_SetConfig+0x2a4>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d104      	bne.n	8006632 <UART_SetConfig+0xfe>
 8006628:	231f      	movs	r3, #31
 800662a:	18fb      	adds	r3, r7, r3
 800662c:	2200      	movs	r2, #0
 800662e:	701a      	strb	r2, [r3, #0]
 8006630:	e00d      	b.n	800664e <UART_SetConfig+0x11a>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a69      	ldr	r2, [pc, #420]	; (80067dc <UART_SetConfig+0x2a8>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d104      	bne.n	8006646 <UART_SetConfig+0x112>
 800663c:	231f      	movs	r3, #31
 800663e:	18fb      	adds	r3, r7, r3
 8006640:	2200      	movs	r2, #0
 8006642:	701a      	strb	r2, [r3, #0]
 8006644:	e003      	b.n	800664e <UART_SetConfig+0x11a>
 8006646:	231f      	movs	r3, #31
 8006648:	18fb      	adds	r3, r7, r3
 800664a:	2210      	movs	r2, #16
 800664c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69da      	ldr	r2, [r3, #28]
 8006652:	2380      	movs	r3, #128	; 0x80
 8006654:	021b      	lsls	r3, r3, #8
 8006656:	429a      	cmp	r2, r3
 8006658:	d15c      	bne.n	8006714 <UART_SetConfig+0x1e0>
  {
    switch (clocksource)
 800665a:	231f      	movs	r3, #31
 800665c:	18fb      	adds	r3, r7, r3
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	2b08      	cmp	r3, #8
 8006662:	d015      	beq.n	8006690 <UART_SetConfig+0x15c>
 8006664:	dc18      	bgt.n	8006698 <UART_SetConfig+0x164>
 8006666:	2b04      	cmp	r3, #4
 8006668:	d00d      	beq.n	8006686 <UART_SetConfig+0x152>
 800666a:	dc15      	bgt.n	8006698 <UART_SetConfig+0x164>
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <UART_SetConfig+0x142>
 8006670:	2b02      	cmp	r3, #2
 8006672:	d005      	beq.n	8006680 <UART_SetConfig+0x14c>
 8006674:	e010      	b.n	8006698 <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006676:	f7fd fff7 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 800667a:	0003      	movs	r3, r0
 800667c:	61bb      	str	r3, [r7, #24]
        break;
 800667e:	e012      	b.n	80066a6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006680:	4b57      	ldr	r3, [pc, #348]	; (80067e0 <UART_SetConfig+0x2ac>)
 8006682:	61bb      	str	r3, [r7, #24]
        break;
 8006684:	e00f      	b.n	80066a6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006686:	f7fd ff8d 	bl	80045a4 <HAL_RCC_GetSysClockFreq>
 800668a:	0003      	movs	r3, r0
 800668c:	61bb      	str	r3, [r7, #24]
        break;
 800668e:	e00a      	b.n	80066a6 <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006690:	2380      	movs	r3, #128	; 0x80
 8006692:	021b      	lsls	r3, r3, #8
 8006694:	61bb      	str	r3, [r7, #24]
        break;
 8006696:	e006      	b.n	80066a6 <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 8006698:	2300      	movs	r3, #0
 800669a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800669c:	231e      	movs	r3, #30
 800669e:	18fb      	adds	r3, r7, r3
 80066a0:	2201      	movs	r2, #1
 80066a2:	701a      	strb	r2, [r3, #0]
        break;
 80066a4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d100      	bne.n	80066ae <UART_SetConfig+0x17a>
 80066ac:	e07a      	b.n	80067a4 <UART_SetConfig+0x270>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	005a      	lsls	r2, r3, #1
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	085b      	lsrs	r3, r3, #1
 80066b8:	18d2      	adds	r2, r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	0019      	movs	r1, r3
 80066c0:	0010      	movs	r0, r2
 80066c2:	f7f9 fd3d 	bl	8000140 <__udivsi3>
 80066c6:	0003      	movs	r3, r0
 80066c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	2b0f      	cmp	r3, #15
 80066ce:	d91c      	bls.n	800670a <UART_SetConfig+0x1d6>
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	2380      	movs	r3, #128	; 0x80
 80066d4:	025b      	lsls	r3, r3, #9
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d217      	bcs.n	800670a <UART_SetConfig+0x1d6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	b29a      	uxth	r2, r3
 80066de:	200e      	movs	r0, #14
 80066e0:	183b      	adds	r3, r7, r0
 80066e2:	210f      	movs	r1, #15
 80066e4:	438a      	bics	r2, r1
 80066e6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	085b      	lsrs	r3, r3, #1
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	2207      	movs	r2, #7
 80066f0:	4013      	ands	r3, r2
 80066f2:	b299      	uxth	r1, r3
 80066f4:	183b      	adds	r3, r7, r0
 80066f6:	183a      	adds	r2, r7, r0
 80066f8:	8812      	ldrh	r2, [r2, #0]
 80066fa:	430a      	orrs	r2, r1
 80066fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	183a      	adds	r2, r7, r0
 8006704:	8812      	ldrh	r2, [r2, #0]
 8006706:	60da      	str	r2, [r3, #12]
 8006708:	e04c      	b.n	80067a4 <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 800670a:	231e      	movs	r3, #30
 800670c:	18fb      	adds	r3, r7, r3
 800670e:	2201      	movs	r2, #1
 8006710:	701a      	strb	r2, [r3, #0]
 8006712:	e047      	b.n	80067a4 <UART_SetConfig+0x270>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006714:	231f      	movs	r3, #31
 8006716:	18fb      	adds	r3, r7, r3
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	2b08      	cmp	r3, #8
 800671c:	d015      	beq.n	800674a <UART_SetConfig+0x216>
 800671e:	dc18      	bgt.n	8006752 <UART_SetConfig+0x21e>
 8006720:	2b04      	cmp	r3, #4
 8006722:	d00d      	beq.n	8006740 <UART_SetConfig+0x20c>
 8006724:	dc15      	bgt.n	8006752 <UART_SetConfig+0x21e>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d002      	beq.n	8006730 <UART_SetConfig+0x1fc>
 800672a:	2b02      	cmp	r3, #2
 800672c:	d005      	beq.n	800673a <UART_SetConfig+0x206>
 800672e:	e010      	b.n	8006752 <UART_SetConfig+0x21e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006730:	f7fd ff9a 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 8006734:	0003      	movs	r3, r0
 8006736:	61bb      	str	r3, [r7, #24]
        break;
 8006738:	e012      	b.n	8006760 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800673a:	4b29      	ldr	r3, [pc, #164]	; (80067e0 <UART_SetConfig+0x2ac>)
 800673c:	61bb      	str	r3, [r7, #24]
        break;
 800673e:	e00f      	b.n	8006760 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006740:	f7fd ff30 	bl	80045a4 <HAL_RCC_GetSysClockFreq>
 8006744:	0003      	movs	r3, r0
 8006746:	61bb      	str	r3, [r7, #24]
        break;
 8006748:	e00a      	b.n	8006760 <UART_SetConfig+0x22c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800674a:	2380      	movs	r3, #128	; 0x80
 800674c:	021b      	lsls	r3, r3, #8
 800674e:	61bb      	str	r3, [r7, #24]
        break;
 8006750:	e006      	b.n	8006760 <UART_SetConfig+0x22c>
      default:
        pclk = 0U;
 8006752:	2300      	movs	r3, #0
 8006754:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006756:	231e      	movs	r3, #30
 8006758:	18fb      	adds	r3, r7, r3
 800675a:	2201      	movs	r2, #1
 800675c:	701a      	strb	r2, [r3, #0]
        break;
 800675e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d01e      	beq.n	80067a4 <UART_SetConfig+0x270>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	085a      	lsrs	r2, r3, #1
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	18d2      	adds	r2, r2, r3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	0019      	movs	r1, r3
 8006776:	0010      	movs	r0, r2
 8006778:	f7f9 fce2 	bl	8000140 <__udivsi3>
 800677c:	0003      	movs	r3, r0
 800677e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	2b0f      	cmp	r3, #15
 8006784:	d90a      	bls.n	800679c <UART_SetConfig+0x268>
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	2380      	movs	r3, #128	; 0x80
 800678a:	025b      	lsls	r3, r3, #9
 800678c:	429a      	cmp	r2, r3
 800678e:	d205      	bcs.n	800679c <UART_SetConfig+0x268>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	b29a      	uxth	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	60da      	str	r2, [r3, #12]
 800679a:	e003      	b.n	80067a4 <UART_SetConfig+0x270>
      }
      else
      {
        ret = HAL_ERROR;
 800679c:	231e      	movs	r3, #30
 800679e:	18fb      	adds	r3, r7, r3
 80067a0:	2201      	movs	r2, #1
 80067a2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80067b0:	231e      	movs	r3, #30
 80067b2:	18fb      	adds	r3, r7, r3
 80067b4:	781b      	ldrb	r3, [r3, #0]
}
 80067b6:	0018      	movs	r0, r3
 80067b8:	46bd      	mov	sp, r7
 80067ba:	b008      	add	sp, #32
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	efff69f3 	.word	0xefff69f3
 80067c4:	ffffcfff 	.word	0xffffcfff
 80067c8:	fffff4ff 	.word	0xfffff4ff
 80067cc:	40013800 	.word	0x40013800
 80067d0:	40021000 	.word	0x40021000
 80067d4:	40004400 	.word	0x40004400
 80067d8:	40004800 	.word	0x40004800
 80067dc:	40004c00 	.word	0x40004c00
 80067e0:	007a1200 	.word	0x007a1200

080067e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f0:	2201      	movs	r2, #1
 80067f2:	4013      	ands	r3, r2
 80067f4:	d00b      	beq.n	800680e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	4a4a      	ldr	r2, [pc, #296]	; (8006928 <UART_AdvFeatureConfig+0x144>)
 80067fe:	4013      	ands	r3, r2
 8006800:	0019      	movs	r1, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	430a      	orrs	r2, r1
 800680c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006812:	2202      	movs	r2, #2
 8006814:	4013      	ands	r3, r2
 8006816:	d00b      	beq.n	8006830 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	4a43      	ldr	r2, [pc, #268]	; (800692c <UART_AdvFeatureConfig+0x148>)
 8006820:	4013      	ands	r3, r2
 8006822:	0019      	movs	r1, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	430a      	orrs	r2, r1
 800682e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	2204      	movs	r2, #4
 8006836:	4013      	ands	r3, r2
 8006838:	d00b      	beq.n	8006852 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	4a3b      	ldr	r2, [pc, #236]	; (8006930 <UART_AdvFeatureConfig+0x14c>)
 8006842:	4013      	ands	r3, r2
 8006844:	0019      	movs	r1, r3
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	430a      	orrs	r2, r1
 8006850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006856:	2208      	movs	r2, #8
 8006858:	4013      	ands	r3, r2
 800685a:	d00b      	beq.n	8006874 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	4a34      	ldr	r2, [pc, #208]	; (8006934 <UART_AdvFeatureConfig+0x150>)
 8006864:	4013      	ands	r3, r2
 8006866:	0019      	movs	r1, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006878:	2210      	movs	r2, #16
 800687a:	4013      	ands	r3, r2
 800687c:	d00b      	beq.n	8006896 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	4a2c      	ldr	r2, [pc, #176]	; (8006938 <UART_AdvFeatureConfig+0x154>)
 8006886:	4013      	ands	r3, r2
 8006888:	0019      	movs	r1, r3
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	430a      	orrs	r2, r1
 8006894:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689a:	2220      	movs	r2, #32
 800689c:	4013      	ands	r3, r2
 800689e:	d00b      	beq.n	80068b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	4a25      	ldr	r2, [pc, #148]	; (800693c <UART_AdvFeatureConfig+0x158>)
 80068a8:	4013      	ands	r3, r2
 80068aa:	0019      	movs	r1, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	430a      	orrs	r2, r1
 80068b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	2240      	movs	r2, #64	; 0x40
 80068be:	4013      	ands	r3, r2
 80068c0:	d01d      	beq.n	80068fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	4a1d      	ldr	r2, [pc, #116]	; (8006940 <UART_AdvFeatureConfig+0x15c>)
 80068ca:	4013      	ands	r3, r2
 80068cc:	0019      	movs	r1, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	430a      	orrs	r2, r1
 80068d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068de:	2380      	movs	r3, #128	; 0x80
 80068e0:	035b      	lsls	r3, r3, #13
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d10b      	bne.n	80068fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	4a15      	ldr	r2, [pc, #84]	; (8006944 <UART_AdvFeatureConfig+0x160>)
 80068ee:	4013      	ands	r3, r2
 80068f0:	0019      	movs	r1, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006902:	2280      	movs	r2, #128	; 0x80
 8006904:	4013      	ands	r3, r2
 8006906:	d00b      	beq.n	8006920 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	4a0e      	ldr	r2, [pc, #56]	; (8006948 <UART_AdvFeatureConfig+0x164>)
 8006910:	4013      	ands	r3, r2
 8006912:	0019      	movs	r1, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	430a      	orrs	r2, r1
 800691e:	605a      	str	r2, [r3, #4]
  }
}
 8006920:	46c0      	nop			; (mov r8, r8)
 8006922:	46bd      	mov	sp, r7
 8006924:	b002      	add	sp, #8
 8006926:	bd80      	pop	{r7, pc}
 8006928:	fffdffff 	.word	0xfffdffff
 800692c:	fffeffff 	.word	0xfffeffff
 8006930:	fffbffff 	.word	0xfffbffff
 8006934:	ffff7fff 	.word	0xffff7fff
 8006938:	ffffefff 	.word	0xffffefff
 800693c:	ffffdfff 	.word	0xffffdfff
 8006940:	ffefffff 	.word	0xffefffff
 8006944:	ff9fffff 	.word	0xff9fffff
 8006948:	fff7ffff 	.word	0xfff7ffff

0800694c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b092      	sub	sp, #72	; 0x48
 8006950:	af02      	add	r7, sp, #8
 8006952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2284      	movs	r2, #132	; 0x84
 8006958:	2100      	movs	r1, #0
 800695a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800695c:	f7fc ff5e 	bl	800381c <HAL_GetTick>
 8006960:	0003      	movs	r3, r0
 8006962:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2208      	movs	r2, #8
 800696c:	4013      	ands	r3, r2
 800696e:	2b08      	cmp	r3, #8
 8006970:	d12c      	bne.n	80069cc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006974:	2280      	movs	r2, #128	; 0x80
 8006976:	0391      	lsls	r1, r2, #14
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	4a46      	ldr	r2, [pc, #280]	; (8006a94 <UART_CheckIdleState+0x148>)
 800697c:	9200      	str	r2, [sp, #0]
 800697e:	2200      	movs	r2, #0
 8006980:	f000 f88c 	bl	8006a9c <UART_WaitOnFlagUntilTimeout>
 8006984:	1e03      	subs	r3, r0, #0
 8006986:	d021      	beq.n	80069cc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006988:	f3ef 8310 	mrs	r3, PRIMASK
 800698c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800698e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006990:	63bb      	str	r3, [r7, #56]	; 0x38
 8006992:	2301      	movs	r3, #1
 8006994:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006998:	f383 8810 	msr	PRIMASK, r3
}
 800699c:	46c0      	nop			; (mov r8, r8)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2180      	movs	r1, #128	; 0x80
 80069aa:	438a      	bics	r2, r1
 80069ac:	601a      	str	r2, [r3, #0]
 80069ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069b4:	f383 8810 	msr	PRIMASK, r3
}
 80069b8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2220      	movs	r2, #32
 80069be:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2278      	movs	r2, #120	; 0x78
 80069c4:	2100      	movs	r1, #0
 80069c6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e05f      	b.n	8006a8c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2204      	movs	r2, #4
 80069d4:	4013      	ands	r3, r2
 80069d6:	2b04      	cmp	r3, #4
 80069d8:	d146      	bne.n	8006a68 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069dc:	2280      	movs	r2, #128	; 0x80
 80069de:	03d1      	lsls	r1, r2, #15
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	4a2c      	ldr	r2, [pc, #176]	; (8006a94 <UART_CheckIdleState+0x148>)
 80069e4:	9200      	str	r2, [sp, #0]
 80069e6:	2200      	movs	r2, #0
 80069e8:	f000 f858 	bl	8006a9c <UART_WaitOnFlagUntilTimeout>
 80069ec:	1e03      	subs	r3, r0, #0
 80069ee:	d03b      	beq.n	8006a68 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069f0:	f3ef 8310 	mrs	r3, PRIMASK
 80069f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80069f6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069f8:	637b      	str	r3, [r7, #52]	; 0x34
 80069fa:	2301      	movs	r3, #1
 80069fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	f383 8810 	msr	PRIMASK, r3
}
 8006a04:	46c0      	nop			; (mov r8, r8)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4921      	ldr	r1, [pc, #132]	; (8006a98 <UART_CheckIdleState+0x14c>)
 8006a12:	400a      	ands	r2, r1
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f383 8810 	msr	PRIMASK, r3
}
 8006a20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a22:	f3ef 8310 	mrs	r3, PRIMASK
 8006a26:	61bb      	str	r3, [r7, #24]
  return(result);
 8006a28:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a2a:	633b      	str	r3, [r7, #48]	; 0x30
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	f383 8810 	msr	PRIMASK, r3
}
 8006a36:	46c0      	nop			; (mov r8, r8)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689a      	ldr	r2, [r3, #8]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2101      	movs	r1, #1
 8006a44:	438a      	bics	r2, r1
 8006a46:	609a      	str	r2, [r3, #8]
 8006a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a4c:	6a3b      	ldr	r3, [r7, #32]
 8006a4e:	f383 8810 	msr	PRIMASK, r3
}
 8006a52:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2280      	movs	r2, #128	; 0x80
 8006a58:	2120      	movs	r1, #32
 8006a5a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2278      	movs	r2, #120	; 0x78
 8006a60:	2100      	movs	r1, #0
 8006a62:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a64:	2303      	movs	r3, #3
 8006a66:	e011      	b.n	8006a8c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2280      	movs	r2, #128	; 0x80
 8006a72:	2120      	movs	r1, #32
 8006a74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2278      	movs	r2, #120	; 0x78
 8006a86:	2100      	movs	r1, #0
 8006a88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	b010      	add	sp, #64	; 0x40
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	01ffffff 	.word	0x01ffffff
 8006a98:	fffffedf 	.word	0xfffffedf

08006a9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	603b      	str	r3, [r7, #0]
 8006aa8:	1dfb      	adds	r3, r7, #7
 8006aaa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aac:	e04b      	b.n	8006b46 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	d048      	beq.n	8006b46 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ab4:	f7fc feb2 	bl	800381c <HAL_GetTick>
 8006ab8:	0002      	movs	r2, r0
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	69ba      	ldr	r2, [r7, #24]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d302      	bcc.n	8006aca <UART_WaitOnFlagUntilTimeout+0x2e>
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d101      	bne.n	8006ace <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e04b      	b.n	8006b66 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2204      	movs	r2, #4
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	d035      	beq.n	8006b46 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	2208      	movs	r2, #8
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	d111      	bne.n	8006b0c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2208      	movs	r2, #8
 8006aee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	0018      	movs	r0, r3
 8006af4:	f000 f83c 	bl	8006b70 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2284      	movs	r2, #132	; 0x84
 8006afc:	2108      	movs	r1, #8
 8006afe:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2278      	movs	r2, #120	; 0x78
 8006b04:	2100      	movs	r1, #0
 8006b06:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e02c      	b.n	8006b66 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	69da      	ldr	r2, [r3, #28]
 8006b12:	2380      	movs	r3, #128	; 0x80
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	401a      	ands	r2, r3
 8006b18:	2380      	movs	r3, #128	; 0x80
 8006b1a:	011b      	lsls	r3, r3, #4
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d112      	bne.n	8006b46 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2280      	movs	r2, #128	; 0x80
 8006b26:	0112      	lsls	r2, r2, #4
 8006b28:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	0018      	movs	r0, r3
 8006b2e:	f000 f81f 	bl	8006b70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2284      	movs	r2, #132	; 0x84
 8006b36:	2120      	movs	r1, #32
 8006b38:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2278      	movs	r2, #120	; 0x78
 8006b3e:	2100      	movs	r1, #0
 8006b40:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e00f      	b.n	8006b66 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	69db      	ldr	r3, [r3, #28]
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	4013      	ands	r3, r2
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	425a      	negs	r2, r3
 8006b56:	4153      	adcs	r3, r2
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	001a      	movs	r2, r3
 8006b5c:	1dfb      	adds	r3, r7, #7
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d0a4      	beq.n	8006aae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	0018      	movs	r0, r3
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	b004      	add	sp, #16
 8006b6c:	bd80      	pop	{r7, pc}
	...

08006b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b08e      	sub	sp, #56	; 0x38
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b78:	f3ef 8310 	mrs	r3, PRIMASK
 8006b7c:	617b      	str	r3, [r7, #20]
  return(result);
 8006b7e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b80:	637b      	str	r3, [r7, #52]	; 0x34
 8006b82:	2301      	movs	r3, #1
 8006b84:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	f383 8810 	msr	PRIMASK, r3
}
 8006b8c:	46c0      	nop			; (mov r8, r8)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4926      	ldr	r1, [pc, #152]	; (8006c34 <UART_EndRxTransfer+0xc4>)
 8006b9a:	400a      	ands	r2, r1
 8006b9c:	601a      	str	r2, [r3, #0]
 8006b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ba0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	f383 8810 	msr	PRIMASK, r3
}
 8006ba8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006baa:	f3ef 8310 	mrs	r3, PRIMASK
 8006bae:	623b      	str	r3, [r7, #32]
  return(result);
 8006bb0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb2:	633b      	str	r3, [r7, #48]	; 0x30
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bba:	f383 8810 	msr	PRIMASK, r3
}
 8006bbe:	46c0      	nop			; (mov r8, r8)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	689a      	ldr	r2, [r3, #8]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2101      	movs	r1, #1
 8006bcc:	438a      	bics	r2, r1
 8006bce:	609a      	str	r2, [r3, #8]
 8006bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd6:	f383 8810 	msr	PRIMASK, r3
}
 8006bda:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d118      	bne.n	8006c16 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006be4:	f3ef 8310 	mrs	r3, PRIMASK
 8006be8:	60bb      	str	r3, [r7, #8]
  return(result);
 8006bea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bee:	2301      	movs	r3, #1
 8006bf0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f383 8810 	msr	PRIMASK, r3
}
 8006bf8:	46c0      	nop			; (mov r8, r8)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2110      	movs	r1, #16
 8006c06:	438a      	bics	r2, r1
 8006c08:	601a      	str	r2, [r3, #0]
 8006c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	f383 8810 	msr	PRIMASK, r3
}
 8006c14:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2280      	movs	r2, #128	; 0x80
 8006c1a:	2120      	movs	r1, #32
 8006c1c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006c2a:	46c0      	nop			; (mov r8, r8)
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	b00e      	add	sp, #56	; 0x38
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	46c0      	nop			; (mov r8, r8)
 8006c34:	fffffedf 	.word	0xfffffedf

08006c38 <__errno>:
 8006c38:	4b01      	ldr	r3, [pc, #4]	; (8006c40 <__errno+0x8>)
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	4770      	bx	lr
 8006c3e:	46c0      	nop			; (mov r8, r8)
 8006c40:	2000000c 	.word	0x2000000c

08006c44 <__libc_init_array>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	2600      	movs	r6, #0
 8006c48:	4d0c      	ldr	r5, [pc, #48]	; (8006c7c <__libc_init_array+0x38>)
 8006c4a:	4c0d      	ldr	r4, [pc, #52]	; (8006c80 <__libc_init_array+0x3c>)
 8006c4c:	1b64      	subs	r4, r4, r5
 8006c4e:	10a4      	asrs	r4, r4, #2
 8006c50:	42a6      	cmp	r6, r4
 8006c52:	d109      	bne.n	8006c68 <__libc_init_array+0x24>
 8006c54:	2600      	movs	r6, #0
 8006c56:	f002 ffbb 	bl	8009bd0 <_init>
 8006c5a:	4d0a      	ldr	r5, [pc, #40]	; (8006c84 <__libc_init_array+0x40>)
 8006c5c:	4c0a      	ldr	r4, [pc, #40]	; (8006c88 <__libc_init_array+0x44>)
 8006c5e:	1b64      	subs	r4, r4, r5
 8006c60:	10a4      	asrs	r4, r4, #2
 8006c62:	42a6      	cmp	r6, r4
 8006c64:	d105      	bne.n	8006c72 <__libc_init_array+0x2e>
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	00b3      	lsls	r3, r6, #2
 8006c6a:	58eb      	ldr	r3, [r5, r3]
 8006c6c:	4798      	blx	r3
 8006c6e:	3601      	adds	r6, #1
 8006c70:	e7ee      	b.n	8006c50 <__libc_init_array+0xc>
 8006c72:	00b3      	lsls	r3, r6, #2
 8006c74:	58eb      	ldr	r3, [r5, r3]
 8006c76:	4798      	blx	r3
 8006c78:	3601      	adds	r6, #1
 8006c7a:	e7f2      	b.n	8006c62 <__libc_init_array+0x1e>
 8006c7c:	0800a144 	.word	0x0800a144
 8006c80:	0800a144 	.word	0x0800a144
 8006c84:	0800a144 	.word	0x0800a144
 8006c88:	0800a148 	.word	0x0800a148

08006c8c <memset>:
 8006c8c:	0003      	movs	r3, r0
 8006c8e:	1882      	adds	r2, r0, r2
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d100      	bne.n	8006c96 <memset+0xa>
 8006c94:	4770      	bx	lr
 8006c96:	7019      	strb	r1, [r3, #0]
 8006c98:	3301      	adds	r3, #1
 8006c9a:	e7f9      	b.n	8006c90 <memset+0x4>

08006c9c <__cvt>:
 8006c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c9e:	001e      	movs	r6, r3
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	0014      	movs	r4, r2
 8006ca4:	b08b      	sub	sp, #44	; 0x2c
 8006ca6:	429e      	cmp	r6, r3
 8006ca8:	da04      	bge.n	8006cb4 <__cvt+0x18>
 8006caa:	2180      	movs	r1, #128	; 0x80
 8006cac:	0609      	lsls	r1, r1, #24
 8006cae:	1873      	adds	r3, r6, r1
 8006cb0:	001e      	movs	r6, r3
 8006cb2:	232d      	movs	r3, #45	; 0x2d
 8006cb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cb6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006cb8:	7013      	strb	r3, [r2, #0]
 8006cba:	2320      	movs	r3, #32
 8006cbc:	2203      	movs	r2, #3
 8006cbe:	439f      	bics	r7, r3
 8006cc0:	2f46      	cmp	r7, #70	; 0x46
 8006cc2:	d007      	beq.n	8006cd4 <__cvt+0x38>
 8006cc4:	003b      	movs	r3, r7
 8006cc6:	3b45      	subs	r3, #69	; 0x45
 8006cc8:	4259      	negs	r1, r3
 8006cca:	414b      	adcs	r3, r1
 8006ccc:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006cce:	3a01      	subs	r2, #1
 8006cd0:	18cb      	adds	r3, r1, r3
 8006cd2:	9310      	str	r3, [sp, #64]	; 0x40
 8006cd4:	ab09      	add	r3, sp, #36	; 0x24
 8006cd6:	9304      	str	r3, [sp, #16]
 8006cd8:	ab08      	add	r3, sp, #32
 8006cda:	9303      	str	r3, [sp, #12]
 8006cdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cde:	9200      	str	r2, [sp, #0]
 8006ce0:	9302      	str	r3, [sp, #8]
 8006ce2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ce4:	0022      	movs	r2, r4
 8006ce6:	9301      	str	r3, [sp, #4]
 8006ce8:	0033      	movs	r3, r6
 8006cea:	f000 fcf1 	bl	80076d0 <_dtoa_r>
 8006cee:	0005      	movs	r5, r0
 8006cf0:	2f47      	cmp	r7, #71	; 0x47
 8006cf2:	d102      	bne.n	8006cfa <__cvt+0x5e>
 8006cf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cf6:	07db      	lsls	r3, r3, #31
 8006cf8:	d528      	bpl.n	8006d4c <__cvt+0xb0>
 8006cfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006cfc:	18eb      	adds	r3, r5, r3
 8006cfe:	9307      	str	r3, [sp, #28]
 8006d00:	2f46      	cmp	r7, #70	; 0x46
 8006d02:	d114      	bne.n	8006d2e <__cvt+0x92>
 8006d04:	782b      	ldrb	r3, [r5, #0]
 8006d06:	2b30      	cmp	r3, #48	; 0x30
 8006d08:	d10c      	bne.n	8006d24 <__cvt+0x88>
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	0020      	movs	r0, r4
 8006d10:	0031      	movs	r1, r6
 8006d12:	f7f9 fb9b 	bl	800044c <__aeabi_dcmpeq>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	d104      	bne.n	8006d24 <__cvt+0x88>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006d1e:	1a9b      	subs	r3, r3, r2
 8006d20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d22:	6013      	str	r3, [r2, #0]
 8006d24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d26:	9a07      	ldr	r2, [sp, #28]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	18d3      	adds	r3, r2, r3
 8006d2c:	9307      	str	r3, [sp, #28]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	2300      	movs	r3, #0
 8006d32:	0020      	movs	r0, r4
 8006d34:	0031      	movs	r1, r6
 8006d36:	f7f9 fb89 	bl	800044c <__aeabi_dcmpeq>
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	d001      	beq.n	8006d42 <__cvt+0xa6>
 8006d3e:	9b07      	ldr	r3, [sp, #28]
 8006d40:	9309      	str	r3, [sp, #36]	; 0x24
 8006d42:	2230      	movs	r2, #48	; 0x30
 8006d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d46:	9907      	ldr	r1, [sp, #28]
 8006d48:	428b      	cmp	r3, r1
 8006d4a:	d306      	bcc.n	8006d5a <__cvt+0xbe>
 8006d4c:	0028      	movs	r0, r5
 8006d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d50:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d52:	1b5b      	subs	r3, r3, r5
 8006d54:	6013      	str	r3, [r2, #0]
 8006d56:	b00b      	add	sp, #44	; 0x2c
 8006d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d5a:	1c59      	adds	r1, r3, #1
 8006d5c:	9109      	str	r1, [sp, #36]	; 0x24
 8006d5e:	701a      	strb	r2, [r3, #0]
 8006d60:	e7f0      	b.n	8006d44 <__cvt+0xa8>

08006d62 <__exponent>:
 8006d62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d64:	1c83      	adds	r3, r0, #2
 8006d66:	b087      	sub	sp, #28
 8006d68:	9303      	str	r3, [sp, #12]
 8006d6a:	0005      	movs	r5, r0
 8006d6c:	000c      	movs	r4, r1
 8006d6e:	232b      	movs	r3, #43	; 0x2b
 8006d70:	7002      	strb	r2, [r0, #0]
 8006d72:	2900      	cmp	r1, #0
 8006d74:	da01      	bge.n	8006d7a <__exponent+0x18>
 8006d76:	424c      	negs	r4, r1
 8006d78:	3302      	adds	r3, #2
 8006d7a:	706b      	strb	r3, [r5, #1]
 8006d7c:	2c09      	cmp	r4, #9
 8006d7e:	dd31      	ble.n	8006de4 <__exponent+0x82>
 8006d80:	270a      	movs	r7, #10
 8006d82:	ab04      	add	r3, sp, #16
 8006d84:	1dde      	adds	r6, r3, #7
 8006d86:	0020      	movs	r0, r4
 8006d88:	0039      	movs	r1, r7
 8006d8a:	9601      	str	r6, [sp, #4]
 8006d8c:	f7f9 fb48 	bl	8000420 <__aeabi_idivmod>
 8006d90:	3e01      	subs	r6, #1
 8006d92:	3130      	adds	r1, #48	; 0x30
 8006d94:	0020      	movs	r0, r4
 8006d96:	7031      	strb	r1, [r6, #0]
 8006d98:	0039      	movs	r1, r7
 8006d9a:	9402      	str	r4, [sp, #8]
 8006d9c:	f7f9 fa5a 	bl	8000254 <__divsi3>
 8006da0:	9b02      	ldr	r3, [sp, #8]
 8006da2:	0004      	movs	r4, r0
 8006da4:	2b63      	cmp	r3, #99	; 0x63
 8006da6:	dcee      	bgt.n	8006d86 <__exponent+0x24>
 8006da8:	9b01      	ldr	r3, [sp, #4]
 8006daa:	3430      	adds	r4, #48	; 0x30
 8006dac:	1e9a      	subs	r2, r3, #2
 8006dae:	0013      	movs	r3, r2
 8006db0:	9903      	ldr	r1, [sp, #12]
 8006db2:	7014      	strb	r4, [r2, #0]
 8006db4:	a804      	add	r0, sp, #16
 8006db6:	3007      	adds	r0, #7
 8006db8:	4298      	cmp	r0, r3
 8006dba:	d80e      	bhi.n	8006dda <__exponent+0x78>
 8006dbc:	ab04      	add	r3, sp, #16
 8006dbe:	3307      	adds	r3, #7
 8006dc0:	2000      	movs	r0, #0
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d804      	bhi.n	8006dd0 <__exponent+0x6e>
 8006dc6:	ab04      	add	r3, sp, #16
 8006dc8:	3009      	adds	r0, #9
 8006dca:	18c0      	adds	r0, r0, r3
 8006dcc:	9b01      	ldr	r3, [sp, #4]
 8006dce:	1ac0      	subs	r0, r0, r3
 8006dd0:	9b03      	ldr	r3, [sp, #12]
 8006dd2:	1818      	adds	r0, r3, r0
 8006dd4:	1b40      	subs	r0, r0, r5
 8006dd6:	b007      	add	sp, #28
 8006dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dda:	7818      	ldrb	r0, [r3, #0]
 8006ddc:	3301      	adds	r3, #1
 8006dde:	7008      	strb	r0, [r1, #0]
 8006de0:	3101      	adds	r1, #1
 8006de2:	e7e7      	b.n	8006db4 <__exponent+0x52>
 8006de4:	2330      	movs	r3, #48	; 0x30
 8006de6:	18e4      	adds	r4, r4, r3
 8006de8:	70ab      	strb	r3, [r5, #2]
 8006dea:	1d28      	adds	r0, r5, #4
 8006dec:	70ec      	strb	r4, [r5, #3]
 8006dee:	e7f1      	b.n	8006dd4 <__exponent+0x72>

08006df0 <_printf_float>:
 8006df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006df2:	b095      	sub	sp, #84	; 0x54
 8006df4:	000c      	movs	r4, r1
 8006df6:	9209      	str	r2, [sp, #36]	; 0x24
 8006df8:	001e      	movs	r6, r3
 8006dfa:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006dfc:	0007      	movs	r7, r0
 8006dfe:	f001 fa81 	bl	8008304 <_localeconv_r>
 8006e02:	6803      	ldr	r3, [r0, #0]
 8006e04:	0018      	movs	r0, r3
 8006e06:	930c      	str	r3, [sp, #48]	; 0x30
 8006e08:	f7f9 f97e 	bl	8000108 <strlen>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	9312      	str	r3, [sp, #72]	; 0x48
 8006e10:	7e23      	ldrb	r3, [r4, #24]
 8006e12:	2207      	movs	r2, #7
 8006e14:	930a      	str	r3, [sp, #40]	; 0x28
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	900e      	str	r0, [sp, #56]	; 0x38
 8006e1a:	930d      	str	r3, [sp, #52]	; 0x34
 8006e1c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e1e:	682b      	ldr	r3, [r5, #0]
 8006e20:	05c9      	lsls	r1, r1, #23
 8006e22:	d547      	bpl.n	8006eb4 <_printf_float+0xc4>
 8006e24:	189b      	adds	r3, r3, r2
 8006e26:	4393      	bics	r3, r2
 8006e28:	001a      	movs	r2, r3
 8006e2a:	3208      	adds	r2, #8
 8006e2c:	602a      	str	r2, [r5, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	64a2      	str	r2, [r4, #72]	; 0x48
 8006e34:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006e36:	2201      	movs	r2, #1
 8006e38:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006e3a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006e3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e3e:	006b      	lsls	r3, r5, #1
 8006e40:	085b      	lsrs	r3, r3, #1
 8006e42:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e44:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e46:	4ba7      	ldr	r3, [pc, #668]	; (80070e4 <_printf_float+0x2f4>)
 8006e48:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006e4a:	4252      	negs	r2, r2
 8006e4c:	f7fb fbde 	bl	800260c <__aeabi_dcmpun>
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d131      	bne.n	8006eb8 <_printf_float+0xc8>
 8006e54:	2201      	movs	r2, #1
 8006e56:	4ba3      	ldr	r3, [pc, #652]	; (80070e4 <_printf_float+0x2f4>)
 8006e58:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e5a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006e5c:	4252      	negs	r2, r2
 8006e5e:	f7f9 fb05 	bl	800046c <__aeabi_dcmple>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	d128      	bne.n	8006eb8 <_printf_float+0xc8>
 8006e66:	2200      	movs	r2, #0
 8006e68:	2300      	movs	r3, #0
 8006e6a:	0029      	movs	r1, r5
 8006e6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e6e:	f7f9 faf3 	bl	8000458 <__aeabi_dcmplt>
 8006e72:	2800      	cmp	r0, #0
 8006e74:	d003      	beq.n	8006e7e <_printf_float+0x8e>
 8006e76:	0023      	movs	r3, r4
 8006e78:	222d      	movs	r2, #45	; 0x2d
 8006e7a:	3343      	adds	r3, #67	; 0x43
 8006e7c:	701a      	strb	r2, [r3, #0]
 8006e7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e80:	4d99      	ldr	r5, [pc, #612]	; (80070e8 <_printf_float+0x2f8>)
 8006e82:	2b47      	cmp	r3, #71	; 0x47
 8006e84:	d900      	bls.n	8006e88 <_printf_float+0x98>
 8006e86:	4d99      	ldr	r5, [pc, #612]	; (80070ec <_printf_float+0x2fc>)
 8006e88:	2303      	movs	r3, #3
 8006e8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e8c:	6123      	str	r3, [r4, #16]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	439a      	bics	r2, r3
 8006e92:	2300      	movs	r3, #0
 8006e94:	6022      	str	r2, [r4, #0]
 8006e96:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e9a:	0021      	movs	r1, r4
 8006e9c:	0038      	movs	r0, r7
 8006e9e:	9600      	str	r6, [sp, #0]
 8006ea0:	aa13      	add	r2, sp, #76	; 0x4c
 8006ea2:	f000 f9e7 	bl	8007274 <_printf_common>
 8006ea6:	1c43      	adds	r3, r0, #1
 8006ea8:	d000      	beq.n	8006eac <_printf_float+0xbc>
 8006eaa:	e0a2      	b.n	8006ff2 <_printf_float+0x202>
 8006eac:	2001      	movs	r0, #1
 8006eae:	4240      	negs	r0, r0
 8006eb0:	b015      	add	sp, #84	; 0x54
 8006eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eb4:	3307      	adds	r3, #7
 8006eb6:	e7b6      	b.n	8006e26 <_printf_float+0x36>
 8006eb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006eba:	002b      	movs	r3, r5
 8006ebc:	0010      	movs	r0, r2
 8006ebe:	0029      	movs	r1, r5
 8006ec0:	f7fb fba4 	bl	800260c <__aeabi_dcmpun>
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	d00b      	beq.n	8006ee0 <_printf_float+0xf0>
 8006ec8:	2d00      	cmp	r5, #0
 8006eca:	da03      	bge.n	8006ed4 <_printf_float+0xe4>
 8006ecc:	0023      	movs	r3, r4
 8006ece:	222d      	movs	r2, #45	; 0x2d
 8006ed0:	3343      	adds	r3, #67	; 0x43
 8006ed2:	701a      	strb	r2, [r3, #0]
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed6:	4d86      	ldr	r5, [pc, #536]	; (80070f0 <_printf_float+0x300>)
 8006ed8:	2b47      	cmp	r3, #71	; 0x47
 8006eda:	d9d5      	bls.n	8006e88 <_printf_float+0x98>
 8006edc:	4d85      	ldr	r5, [pc, #532]	; (80070f4 <_printf_float+0x304>)
 8006ede:	e7d3      	b.n	8006e88 <_printf_float+0x98>
 8006ee0:	2220      	movs	r2, #32
 8006ee2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ee4:	6863      	ldr	r3, [r4, #4]
 8006ee6:	4391      	bics	r1, r2
 8006ee8:	910f      	str	r1, [sp, #60]	; 0x3c
 8006eea:	1c5a      	adds	r2, r3, #1
 8006eec:	d149      	bne.n	8006f82 <_printf_float+0x192>
 8006eee:	3307      	adds	r3, #7
 8006ef0:	6063      	str	r3, [r4, #4]
 8006ef2:	2380      	movs	r3, #128	; 0x80
 8006ef4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	2200      	movs	r2, #0
 8006efc:	9206      	str	r2, [sp, #24]
 8006efe:	aa12      	add	r2, sp, #72	; 0x48
 8006f00:	9205      	str	r2, [sp, #20]
 8006f02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f04:	a908      	add	r1, sp, #32
 8006f06:	9204      	str	r2, [sp, #16]
 8006f08:	aa11      	add	r2, sp, #68	; 0x44
 8006f0a:	9203      	str	r2, [sp, #12]
 8006f0c:	2223      	movs	r2, #35	; 0x23
 8006f0e:	6023      	str	r3, [r4, #0]
 8006f10:	9301      	str	r3, [sp, #4]
 8006f12:	6863      	ldr	r3, [r4, #4]
 8006f14:	1852      	adds	r2, r2, r1
 8006f16:	9202      	str	r2, [sp, #8]
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	0038      	movs	r0, r7
 8006f1c:	002b      	movs	r3, r5
 8006f1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006f20:	f7ff febc 	bl	8006c9c <__cvt>
 8006f24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f26:	0005      	movs	r5, r0
 8006f28:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f2a:	2b47      	cmp	r3, #71	; 0x47
 8006f2c:	d108      	bne.n	8006f40 <_printf_float+0x150>
 8006f2e:	1ccb      	adds	r3, r1, #3
 8006f30:	db02      	blt.n	8006f38 <_printf_float+0x148>
 8006f32:	6863      	ldr	r3, [r4, #4]
 8006f34:	4299      	cmp	r1, r3
 8006f36:	dd48      	ble.n	8006fca <_printf_float+0x1da>
 8006f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f3a:	3b02      	subs	r3, #2
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	930a      	str	r3, [sp, #40]	; 0x28
 8006f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f42:	2b65      	cmp	r3, #101	; 0x65
 8006f44:	d824      	bhi.n	8006f90 <_printf_float+0x1a0>
 8006f46:	0020      	movs	r0, r4
 8006f48:	001a      	movs	r2, r3
 8006f4a:	3901      	subs	r1, #1
 8006f4c:	3050      	adds	r0, #80	; 0x50
 8006f4e:	9111      	str	r1, [sp, #68]	; 0x44
 8006f50:	f7ff ff07 	bl	8006d62 <__exponent>
 8006f54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f56:	900b      	str	r0, [sp, #44]	; 0x2c
 8006f58:	1813      	adds	r3, r2, r0
 8006f5a:	6123      	str	r3, [r4, #16]
 8006f5c:	2a01      	cmp	r2, #1
 8006f5e:	dc02      	bgt.n	8006f66 <_printf_float+0x176>
 8006f60:	6822      	ldr	r2, [r4, #0]
 8006f62:	07d2      	lsls	r2, r2, #31
 8006f64:	d501      	bpl.n	8006f6a <_printf_float+0x17a>
 8006f66:	3301      	adds	r3, #1
 8006f68:	6123      	str	r3, [r4, #16]
 8006f6a:	2323      	movs	r3, #35	; 0x23
 8006f6c:	aa08      	add	r2, sp, #32
 8006f6e:	189b      	adds	r3, r3, r2
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d100      	bne.n	8006f78 <_printf_float+0x188>
 8006f76:	e78f      	b.n	8006e98 <_printf_float+0xa8>
 8006f78:	0023      	movs	r3, r4
 8006f7a:	222d      	movs	r2, #45	; 0x2d
 8006f7c:	3343      	adds	r3, #67	; 0x43
 8006f7e:	701a      	strb	r2, [r3, #0]
 8006f80:	e78a      	b.n	8006e98 <_printf_float+0xa8>
 8006f82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f84:	2a47      	cmp	r2, #71	; 0x47
 8006f86:	d1b4      	bne.n	8006ef2 <_printf_float+0x102>
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1b2      	bne.n	8006ef2 <_printf_float+0x102>
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	e7af      	b.n	8006ef0 <_printf_float+0x100>
 8006f90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f92:	2b66      	cmp	r3, #102	; 0x66
 8006f94:	d11b      	bne.n	8006fce <_printf_float+0x1de>
 8006f96:	6863      	ldr	r3, [r4, #4]
 8006f98:	2900      	cmp	r1, #0
 8006f9a:	dd0d      	ble.n	8006fb8 <_printf_float+0x1c8>
 8006f9c:	6121      	str	r1, [r4, #16]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d102      	bne.n	8006fa8 <_printf_float+0x1b8>
 8006fa2:	6822      	ldr	r2, [r4, #0]
 8006fa4:	07d2      	lsls	r2, r2, #31
 8006fa6:	d502      	bpl.n	8006fae <_printf_float+0x1be>
 8006fa8:	3301      	adds	r3, #1
 8006faa:	1859      	adds	r1, r3, r1
 8006fac:	6121      	str	r1, [r4, #16]
 8006fae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fb0:	65a3      	str	r3, [r4, #88]	; 0x58
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fb6:	e7d8      	b.n	8006f6a <_printf_float+0x17a>
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d103      	bne.n	8006fc4 <_printf_float+0x1d4>
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	6821      	ldr	r1, [r4, #0]
 8006fc0:	4211      	tst	r1, r2
 8006fc2:	d000      	beq.n	8006fc6 <_printf_float+0x1d6>
 8006fc4:	1c9a      	adds	r2, r3, #2
 8006fc6:	6122      	str	r2, [r4, #16]
 8006fc8:	e7f1      	b.n	8006fae <_printf_float+0x1be>
 8006fca:	2367      	movs	r3, #103	; 0x67
 8006fcc:	930a      	str	r3, [sp, #40]	; 0x28
 8006fce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fd0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	db06      	blt.n	8006fe4 <_printf_float+0x1f4>
 8006fd6:	6822      	ldr	r2, [r4, #0]
 8006fd8:	6123      	str	r3, [r4, #16]
 8006fda:	07d2      	lsls	r2, r2, #31
 8006fdc:	d5e7      	bpl.n	8006fae <_printf_float+0x1be>
 8006fde:	3301      	adds	r3, #1
 8006fe0:	6123      	str	r3, [r4, #16]
 8006fe2:	e7e4      	b.n	8006fae <_printf_float+0x1be>
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	dc01      	bgt.n	8006fee <_printf_float+0x1fe>
 8006fea:	1849      	adds	r1, r1, r1
 8006fec:	1ac9      	subs	r1, r1, r3
 8006fee:	1852      	adds	r2, r2, r1
 8006ff0:	e7e9      	b.n	8006fc6 <_printf_float+0x1d6>
 8006ff2:	6822      	ldr	r2, [r4, #0]
 8006ff4:	0553      	lsls	r3, r2, #21
 8006ff6:	d407      	bmi.n	8007008 <_printf_float+0x218>
 8006ff8:	6923      	ldr	r3, [r4, #16]
 8006ffa:	002a      	movs	r2, r5
 8006ffc:	0038      	movs	r0, r7
 8006ffe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007000:	47b0      	blx	r6
 8007002:	1c43      	adds	r3, r0, #1
 8007004:	d128      	bne.n	8007058 <_printf_float+0x268>
 8007006:	e751      	b.n	8006eac <_printf_float+0xbc>
 8007008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800700a:	2b65      	cmp	r3, #101	; 0x65
 800700c:	d800      	bhi.n	8007010 <_printf_float+0x220>
 800700e:	e0e1      	b.n	80071d4 <_printf_float+0x3e4>
 8007010:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007012:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007014:	2200      	movs	r2, #0
 8007016:	2300      	movs	r3, #0
 8007018:	f7f9 fa18 	bl	800044c <__aeabi_dcmpeq>
 800701c:	2800      	cmp	r0, #0
 800701e:	d031      	beq.n	8007084 <_printf_float+0x294>
 8007020:	2301      	movs	r3, #1
 8007022:	0038      	movs	r0, r7
 8007024:	4a34      	ldr	r2, [pc, #208]	; (80070f8 <_printf_float+0x308>)
 8007026:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007028:	47b0      	blx	r6
 800702a:	1c43      	adds	r3, r0, #1
 800702c:	d100      	bne.n	8007030 <_printf_float+0x240>
 800702e:	e73d      	b.n	8006eac <_printf_float+0xbc>
 8007030:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007032:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007034:	4293      	cmp	r3, r2
 8007036:	db02      	blt.n	800703e <_printf_float+0x24e>
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	07db      	lsls	r3, r3, #31
 800703c:	d50c      	bpl.n	8007058 <_printf_float+0x268>
 800703e:	0038      	movs	r0, r7
 8007040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007042:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007044:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007046:	47b0      	blx	r6
 8007048:	2500      	movs	r5, #0
 800704a:	1c43      	adds	r3, r0, #1
 800704c:	d100      	bne.n	8007050 <_printf_float+0x260>
 800704e:	e72d      	b.n	8006eac <_printf_float+0xbc>
 8007050:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007052:	3b01      	subs	r3, #1
 8007054:	42ab      	cmp	r3, r5
 8007056:	dc0a      	bgt.n	800706e <_printf_float+0x27e>
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	079b      	lsls	r3, r3, #30
 800705c:	d500      	bpl.n	8007060 <_printf_float+0x270>
 800705e:	e106      	b.n	800726e <_printf_float+0x47e>
 8007060:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007062:	68e0      	ldr	r0, [r4, #12]
 8007064:	4298      	cmp	r0, r3
 8007066:	db00      	blt.n	800706a <_printf_float+0x27a>
 8007068:	e722      	b.n	8006eb0 <_printf_float+0xc0>
 800706a:	0018      	movs	r0, r3
 800706c:	e720      	b.n	8006eb0 <_printf_float+0xc0>
 800706e:	0022      	movs	r2, r4
 8007070:	2301      	movs	r3, #1
 8007072:	0038      	movs	r0, r7
 8007074:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007076:	321a      	adds	r2, #26
 8007078:	47b0      	blx	r6
 800707a:	1c43      	adds	r3, r0, #1
 800707c:	d100      	bne.n	8007080 <_printf_float+0x290>
 800707e:	e715      	b.n	8006eac <_printf_float+0xbc>
 8007080:	3501      	adds	r5, #1
 8007082:	e7e5      	b.n	8007050 <_printf_float+0x260>
 8007084:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007086:	2b00      	cmp	r3, #0
 8007088:	dc38      	bgt.n	80070fc <_printf_float+0x30c>
 800708a:	2301      	movs	r3, #1
 800708c:	0038      	movs	r0, r7
 800708e:	4a1a      	ldr	r2, [pc, #104]	; (80070f8 <_printf_float+0x308>)
 8007090:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007092:	47b0      	blx	r6
 8007094:	1c43      	adds	r3, r0, #1
 8007096:	d100      	bne.n	800709a <_printf_float+0x2aa>
 8007098:	e708      	b.n	8006eac <_printf_float+0xbc>
 800709a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800709c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800709e:	4313      	orrs	r3, r2
 80070a0:	d102      	bne.n	80070a8 <_printf_float+0x2b8>
 80070a2:	6823      	ldr	r3, [r4, #0]
 80070a4:	07db      	lsls	r3, r3, #31
 80070a6:	d5d7      	bpl.n	8007058 <_printf_float+0x268>
 80070a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070aa:	0038      	movs	r0, r7
 80070ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070b0:	47b0      	blx	r6
 80070b2:	1c43      	adds	r3, r0, #1
 80070b4:	d100      	bne.n	80070b8 <_printf_float+0x2c8>
 80070b6:	e6f9      	b.n	8006eac <_printf_float+0xbc>
 80070b8:	2300      	movs	r3, #0
 80070ba:	930a      	str	r3, [sp, #40]	; 0x28
 80070bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070c0:	425b      	negs	r3, r3
 80070c2:	4293      	cmp	r3, r2
 80070c4:	dc01      	bgt.n	80070ca <_printf_float+0x2da>
 80070c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070c8:	e797      	b.n	8006ffa <_printf_float+0x20a>
 80070ca:	0022      	movs	r2, r4
 80070cc:	2301      	movs	r3, #1
 80070ce:	0038      	movs	r0, r7
 80070d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070d2:	321a      	adds	r2, #26
 80070d4:	47b0      	blx	r6
 80070d6:	1c43      	adds	r3, r0, #1
 80070d8:	d100      	bne.n	80070dc <_printf_float+0x2ec>
 80070da:	e6e7      	b.n	8006eac <_printf_float+0xbc>
 80070dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070de:	3301      	adds	r3, #1
 80070e0:	e7eb      	b.n	80070ba <_printf_float+0x2ca>
 80070e2:	46c0      	nop			; (mov r8, r8)
 80070e4:	7fefffff 	.word	0x7fefffff
 80070e8:	08009d70 	.word	0x08009d70
 80070ec:	08009d74 	.word	0x08009d74
 80070f0:	08009d78 	.word	0x08009d78
 80070f4:	08009d7c 	.word	0x08009d7c
 80070f8:	08009d80 	.word	0x08009d80
 80070fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007100:	920a      	str	r2, [sp, #40]	; 0x28
 8007102:	429a      	cmp	r2, r3
 8007104:	dd00      	ble.n	8007108 <_printf_float+0x318>
 8007106:	930a      	str	r3, [sp, #40]	; 0x28
 8007108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800710a:	2b00      	cmp	r3, #0
 800710c:	dc3c      	bgt.n	8007188 <_printf_float+0x398>
 800710e:	2300      	movs	r3, #0
 8007110:	930d      	str	r3, [sp, #52]	; 0x34
 8007112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007114:	43db      	mvns	r3, r3
 8007116:	17db      	asrs	r3, r3, #31
 8007118:	930f      	str	r3, [sp, #60]	; 0x3c
 800711a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800711c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800711e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007122:	4013      	ands	r3, r2
 8007124:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800712a:	4293      	cmp	r3, r2
 800712c:	dc34      	bgt.n	8007198 <_printf_float+0x3a8>
 800712e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007130:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007132:	4293      	cmp	r3, r2
 8007134:	db3d      	blt.n	80071b2 <_printf_float+0x3c2>
 8007136:	6823      	ldr	r3, [r4, #0]
 8007138:	07db      	lsls	r3, r3, #31
 800713a:	d43a      	bmi.n	80071b2 <_printf_float+0x3c2>
 800713c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800713e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007140:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	1a52      	subs	r2, r2, r1
 8007146:	920a      	str	r2, [sp, #40]	; 0x28
 8007148:	429a      	cmp	r2, r3
 800714a:	dd00      	ble.n	800714e <_printf_float+0x35e>
 800714c:	930a      	str	r3, [sp, #40]	; 0x28
 800714e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007150:	2b00      	cmp	r3, #0
 8007152:	dc36      	bgt.n	80071c2 <_printf_float+0x3d2>
 8007154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007156:	2500      	movs	r5, #0
 8007158:	43db      	mvns	r3, r3
 800715a:	17db      	asrs	r3, r3, #31
 800715c:	930b      	str	r3, [sp, #44]	; 0x2c
 800715e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007160:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007162:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007164:	1a9b      	subs	r3, r3, r2
 8007166:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007168:	400a      	ands	r2, r1
 800716a:	1a9b      	subs	r3, r3, r2
 800716c:	42ab      	cmp	r3, r5
 800716e:	dc00      	bgt.n	8007172 <_printf_float+0x382>
 8007170:	e772      	b.n	8007058 <_printf_float+0x268>
 8007172:	0022      	movs	r2, r4
 8007174:	2301      	movs	r3, #1
 8007176:	0038      	movs	r0, r7
 8007178:	9909      	ldr	r1, [sp, #36]	; 0x24
 800717a:	321a      	adds	r2, #26
 800717c:	47b0      	blx	r6
 800717e:	1c43      	adds	r3, r0, #1
 8007180:	d100      	bne.n	8007184 <_printf_float+0x394>
 8007182:	e693      	b.n	8006eac <_printf_float+0xbc>
 8007184:	3501      	adds	r5, #1
 8007186:	e7ea      	b.n	800715e <_printf_float+0x36e>
 8007188:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800718a:	002a      	movs	r2, r5
 800718c:	0038      	movs	r0, r7
 800718e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007190:	47b0      	blx	r6
 8007192:	1c43      	adds	r3, r0, #1
 8007194:	d1bb      	bne.n	800710e <_printf_float+0x31e>
 8007196:	e689      	b.n	8006eac <_printf_float+0xbc>
 8007198:	0022      	movs	r2, r4
 800719a:	2301      	movs	r3, #1
 800719c:	0038      	movs	r0, r7
 800719e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071a0:	321a      	adds	r2, #26
 80071a2:	47b0      	blx	r6
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d100      	bne.n	80071aa <_printf_float+0x3ba>
 80071a8:	e680      	b.n	8006eac <_printf_float+0xbc>
 80071aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071ac:	3301      	adds	r3, #1
 80071ae:	930d      	str	r3, [sp, #52]	; 0x34
 80071b0:	e7b3      	b.n	800711a <_printf_float+0x32a>
 80071b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071b4:	0038      	movs	r0, r7
 80071b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071ba:	47b0      	blx	r6
 80071bc:	1c43      	adds	r3, r0, #1
 80071be:	d1bd      	bne.n	800713c <_printf_float+0x34c>
 80071c0:	e674      	b.n	8006eac <_printf_float+0xbc>
 80071c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071c4:	0038      	movs	r0, r7
 80071c6:	18ea      	adds	r2, r5, r3
 80071c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071cc:	47b0      	blx	r6
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	d1c0      	bne.n	8007154 <_printf_float+0x364>
 80071d2:	e66b      	b.n	8006eac <_printf_float+0xbc>
 80071d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	dc02      	bgt.n	80071e0 <_printf_float+0x3f0>
 80071da:	2301      	movs	r3, #1
 80071dc:	421a      	tst	r2, r3
 80071de:	d034      	beq.n	800724a <_printf_float+0x45a>
 80071e0:	2301      	movs	r3, #1
 80071e2:	002a      	movs	r2, r5
 80071e4:	0038      	movs	r0, r7
 80071e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071e8:	47b0      	blx	r6
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	d100      	bne.n	80071f0 <_printf_float+0x400>
 80071ee:	e65d      	b.n	8006eac <_printf_float+0xbc>
 80071f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071f2:	0038      	movs	r0, r7
 80071f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071f8:	47b0      	blx	r6
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	d100      	bne.n	8007200 <_printf_float+0x410>
 80071fe:	e655      	b.n	8006eac <_printf_float+0xbc>
 8007200:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007202:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007204:	2200      	movs	r2, #0
 8007206:	2300      	movs	r3, #0
 8007208:	f7f9 f920 	bl	800044c <__aeabi_dcmpeq>
 800720c:	2800      	cmp	r0, #0
 800720e:	d11a      	bne.n	8007246 <_printf_float+0x456>
 8007210:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007212:	1c6a      	adds	r2, r5, #1
 8007214:	3b01      	subs	r3, #1
 8007216:	0038      	movs	r0, r7
 8007218:	9909      	ldr	r1, [sp, #36]	; 0x24
 800721a:	47b0      	blx	r6
 800721c:	1c43      	adds	r3, r0, #1
 800721e:	d10e      	bne.n	800723e <_printf_float+0x44e>
 8007220:	e644      	b.n	8006eac <_printf_float+0xbc>
 8007222:	0022      	movs	r2, r4
 8007224:	2301      	movs	r3, #1
 8007226:	0038      	movs	r0, r7
 8007228:	9909      	ldr	r1, [sp, #36]	; 0x24
 800722a:	321a      	adds	r2, #26
 800722c:	47b0      	blx	r6
 800722e:	1c43      	adds	r3, r0, #1
 8007230:	d100      	bne.n	8007234 <_printf_float+0x444>
 8007232:	e63b      	b.n	8006eac <_printf_float+0xbc>
 8007234:	3501      	adds	r5, #1
 8007236:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007238:	3b01      	subs	r3, #1
 800723a:	42ab      	cmp	r3, r5
 800723c:	dcf1      	bgt.n	8007222 <_printf_float+0x432>
 800723e:	0022      	movs	r2, r4
 8007240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007242:	3250      	adds	r2, #80	; 0x50
 8007244:	e6da      	b.n	8006ffc <_printf_float+0x20c>
 8007246:	2500      	movs	r5, #0
 8007248:	e7f5      	b.n	8007236 <_printf_float+0x446>
 800724a:	002a      	movs	r2, r5
 800724c:	e7e3      	b.n	8007216 <_printf_float+0x426>
 800724e:	0022      	movs	r2, r4
 8007250:	2301      	movs	r3, #1
 8007252:	0038      	movs	r0, r7
 8007254:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007256:	3219      	adds	r2, #25
 8007258:	47b0      	blx	r6
 800725a:	1c43      	adds	r3, r0, #1
 800725c:	d100      	bne.n	8007260 <_printf_float+0x470>
 800725e:	e625      	b.n	8006eac <_printf_float+0xbc>
 8007260:	3501      	adds	r5, #1
 8007262:	68e3      	ldr	r3, [r4, #12]
 8007264:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007266:	1a9b      	subs	r3, r3, r2
 8007268:	42ab      	cmp	r3, r5
 800726a:	dcf0      	bgt.n	800724e <_printf_float+0x45e>
 800726c:	e6f8      	b.n	8007060 <_printf_float+0x270>
 800726e:	2500      	movs	r5, #0
 8007270:	e7f7      	b.n	8007262 <_printf_float+0x472>
 8007272:	46c0      	nop			; (mov r8, r8)

08007274 <_printf_common>:
 8007274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007276:	0015      	movs	r5, r2
 8007278:	9301      	str	r3, [sp, #4]
 800727a:	688a      	ldr	r2, [r1, #8]
 800727c:	690b      	ldr	r3, [r1, #16]
 800727e:	000c      	movs	r4, r1
 8007280:	9000      	str	r0, [sp, #0]
 8007282:	4293      	cmp	r3, r2
 8007284:	da00      	bge.n	8007288 <_printf_common+0x14>
 8007286:	0013      	movs	r3, r2
 8007288:	0022      	movs	r2, r4
 800728a:	602b      	str	r3, [r5, #0]
 800728c:	3243      	adds	r2, #67	; 0x43
 800728e:	7812      	ldrb	r2, [r2, #0]
 8007290:	2a00      	cmp	r2, #0
 8007292:	d001      	beq.n	8007298 <_printf_common+0x24>
 8007294:	3301      	adds	r3, #1
 8007296:	602b      	str	r3, [r5, #0]
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	069b      	lsls	r3, r3, #26
 800729c:	d502      	bpl.n	80072a4 <_printf_common+0x30>
 800729e:	682b      	ldr	r3, [r5, #0]
 80072a0:	3302      	adds	r3, #2
 80072a2:	602b      	str	r3, [r5, #0]
 80072a4:	6822      	ldr	r2, [r4, #0]
 80072a6:	2306      	movs	r3, #6
 80072a8:	0017      	movs	r7, r2
 80072aa:	401f      	ands	r7, r3
 80072ac:	421a      	tst	r2, r3
 80072ae:	d027      	beq.n	8007300 <_printf_common+0x8c>
 80072b0:	0023      	movs	r3, r4
 80072b2:	3343      	adds	r3, #67	; 0x43
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	1e5a      	subs	r2, r3, #1
 80072b8:	4193      	sbcs	r3, r2
 80072ba:	6822      	ldr	r2, [r4, #0]
 80072bc:	0692      	lsls	r2, r2, #26
 80072be:	d430      	bmi.n	8007322 <_printf_common+0xae>
 80072c0:	0022      	movs	r2, r4
 80072c2:	9901      	ldr	r1, [sp, #4]
 80072c4:	9800      	ldr	r0, [sp, #0]
 80072c6:	9e08      	ldr	r6, [sp, #32]
 80072c8:	3243      	adds	r2, #67	; 0x43
 80072ca:	47b0      	blx	r6
 80072cc:	1c43      	adds	r3, r0, #1
 80072ce:	d025      	beq.n	800731c <_printf_common+0xa8>
 80072d0:	2306      	movs	r3, #6
 80072d2:	6820      	ldr	r0, [r4, #0]
 80072d4:	682a      	ldr	r2, [r5, #0]
 80072d6:	68e1      	ldr	r1, [r4, #12]
 80072d8:	2500      	movs	r5, #0
 80072da:	4003      	ands	r3, r0
 80072dc:	2b04      	cmp	r3, #4
 80072de:	d103      	bne.n	80072e8 <_printf_common+0x74>
 80072e0:	1a8d      	subs	r5, r1, r2
 80072e2:	43eb      	mvns	r3, r5
 80072e4:	17db      	asrs	r3, r3, #31
 80072e6:	401d      	ands	r5, r3
 80072e8:	68a3      	ldr	r3, [r4, #8]
 80072ea:	6922      	ldr	r2, [r4, #16]
 80072ec:	4293      	cmp	r3, r2
 80072ee:	dd01      	ble.n	80072f4 <_printf_common+0x80>
 80072f0:	1a9b      	subs	r3, r3, r2
 80072f2:	18ed      	adds	r5, r5, r3
 80072f4:	2700      	movs	r7, #0
 80072f6:	42bd      	cmp	r5, r7
 80072f8:	d120      	bne.n	800733c <_printf_common+0xc8>
 80072fa:	2000      	movs	r0, #0
 80072fc:	e010      	b.n	8007320 <_printf_common+0xac>
 80072fe:	3701      	adds	r7, #1
 8007300:	68e3      	ldr	r3, [r4, #12]
 8007302:	682a      	ldr	r2, [r5, #0]
 8007304:	1a9b      	subs	r3, r3, r2
 8007306:	42bb      	cmp	r3, r7
 8007308:	ddd2      	ble.n	80072b0 <_printf_common+0x3c>
 800730a:	0022      	movs	r2, r4
 800730c:	2301      	movs	r3, #1
 800730e:	9901      	ldr	r1, [sp, #4]
 8007310:	9800      	ldr	r0, [sp, #0]
 8007312:	9e08      	ldr	r6, [sp, #32]
 8007314:	3219      	adds	r2, #25
 8007316:	47b0      	blx	r6
 8007318:	1c43      	adds	r3, r0, #1
 800731a:	d1f0      	bne.n	80072fe <_printf_common+0x8a>
 800731c:	2001      	movs	r0, #1
 800731e:	4240      	negs	r0, r0
 8007320:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007322:	2030      	movs	r0, #48	; 0x30
 8007324:	18e1      	adds	r1, r4, r3
 8007326:	3143      	adds	r1, #67	; 0x43
 8007328:	7008      	strb	r0, [r1, #0]
 800732a:	0021      	movs	r1, r4
 800732c:	1c5a      	adds	r2, r3, #1
 800732e:	3145      	adds	r1, #69	; 0x45
 8007330:	7809      	ldrb	r1, [r1, #0]
 8007332:	18a2      	adds	r2, r4, r2
 8007334:	3243      	adds	r2, #67	; 0x43
 8007336:	3302      	adds	r3, #2
 8007338:	7011      	strb	r1, [r2, #0]
 800733a:	e7c1      	b.n	80072c0 <_printf_common+0x4c>
 800733c:	0022      	movs	r2, r4
 800733e:	2301      	movs	r3, #1
 8007340:	9901      	ldr	r1, [sp, #4]
 8007342:	9800      	ldr	r0, [sp, #0]
 8007344:	9e08      	ldr	r6, [sp, #32]
 8007346:	321a      	adds	r2, #26
 8007348:	47b0      	blx	r6
 800734a:	1c43      	adds	r3, r0, #1
 800734c:	d0e6      	beq.n	800731c <_printf_common+0xa8>
 800734e:	3701      	adds	r7, #1
 8007350:	e7d1      	b.n	80072f6 <_printf_common+0x82>
	...

08007354 <_printf_i>:
 8007354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007356:	b08b      	sub	sp, #44	; 0x2c
 8007358:	9206      	str	r2, [sp, #24]
 800735a:	000a      	movs	r2, r1
 800735c:	3243      	adds	r2, #67	; 0x43
 800735e:	9307      	str	r3, [sp, #28]
 8007360:	9005      	str	r0, [sp, #20]
 8007362:	9204      	str	r2, [sp, #16]
 8007364:	7e0a      	ldrb	r2, [r1, #24]
 8007366:	000c      	movs	r4, r1
 8007368:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800736a:	2a78      	cmp	r2, #120	; 0x78
 800736c:	d807      	bhi.n	800737e <_printf_i+0x2a>
 800736e:	2a62      	cmp	r2, #98	; 0x62
 8007370:	d809      	bhi.n	8007386 <_printf_i+0x32>
 8007372:	2a00      	cmp	r2, #0
 8007374:	d100      	bne.n	8007378 <_printf_i+0x24>
 8007376:	e0c1      	b.n	80074fc <_printf_i+0x1a8>
 8007378:	2a58      	cmp	r2, #88	; 0x58
 800737a:	d100      	bne.n	800737e <_printf_i+0x2a>
 800737c:	e08c      	b.n	8007498 <_printf_i+0x144>
 800737e:	0026      	movs	r6, r4
 8007380:	3642      	adds	r6, #66	; 0x42
 8007382:	7032      	strb	r2, [r6, #0]
 8007384:	e022      	b.n	80073cc <_printf_i+0x78>
 8007386:	0010      	movs	r0, r2
 8007388:	3863      	subs	r0, #99	; 0x63
 800738a:	2815      	cmp	r0, #21
 800738c:	d8f7      	bhi.n	800737e <_printf_i+0x2a>
 800738e:	f7f8 fecd 	bl	800012c <__gnu_thumb1_case_shi>
 8007392:	0016      	.short	0x0016
 8007394:	fff6001f 	.word	0xfff6001f
 8007398:	fff6fff6 	.word	0xfff6fff6
 800739c:	001ffff6 	.word	0x001ffff6
 80073a0:	fff6fff6 	.word	0xfff6fff6
 80073a4:	fff6fff6 	.word	0xfff6fff6
 80073a8:	003600a8 	.word	0x003600a8
 80073ac:	fff6009a 	.word	0xfff6009a
 80073b0:	00b9fff6 	.word	0x00b9fff6
 80073b4:	0036fff6 	.word	0x0036fff6
 80073b8:	fff6fff6 	.word	0xfff6fff6
 80073bc:	009e      	.short	0x009e
 80073be:	0026      	movs	r6, r4
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	3642      	adds	r6, #66	; 0x42
 80073c4:	1d11      	adds	r1, r2, #4
 80073c6:	6019      	str	r1, [r3, #0]
 80073c8:	6813      	ldr	r3, [r2, #0]
 80073ca:	7033      	strb	r3, [r6, #0]
 80073cc:	2301      	movs	r3, #1
 80073ce:	e0a7      	b.n	8007520 <_printf_i+0x1cc>
 80073d0:	6808      	ldr	r0, [r1, #0]
 80073d2:	6819      	ldr	r1, [r3, #0]
 80073d4:	1d0a      	adds	r2, r1, #4
 80073d6:	0605      	lsls	r5, r0, #24
 80073d8:	d50b      	bpl.n	80073f2 <_printf_i+0x9e>
 80073da:	680d      	ldr	r5, [r1, #0]
 80073dc:	601a      	str	r2, [r3, #0]
 80073de:	2d00      	cmp	r5, #0
 80073e0:	da03      	bge.n	80073ea <_printf_i+0x96>
 80073e2:	232d      	movs	r3, #45	; 0x2d
 80073e4:	9a04      	ldr	r2, [sp, #16]
 80073e6:	426d      	negs	r5, r5
 80073e8:	7013      	strb	r3, [r2, #0]
 80073ea:	4b61      	ldr	r3, [pc, #388]	; (8007570 <_printf_i+0x21c>)
 80073ec:	270a      	movs	r7, #10
 80073ee:	9303      	str	r3, [sp, #12]
 80073f0:	e01b      	b.n	800742a <_printf_i+0xd6>
 80073f2:	680d      	ldr	r5, [r1, #0]
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	0641      	lsls	r1, r0, #25
 80073f8:	d5f1      	bpl.n	80073de <_printf_i+0x8a>
 80073fa:	b22d      	sxth	r5, r5
 80073fc:	e7ef      	b.n	80073de <_printf_i+0x8a>
 80073fe:	680d      	ldr	r5, [r1, #0]
 8007400:	6819      	ldr	r1, [r3, #0]
 8007402:	1d08      	adds	r0, r1, #4
 8007404:	6018      	str	r0, [r3, #0]
 8007406:	062e      	lsls	r6, r5, #24
 8007408:	d501      	bpl.n	800740e <_printf_i+0xba>
 800740a:	680d      	ldr	r5, [r1, #0]
 800740c:	e003      	b.n	8007416 <_printf_i+0xc2>
 800740e:	066d      	lsls	r5, r5, #25
 8007410:	d5fb      	bpl.n	800740a <_printf_i+0xb6>
 8007412:	680d      	ldr	r5, [r1, #0]
 8007414:	b2ad      	uxth	r5, r5
 8007416:	4b56      	ldr	r3, [pc, #344]	; (8007570 <_printf_i+0x21c>)
 8007418:	2708      	movs	r7, #8
 800741a:	9303      	str	r3, [sp, #12]
 800741c:	2a6f      	cmp	r2, #111	; 0x6f
 800741e:	d000      	beq.n	8007422 <_printf_i+0xce>
 8007420:	3702      	adds	r7, #2
 8007422:	0023      	movs	r3, r4
 8007424:	2200      	movs	r2, #0
 8007426:	3343      	adds	r3, #67	; 0x43
 8007428:	701a      	strb	r2, [r3, #0]
 800742a:	6863      	ldr	r3, [r4, #4]
 800742c:	60a3      	str	r3, [r4, #8]
 800742e:	2b00      	cmp	r3, #0
 8007430:	db03      	blt.n	800743a <_printf_i+0xe6>
 8007432:	2204      	movs	r2, #4
 8007434:	6821      	ldr	r1, [r4, #0]
 8007436:	4391      	bics	r1, r2
 8007438:	6021      	str	r1, [r4, #0]
 800743a:	2d00      	cmp	r5, #0
 800743c:	d102      	bne.n	8007444 <_printf_i+0xf0>
 800743e:	9e04      	ldr	r6, [sp, #16]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00c      	beq.n	800745e <_printf_i+0x10a>
 8007444:	9e04      	ldr	r6, [sp, #16]
 8007446:	0028      	movs	r0, r5
 8007448:	0039      	movs	r1, r7
 800744a:	f7f8 feff 	bl	800024c <__aeabi_uidivmod>
 800744e:	9b03      	ldr	r3, [sp, #12]
 8007450:	3e01      	subs	r6, #1
 8007452:	5c5b      	ldrb	r3, [r3, r1]
 8007454:	7033      	strb	r3, [r6, #0]
 8007456:	002b      	movs	r3, r5
 8007458:	0005      	movs	r5, r0
 800745a:	429f      	cmp	r7, r3
 800745c:	d9f3      	bls.n	8007446 <_printf_i+0xf2>
 800745e:	2f08      	cmp	r7, #8
 8007460:	d109      	bne.n	8007476 <_printf_i+0x122>
 8007462:	6823      	ldr	r3, [r4, #0]
 8007464:	07db      	lsls	r3, r3, #31
 8007466:	d506      	bpl.n	8007476 <_printf_i+0x122>
 8007468:	6863      	ldr	r3, [r4, #4]
 800746a:	6922      	ldr	r2, [r4, #16]
 800746c:	4293      	cmp	r3, r2
 800746e:	dc02      	bgt.n	8007476 <_printf_i+0x122>
 8007470:	2330      	movs	r3, #48	; 0x30
 8007472:	3e01      	subs	r6, #1
 8007474:	7033      	strb	r3, [r6, #0]
 8007476:	9b04      	ldr	r3, [sp, #16]
 8007478:	1b9b      	subs	r3, r3, r6
 800747a:	6123      	str	r3, [r4, #16]
 800747c:	9b07      	ldr	r3, [sp, #28]
 800747e:	0021      	movs	r1, r4
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	9805      	ldr	r0, [sp, #20]
 8007484:	9b06      	ldr	r3, [sp, #24]
 8007486:	aa09      	add	r2, sp, #36	; 0x24
 8007488:	f7ff fef4 	bl	8007274 <_printf_common>
 800748c:	1c43      	adds	r3, r0, #1
 800748e:	d14c      	bne.n	800752a <_printf_i+0x1d6>
 8007490:	2001      	movs	r0, #1
 8007492:	4240      	negs	r0, r0
 8007494:	b00b      	add	sp, #44	; 0x2c
 8007496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007498:	3145      	adds	r1, #69	; 0x45
 800749a:	700a      	strb	r2, [r1, #0]
 800749c:	4a34      	ldr	r2, [pc, #208]	; (8007570 <_printf_i+0x21c>)
 800749e:	9203      	str	r2, [sp, #12]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	6821      	ldr	r1, [r4, #0]
 80074a4:	ca20      	ldmia	r2!, {r5}
 80074a6:	601a      	str	r2, [r3, #0]
 80074a8:	0608      	lsls	r0, r1, #24
 80074aa:	d516      	bpl.n	80074da <_printf_i+0x186>
 80074ac:	07cb      	lsls	r3, r1, #31
 80074ae:	d502      	bpl.n	80074b6 <_printf_i+0x162>
 80074b0:	2320      	movs	r3, #32
 80074b2:	4319      	orrs	r1, r3
 80074b4:	6021      	str	r1, [r4, #0]
 80074b6:	2710      	movs	r7, #16
 80074b8:	2d00      	cmp	r5, #0
 80074ba:	d1b2      	bne.n	8007422 <_printf_i+0xce>
 80074bc:	2320      	movs	r3, #32
 80074be:	6822      	ldr	r2, [r4, #0]
 80074c0:	439a      	bics	r2, r3
 80074c2:	6022      	str	r2, [r4, #0]
 80074c4:	e7ad      	b.n	8007422 <_printf_i+0xce>
 80074c6:	2220      	movs	r2, #32
 80074c8:	6809      	ldr	r1, [r1, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	6022      	str	r2, [r4, #0]
 80074ce:	0022      	movs	r2, r4
 80074d0:	2178      	movs	r1, #120	; 0x78
 80074d2:	3245      	adds	r2, #69	; 0x45
 80074d4:	7011      	strb	r1, [r2, #0]
 80074d6:	4a27      	ldr	r2, [pc, #156]	; (8007574 <_printf_i+0x220>)
 80074d8:	e7e1      	b.n	800749e <_printf_i+0x14a>
 80074da:	0648      	lsls	r0, r1, #25
 80074dc:	d5e6      	bpl.n	80074ac <_printf_i+0x158>
 80074de:	b2ad      	uxth	r5, r5
 80074e0:	e7e4      	b.n	80074ac <_printf_i+0x158>
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	680d      	ldr	r5, [r1, #0]
 80074e6:	1d10      	adds	r0, r2, #4
 80074e8:	6949      	ldr	r1, [r1, #20]
 80074ea:	6018      	str	r0, [r3, #0]
 80074ec:	6813      	ldr	r3, [r2, #0]
 80074ee:	062e      	lsls	r6, r5, #24
 80074f0:	d501      	bpl.n	80074f6 <_printf_i+0x1a2>
 80074f2:	6019      	str	r1, [r3, #0]
 80074f4:	e002      	b.n	80074fc <_printf_i+0x1a8>
 80074f6:	066d      	lsls	r5, r5, #25
 80074f8:	d5fb      	bpl.n	80074f2 <_printf_i+0x19e>
 80074fa:	8019      	strh	r1, [r3, #0]
 80074fc:	2300      	movs	r3, #0
 80074fe:	9e04      	ldr	r6, [sp, #16]
 8007500:	6123      	str	r3, [r4, #16]
 8007502:	e7bb      	b.n	800747c <_printf_i+0x128>
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	1d11      	adds	r1, r2, #4
 8007508:	6019      	str	r1, [r3, #0]
 800750a:	6816      	ldr	r6, [r2, #0]
 800750c:	2100      	movs	r1, #0
 800750e:	0030      	movs	r0, r6
 8007510:	6862      	ldr	r2, [r4, #4]
 8007512:	f000 ff05 	bl	8008320 <memchr>
 8007516:	2800      	cmp	r0, #0
 8007518:	d001      	beq.n	800751e <_printf_i+0x1ca>
 800751a:	1b80      	subs	r0, r0, r6
 800751c:	6060      	str	r0, [r4, #4]
 800751e:	6863      	ldr	r3, [r4, #4]
 8007520:	6123      	str	r3, [r4, #16]
 8007522:	2300      	movs	r3, #0
 8007524:	9a04      	ldr	r2, [sp, #16]
 8007526:	7013      	strb	r3, [r2, #0]
 8007528:	e7a8      	b.n	800747c <_printf_i+0x128>
 800752a:	6923      	ldr	r3, [r4, #16]
 800752c:	0032      	movs	r2, r6
 800752e:	9906      	ldr	r1, [sp, #24]
 8007530:	9805      	ldr	r0, [sp, #20]
 8007532:	9d07      	ldr	r5, [sp, #28]
 8007534:	47a8      	blx	r5
 8007536:	1c43      	adds	r3, r0, #1
 8007538:	d0aa      	beq.n	8007490 <_printf_i+0x13c>
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	079b      	lsls	r3, r3, #30
 800753e:	d415      	bmi.n	800756c <_printf_i+0x218>
 8007540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007542:	68e0      	ldr	r0, [r4, #12]
 8007544:	4298      	cmp	r0, r3
 8007546:	daa5      	bge.n	8007494 <_printf_i+0x140>
 8007548:	0018      	movs	r0, r3
 800754a:	e7a3      	b.n	8007494 <_printf_i+0x140>
 800754c:	0022      	movs	r2, r4
 800754e:	2301      	movs	r3, #1
 8007550:	9906      	ldr	r1, [sp, #24]
 8007552:	9805      	ldr	r0, [sp, #20]
 8007554:	9e07      	ldr	r6, [sp, #28]
 8007556:	3219      	adds	r2, #25
 8007558:	47b0      	blx	r6
 800755a:	1c43      	adds	r3, r0, #1
 800755c:	d098      	beq.n	8007490 <_printf_i+0x13c>
 800755e:	3501      	adds	r5, #1
 8007560:	68e3      	ldr	r3, [r4, #12]
 8007562:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007564:	1a9b      	subs	r3, r3, r2
 8007566:	42ab      	cmp	r3, r5
 8007568:	dcf0      	bgt.n	800754c <_printf_i+0x1f8>
 800756a:	e7e9      	b.n	8007540 <_printf_i+0x1ec>
 800756c:	2500      	movs	r5, #0
 800756e:	e7f7      	b.n	8007560 <_printf_i+0x20c>
 8007570:	08009d82 	.word	0x08009d82
 8007574:	08009d93 	.word	0x08009d93

08007578 <siprintf>:
 8007578:	b40e      	push	{r1, r2, r3}
 800757a:	b500      	push	{lr}
 800757c:	490b      	ldr	r1, [pc, #44]	; (80075ac <siprintf+0x34>)
 800757e:	b09c      	sub	sp, #112	; 0x70
 8007580:	ab1d      	add	r3, sp, #116	; 0x74
 8007582:	9002      	str	r0, [sp, #8]
 8007584:	9006      	str	r0, [sp, #24]
 8007586:	9107      	str	r1, [sp, #28]
 8007588:	9104      	str	r1, [sp, #16]
 800758a:	4809      	ldr	r0, [pc, #36]	; (80075b0 <siprintf+0x38>)
 800758c:	4909      	ldr	r1, [pc, #36]	; (80075b4 <siprintf+0x3c>)
 800758e:	cb04      	ldmia	r3!, {r2}
 8007590:	9105      	str	r1, [sp, #20]
 8007592:	6800      	ldr	r0, [r0, #0]
 8007594:	a902      	add	r1, sp, #8
 8007596:	9301      	str	r3, [sp, #4]
 8007598:	f001 fbe2 	bl	8008d60 <_svfiprintf_r>
 800759c:	2300      	movs	r3, #0
 800759e:	9a02      	ldr	r2, [sp, #8]
 80075a0:	7013      	strb	r3, [r2, #0]
 80075a2:	b01c      	add	sp, #112	; 0x70
 80075a4:	bc08      	pop	{r3}
 80075a6:	b003      	add	sp, #12
 80075a8:	4718      	bx	r3
 80075aa:	46c0      	nop			; (mov r8, r8)
 80075ac:	7fffffff 	.word	0x7fffffff
 80075b0:	2000000c 	.word	0x2000000c
 80075b4:	ffff0208 	.word	0xffff0208

080075b8 <quorem>:
 80075b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ba:	0006      	movs	r6, r0
 80075bc:	690b      	ldr	r3, [r1, #16]
 80075be:	6932      	ldr	r2, [r6, #16]
 80075c0:	b087      	sub	sp, #28
 80075c2:	2000      	movs	r0, #0
 80075c4:	9103      	str	r1, [sp, #12]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	db65      	blt.n	8007696 <quorem+0xde>
 80075ca:	3b01      	subs	r3, #1
 80075cc:	009c      	lsls	r4, r3, #2
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	000b      	movs	r3, r1
 80075d2:	3314      	adds	r3, #20
 80075d4:	9305      	str	r3, [sp, #20]
 80075d6:	191b      	adds	r3, r3, r4
 80075d8:	9304      	str	r3, [sp, #16]
 80075da:	0033      	movs	r3, r6
 80075dc:	3314      	adds	r3, #20
 80075de:	9302      	str	r3, [sp, #8]
 80075e0:	191c      	adds	r4, r3, r4
 80075e2:	9b04      	ldr	r3, [sp, #16]
 80075e4:	6827      	ldr	r7, [r4, #0]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	0038      	movs	r0, r7
 80075ea:	1c5d      	adds	r5, r3, #1
 80075ec:	0029      	movs	r1, r5
 80075ee:	9301      	str	r3, [sp, #4]
 80075f0:	f7f8 fda6 	bl	8000140 <__udivsi3>
 80075f4:	9001      	str	r0, [sp, #4]
 80075f6:	42af      	cmp	r7, r5
 80075f8:	d324      	bcc.n	8007644 <quorem+0x8c>
 80075fa:	2500      	movs	r5, #0
 80075fc:	46ac      	mov	ip, r5
 80075fe:	9802      	ldr	r0, [sp, #8]
 8007600:	9f05      	ldr	r7, [sp, #20]
 8007602:	cf08      	ldmia	r7!, {r3}
 8007604:	9a01      	ldr	r2, [sp, #4]
 8007606:	b299      	uxth	r1, r3
 8007608:	4351      	muls	r1, r2
 800760a:	0c1b      	lsrs	r3, r3, #16
 800760c:	4353      	muls	r3, r2
 800760e:	1949      	adds	r1, r1, r5
 8007610:	0c0a      	lsrs	r2, r1, #16
 8007612:	189b      	adds	r3, r3, r2
 8007614:	6802      	ldr	r2, [r0, #0]
 8007616:	b289      	uxth	r1, r1
 8007618:	b292      	uxth	r2, r2
 800761a:	4462      	add	r2, ip
 800761c:	1a52      	subs	r2, r2, r1
 800761e:	6801      	ldr	r1, [r0, #0]
 8007620:	0c1d      	lsrs	r5, r3, #16
 8007622:	0c09      	lsrs	r1, r1, #16
 8007624:	b29b      	uxth	r3, r3
 8007626:	1acb      	subs	r3, r1, r3
 8007628:	1411      	asrs	r1, r2, #16
 800762a:	185b      	adds	r3, r3, r1
 800762c:	1419      	asrs	r1, r3, #16
 800762e:	b292      	uxth	r2, r2
 8007630:	041b      	lsls	r3, r3, #16
 8007632:	431a      	orrs	r2, r3
 8007634:	9b04      	ldr	r3, [sp, #16]
 8007636:	468c      	mov	ip, r1
 8007638:	c004      	stmia	r0!, {r2}
 800763a:	42bb      	cmp	r3, r7
 800763c:	d2e1      	bcs.n	8007602 <quorem+0x4a>
 800763e:	6823      	ldr	r3, [r4, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d030      	beq.n	80076a6 <quorem+0xee>
 8007644:	0030      	movs	r0, r6
 8007646:	9903      	ldr	r1, [sp, #12]
 8007648:	f001 f902 	bl	8008850 <__mcmp>
 800764c:	2800      	cmp	r0, #0
 800764e:	db21      	blt.n	8007694 <quorem+0xdc>
 8007650:	0030      	movs	r0, r6
 8007652:	2400      	movs	r4, #0
 8007654:	9b01      	ldr	r3, [sp, #4]
 8007656:	9903      	ldr	r1, [sp, #12]
 8007658:	3301      	adds	r3, #1
 800765a:	9301      	str	r3, [sp, #4]
 800765c:	3014      	adds	r0, #20
 800765e:	3114      	adds	r1, #20
 8007660:	6803      	ldr	r3, [r0, #0]
 8007662:	c920      	ldmia	r1!, {r5}
 8007664:	b29a      	uxth	r2, r3
 8007666:	1914      	adds	r4, r2, r4
 8007668:	b2aa      	uxth	r2, r5
 800766a:	1aa2      	subs	r2, r4, r2
 800766c:	0c1b      	lsrs	r3, r3, #16
 800766e:	0c2d      	lsrs	r5, r5, #16
 8007670:	1414      	asrs	r4, r2, #16
 8007672:	1b5b      	subs	r3, r3, r5
 8007674:	191b      	adds	r3, r3, r4
 8007676:	141c      	asrs	r4, r3, #16
 8007678:	b292      	uxth	r2, r2
 800767a:	041b      	lsls	r3, r3, #16
 800767c:	4313      	orrs	r3, r2
 800767e:	c008      	stmia	r0!, {r3}
 8007680:	9b04      	ldr	r3, [sp, #16]
 8007682:	428b      	cmp	r3, r1
 8007684:	d2ec      	bcs.n	8007660 <quorem+0xa8>
 8007686:	9b00      	ldr	r3, [sp, #0]
 8007688:	9a02      	ldr	r2, [sp, #8]
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	18d3      	adds	r3, r2, r3
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	2a00      	cmp	r2, #0
 8007692:	d015      	beq.n	80076c0 <quorem+0x108>
 8007694:	9801      	ldr	r0, [sp, #4]
 8007696:	b007      	add	sp, #28
 8007698:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d106      	bne.n	80076ae <quorem+0xf6>
 80076a0:	9b00      	ldr	r3, [sp, #0]
 80076a2:	3b01      	subs	r3, #1
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	9b02      	ldr	r3, [sp, #8]
 80076a8:	3c04      	subs	r4, #4
 80076aa:	42a3      	cmp	r3, r4
 80076ac:	d3f5      	bcc.n	800769a <quorem+0xe2>
 80076ae:	9b00      	ldr	r3, [sp, #0]
 80076b0:	6133      	str	r3, [r6, #16]
 80076b2:	e7c7      	b.n	8007644 <quorem+0x8c>
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	2a00      	cmp	r2, #0
 80076b8:	d106      	bne.n	80076c8 <quorem+0x110>
 80076ba:	9a00      	ldr	r2, [sp, #0]
 80076bc:	3a01      	subs	r2, #1
 80076be:	9200      	str	r2, [sp, #0]
 80076c0:	9a02      	ldr	r2, [sp, #8]
 80076c2:	3b04      	subs	r3, #4
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d3f5      	bcc.n	80076b4 <quorem+0xfc>
 80076c8:	9b00      	ldr	r3, [sp, #0]
 80076ca:	6133      	str	r3, [r6, #16]
 80076cc:	e7e2      	b.n	8007694 <quorem+0xdc>
	...

080076d0 <_dtoa_r>:
 80076d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076d2:	b09d      	sub	sp, #116	; 0x74
 80076d4:	9202      	str	r2, [sp, #8]
 80076d6:	9303      	str	r3, [sp, #12]
 80076d8:	9b02      	ldr	r3, [sp, #8]
 80076da:	9c03      	ldr	r4, [sp, #12]
 80076dc:	9308      	str	r3, [sp, #32]
 80076de:	9409      	str	r4, [sp, #36]	; 0x24
 80076e0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80076e2:	0007      	movs	r7, r0
 80076e4:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80076e6:	2c00      	cmp	r4, #0
 80076e8:	d10e      	bne.n	8007708 <_dtoa_r+0x38>
 80076ea:	2010      	movs	r0, #16
 80076ec:	f000 fe0e 	bl	800830c <malloc>
 80076f0:	1e02      	subs	r2, r0, #0
 80076f2:	6278      	str	r0, [r7, #36]	; 0x24
 80076f4:	d104      	bne.n	8007700 <_dtoa_r+0x30>
 80076f6:	21ea      	movs	r1, #234	; 0xea
 80076f8:	4bc7      	ldr	r3, [pc, #796]	; (8007a18 <_dtoa_r+0x348>)
 80076fa:	48c8      	ldr	r0, [pc, #800]	; (8007a1c <_dtoa_r+0x34c>)
 80076fc:	f001 fc42 	bl	8008f84 <__assert_func>
 8007700:	6044      	str	r4, [r0, #4]
 8007702:	6084      	str	r4, [r0, #8]
 8007704:	6004      	str	r4, [r0, #0]
 8007706:	60c4      	str	r4, [r0, #12]
 8007708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770a:	6819      	ldr	r1, [r3, #0]
 800770c:	2900      	cmp	r1, #0
 800770e:	d00a      	beq.n	8007726 <_dtoa_r+0x56>
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	2301      	movs	r3, #1
 8007714:	4093      	lsls	r3, r2
 8007716:	604a      	str	r2, [r1, #4]
 8007718:	608b      	str	r3, [r1, #8]
 800771a:	0038      	movs	r0, r7
 800771c:	f000 fe58 	bl	80083d0 <_Bfree>
 8007720:	2200      	movs	r2, #0
 8007722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007724:	601a      	str	r2, [r3, #0]
 8007726:	9b03      	ldr	r3, [sp, #12]
 8007728:	2b00      	cmp	r3, #0
 800772a:	da20      	bge.n	800776e <_dtoa_r+0x9e>
 800772c:	2301      	movs	r3, #1
 800772e:	602b      	str	r3, [r5, #0]
 8007730:	9b03      	ldr	r3, [sp, #12]
 8007732:	005b      	lsls	r3, r3, #1
 8007734:	085b      	lsrs	r3, r3, #1
 8007736:	9309      	str	r3, [sp, #36]	; 0x24
 8007738:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800773a:	4bb9      	ldr	r3, [pc, #740]	; (8007a20 <_dtoa_r+0x350>)
 800773c:	4ab8      	ldr	r2, [pc, #736]	; (8007a20 <_dtoa_r+0x350>)
 800773e:	402b      	ands	r3, r5
 8007740:	4293      	cmp	r3, r2
 8007742:	d117      	bne.n	8007774 <_dtoa_r+0xa4>
 8007744:	4bb7      	ldr	r3, [pc, #732]	; (8007a24 <_dtoa_r+0x354>)
 8007746:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007748:	0328      	lsls	r0, r5, #12
 800774a:	6013      	str	r3, [r2, #0]
 800774c:	9b02      	ldr	r3, [sp, #8]
 800774e:	0b00      	lsrs	r0, r0, #12
 8007750:	4318      	orrs	r0, r3
 8007752:	d101      	bne.n	8007758 <_dtoa_r+0x88>
 8007754:	f000 fdbf 	bl	80082d6 <_dtoa_r+0xc06>
 8007758:	48b3      	ldr	r0, [pc, #716]	; (8007a28 <_dtoa_r+0x358>)
 800775a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800775c:	9006      	str	r0, [sp, #24]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d002      	beq.n	8007768 <_dtoa_r+0x98>
 8007762:	4bb2      	ldr	r3, [pc, #712]	; (8007a2c <_dtoa_r+0x35c>)
 8007764:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	9806      	ldr	r0, [sp, #24]
 800776a:	b01d      	add	sp, #116	; 0x74
 800776c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800776e:	2300      	movs	r3, #0
 8007770:	602b      	str	r3, [r5, #0]
 8007772:	e7e1      	b.n	8007738 <_dtoa_r+0x68>
 8007774:	9b08      	ldr	r3, [sp, #32]
 8007776:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007778:	9312      	str	r3, [sp, #72]	; 0x48
 800777a:	9413      	str	r4, [sp, #76]	; 0x4c
 800777c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800777e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007780:	2200      	movs	r2, #0
 8007782:	2300      	movs	r3, #0
 8007784:	f7f8 fe62 	bl	800044c <__aeabi_dcmpeq>
 8007788:	1e04      	subs	r4, r0, #0
 800778a:	d009      	beq.n	80077a0 <_dtoa_r+0xd0>
 800778c:	2301      	movs	r3, #1
 800778e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007790:	6013      	str	r3, [r2, #0]
 8007792:	4ba7      	ldr	r3, [pc, #668]	; (8007a30 <_dtoa_r+0x360>)
 8007794:	9306      	str	r3, [sp, #24]
 8007796:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007798:	2b00      	cmp	r3, #0
 800779a:	d0e5      	beq.n	8007768 <_dtoa_r+0x98>
 800779c:	4ba5      	ldr	r3, [pc, #660]	; (8007a34 <_dtoa_r+0x364>)
 800779e:	e7e1      	b.n	8007764 <_dtoa_r+0x94>
 80077a0:	ab1a      	add	r3, sp, #104	; 0x68
 80077a2:	9301      	str	r3, [sp, #4]
 80077a4:	ab1b      	add	r3, sp, #108	; 0x6c
 80077a6:	9300      	str	r3, [sp, #0]
 80077a8:	0038      	movs	r0, r7
 80077aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80077ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077ae:	f001 f903 	bl	80089b8 <__d2b>
 80077b2:	006e      	lsls	r6, r5, #1
 80077b4:	9005      	str	r0, [sp, #20]
 80077b6:	0d76      	lsrs	r6, r6, #21
 80077b8:	d100      	bne.n	80077bc <_dtoa_r+0xec>
 80077ba:	e07c      	b.n	80078b6 <_dtoa_r+0x1e6>
 80077bc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80077be:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80077c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077c2:	4a9d      	ldr	r2, [pc, #628]	; (8007a38 <_dtoa_r+0x368>)
 80077c4:	031b      	lsls	r3, r3, #12
 80077c6:	0b1b      	lsrs	r3, r3, #12
 80077c8:	431a      	orrs	r2, r3
 80077ca:	0011      	movs	r1, r2
 80077cc:	4b9b      	ldr	r3, [pc, #620]	; (8007a3c <_dtoa_r+0x36c>)
 80077ce:	9418      	str	r4, [sp, #96]	; 0x60
 80077d0:	18f6      	adds	r6, r6, r3
 80077d2:	2200      	movs	r2, #0
 80077d4:	4b9a      	ldr	r3, [pc, #616]	; (8007a40 <_dtoa_r+0x370>)
 80077d6:	f7fa fb87 	bl	8001ee8 <__aeabi_dsub>
 80077da:	4a9a      	ldr	r2, [pc, #616]	; (8007a44 <_dtoa_r+0x374>)
 80077dc:	4b9a      	ldr	r3, [pc, #616]	; (8007a48 <_dtoa_r+0x378>)
 80077de:	f7fa f917 	bl	8001a10 <__aeabi_dmul>
 80077e2:	4a9a      	ldr	r2, [pc, #616]	; (8007a4c <_dtoa_r+0x37c>)
 80077e4:	4b9a      	ldr	r3, [pc, #616]	; (8007a50 <_dtoa_r+0x380>)
 80077e6:	f7f9 f9d5 	bl	8000b94 <__aeabi_dadd>
 80077ea:	0004      	movs	r4, r0
 80077ec:	0030      	movs	r0, r6
 80077ee:	000d      	movs	r5, r1
 80077f0:	f7fa ff60 	bl	80026b4 <__aeabi_i2d>
 80077f4:	4a97      	ldr	r2, [pc, #604]	; (8007a54 <_dtoa_r+0x384>)
 80077f6:	4b98      	ldr	r3, [pc, #608]	; (8007a58 <_dtoa_r+0x388>)
 80077f8:	f7fa f90a 	bl	8001a10 <__aeabi_dmul>
 80077fc:	0002      	movs	r2, r0
 80077fe:	000b      	movs	r3, r1
 8007800:	0020      	movs	r0, r4
 8007802:	0029      	movs	r1, r5
 8007804:	f7f9 f9c6 	bl	8000b94 <__aeabi_dadd>
 8007808:	0004      	movs	r4, r0
 800780a:	000d      	movs	r5, r1
 800780c:	f7fa ff1c 	bl	8002648 <__aeabi_d2iz>
 8007810:	2200      	movs	r2, #0
 8007812:	9002      	str	r0, [sp, #8]
 8007814:	2300      	movs	r3, #0
 8007816:	0020      	movs	r0, r4
 8007818:	0029      	movs	r1, r5
 800781a:	f7f8 fe1d 	bl	8000458 <__aeabi_dcmplt>
 800781e:	2800      	cmp	r0, #0
 8007820:	d00b      	beq.n	800783a <_dtoa_r+0x16a>
 8007822:	9802      	ldr	r0, [sp, #8]
 8007824:	f7fa ff46 	bl	80026b4 <__aeabi_i2d>
 8007828:	002b      	movs	r3, r5
 800782a:	0022      	movs	r2, r4
 800782c:	f7f8 fe0e 	bl	800044c <__aeabi_dcmpeq>
 8007830:	4243      	negs	r3, r0
 8007832:	4158      	adcs	r0, r3
 8007834:	9b02      	ldr	r3, [sp, #8]
 8007836:	1a1b      	subs	r3, r3, r0
 8007838:	9302      	str	r3, [sp, #8]
 800783a:	2301      	movs	r3, #1
 800783c:	9316      	str	r3, [sp, #88]	; 0x58
 800783e:	9b02      	ldr	r3, [sp, #8]
 8007840:	2b16      	cmp	r3, #22
 8007842:	d80f      	bhi.n	8007864 <_dtoa_r+0x194>
 8007844:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007846:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007848:	00da      	lsls	r2, r3, #3
 800784a:	4b84      	ldr	r3, [pc, #528]	; (8007a5c <_dtoa_r+0x38c>)
 800784c:	189b      	adds	r3, r3, r2
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	f7f8 fe01 	bl	8000458 <__aeabi_dcmplt>
 8007856:	2800      	cmp	r0, #0
 8007858:	d049      	beq.n	80078ee <_dtoa_r+0x21e>
 800785a:	9b02      	ldr	r3, [sp, #8]
 800785c:	3b01      	subs	r3, #1
 800785e:	9302      	str	r3, [sp, #8]
 8007860:	2300      	movs	r3, #0
 8007862:	9316      	str	r3, [sp, #88]	; 0x58
 8007864:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007866:	1b9e      	subs	r6, r3, r6
 8007868:	2300      	movs	r3, #0
 800786a:	930a      	str	r3, [sp, #40]	; 0x28
 800786c:	0033      	movs	r3, r6
 800786e:	3b01      	subs	r3, #1
 8007870:	930d      	str	r3, [sp, #52]	; 0x34
 8007872:	d504      	bpl.n	800787e <_dtoa_r+0x1ae>
 8007874:	2301      	movs	r3, #1
 8007876:	1b9b      	subs	r3, r3, r6
 8007878:	930a      	str	r3, [sp, #40]	; 0x28
 800787a:	2300      	movs	r3, #0
 800787c:	930d      	str	r3, [sp, #52]	; 0x34
 800787e:	9b02      	ldr	r3, [sp, #8]
 8007880:	2b00      	cmp	r3, #0
 8007882:	db36      	blt.n	80078f2 <_dtoa_r+0x222>
 8007884:	9a02      	ldr	r2, [sp, #8]
 8007886:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007888:	4694      	mov	ip, r2
 800788a:	4463      	add	r3, ip
 800788c:	930d      	str	r3, [sp, #52]	; 0x34
 800788e:	2300      	movs	r3, #0
 8007890:	9215      	str	r2, [sp, #84]	; 0x54
 8007892:	930e      	str	r3, [sp, #56]	; 0x38
 8007894:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007896:	2401      	movs	r4, #1
 8007898:	2b09      	cmp	r3, #9
 800789a:	d864      	bhi.n	8007966 <_dtoa_r+0x296>
 800789c:	2b05      	cmp	r3, #5
 800789e:	dd02      	ble.n	80078a6 <_dtoa_r+0x1d6>
 80078a0:	2400      	movs	r4, #0
 80078a2:	3b04      	subs	r3, #4
 80078a4:	9322      	str	r3, [sp, #136]	; 0x88
 80078a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078a8:	1e98      	subs	r0, r3, #2
 80078aa:	2803      	cmp	r0, #3
 80078ac:	d864      	bhi.n	8007978 <_dtoa_r+0x2a8>
 80078ae:	f7f8 fc33 	bl	8000118 <__gnu_thumb1_case_uqi>
 80078b2:	3829      	.short	0x3829
 80078b4:	5836      	.short	0x5836
 80078b6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80078b8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80078ba:	189e      	adds	r6, r3, r2
 80078bc:	4b68      	ldr	r3, [pc, #416]	; (8007a60 <_dtoa_r+0x390>)
 80078be:	18f2      	adds	r2, r6, r3
 80078c0:	2a20      	cmp	r2, #32
 80078c2:	dd0f      	ble.n	80078e4 <_dtoa_r+0x214>
 80078c4:	2340      	movs	r3, #64	; 0x40
 80078c6:	1a9b      	subs	r3, r3, r2
 80078c8:	409d      	lsls	r5, r3
 80078ca:	4b66      	ldr	r3, [pc, #408]	; (8007a64 <_dtoa_r+0x394>)
 80078cc:	9802      	ldr	r0, [sp, #8]
 80078ce:	18f3      	adds	r3, r6, r3
 80078d0:	40d8      	lsrs	r0, r3
 80078d2:	4328      	orrs	r0, r5
 80078d4:	f7fa ff1e 	bl	8002714 <__aeabi_ui2d>
 80078d8:	2301      	movs	r3, #1
 80078da:	4c63      	ldr	r4, [pc, #396]	; (8007a68 <_dtoa_r+0x398>)
 80078dc:	3e01      	subs	r6, #1
 80078de:	1909      	adds	r1, r1, r4
 80078e0:	9318      	str	r3, [sp, #96]	; 0x60
 80078e2:	e776      	b.n	80077d2 <_dtoa_r+0x102>
 80078e4:	2320      	movs	r3, #32
 80078e6:	9802      	ldr	r0, [sp, #8]
 80078e8:	1a9b      	subs	r3, r3, r2
 80078ea:	4098      	lsls	r0, r3
 80078ec:	e7f2      	b.n	80078d4 <_dtoa_r+0x204>
 80078ee:	9016      	str	r0, [sp, #88]	; 0x58
 80078f0:	e7b8      	b.n	8007864 <_dtoa_r+0x194>
 80078f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078f4:	9a02      	ldr	r2, [sp, #8]
 80078f6:	1a9b      	subs	r3, r3, r2
 80078f8:	930a      	str	r3, [sp, #40]	; 0x28
 80078fa:	4253      	negs	r3, r2
 80078fc:	930e      	str	r3, [sp, #56]	; 0x38
 80078fe:	2300      	movs	r3, #0
 8007900:	9315      	str	r3, [sp, #84]	; 0x54
 8007902:	e7c7      	b.n	8007894 <_dtoa_r+0x1c4>
 8007904:	2300      	movs	r3, #0
 8007906:	930f      	str	r3, [sp, #60]	; 0x3c
 8007908:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800790a:	930c      	str	r3, [sp, #48]	; 0x30
 800790c:	9307      	str	r3, [sp, #28]
 800790e:	2b00      	cmp	r3, #0
 8007910:	dc13      	bgt.n	800793a <_dtoa_r+0x26a>
 8007912:	2301      	movs	r3, #1
 8007914:	001a      	movs	r2, r3
 8007916:	930c      	str	r3, [sp, #48]	; 0x30
 8007918:	9307      	str	r3, [sp, #28]
 800791a:	9223      	str	r2, [sp, #140]	; 0x8c
 800791c:	e00d      	b.n	800793a <_dtoa_r+0x26a>
 800791e:	2301      	movs	r3, #1
 8007920:	e7f1      	b.n	8007906 <_dtoa_r+0x236>
 8007922:	2300      	movs	r3, #0
 8007924:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007926:	930f      	str	r3, [sp, #60]	; 0x3c
 8007928:	4694      	mov	ip, r2
 800792a:	9b02      	ldr	r3, [sp, #8]
 800792c:	4463      	add	r3, ip
 800792e:	930c      	str	r3, [sp, #48]	; 0x30
 8007930:	3301      	adds	r3, #1
 8007932:	9307      	str	r3, [sp, #28]
 8007934:	2b00      	cmp	r3, #0
 8007936:	dc00      	bgt.n	800793a <_dtoa_r+0x26a>
 8007938:	2301      	movs	r3, #1
 800793a:	2200      	movs	r2, #0
 800793c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800793e:	6042      	str	r2, [r0, #4]
 8007940:	3204      	adds	r2, #4
 8007942:	0015      	movs	r5, r2
 8007944:	3514      	adds	r5, #20
 8007946:	6841      	ldr	r1, [r0, #4]
 8007948:	429d      	cmp	r5, r3
 800794a:	d919      	bls.n	8007980 <_dtoa_r+0x2b0>
 800794c:	0038      	movs	r0, r7
 800794e:	f000 fcfb 	bl	8008348 <_Balloc>
 8007952:	9006      	str	r0, [sp, #24]
 8007954:	2800      	cmp	r0, #0
 8007956:	d117      	bne.n	8007988 <_dtoa_r+0x2b8>
 8007958:	21d5      	movs	r1, #213	; 0xd5
 800795a:	0002      	movs	r2, r0
 800795c:	4b43      	ldr	r3, [pc, #268]	; (8007a6c <_dtoa_r+0x39c>)
 800795e:	0049      	lsls	r1, r1, #1
 8007960:	e6cb      	b.n	80076fa <_dtoa_r+0x2a>
 8007962:	2301      	movs	r3, #1
 8007964:	e7de      	b.n	8007924 <_dtoa_r+0x254>
 8007966:	2300      	movs	r3, #0
 8007968:	940f      	str	r4, [sp, #60]	; 0x3c
 800796a:	9322      	str	r3, [sp, #136]	; 0x88
 800796c:	3b01      	subs	r3, #1
 800796e:	930c      	str	r3, [sp, #48]	; 0x30
 8007970:	9307      	str	r3, [sp, #28]
 8007972:	2200      	movs	r2, #0
 8007974:	3313      	adds	r3, #19
 8007976:	e7d0      	b.n	800791a <_dtoa_r+0x24a>
 8007978:	2301      	movs	r3, #1
 800797a:	930f      	str	r3, [sp, #60]	; 0x3c
 800797c:	3b02      	subs	r3, #2
 800797e:	e7f6      	b.n	800796e <_dtoa_r+0x29e>
 8007980:	3101      	adds	r1, #1
 8007982:	6041      	str	r1, [r0, #4]
 8007984:	0052      	lsls	r2, r2, #1
 8007986:	e7dc      	b.n	8007942 <_dtoa_r+0x272>
 8007988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798a:	9a06      	ldr	r2, [sp, #24]
 800798c:	601a      	str	r2, [r3, #0]
 800798e:	9b07      	ldr	r3, [sp, #28]
 8007990:	2b0e      	cmp	r3, #14
 8007992:	d900      	bls.n	8007996 <_dtoa_r+0x2c6>
 8007994:	e0eb      	b.n	8007b6e <_dtoa_r+0x49e>
 8007996:	2c00      	cmp	r4, #0
 8007998:	d100      	bne.n	800799c <_dtoa_r+0x2cc>
 800799a:	e0e8      	b.n	8007b6e <_dtoa_r+0x49e>
 800799c:	9b02      	ldr	r3, [sp, #8]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	dd68      	ble.n	8007a74 <_dtoa_r+0x3a4>
 80079a2:	001a      	movs	r2, r3
 80079a4:	210f      	movs	r1, #15
 80079a6:	4b2d      	ldr	r3, [pc, #180]	; (8007a5c <_dtoa_r+0x38c>)
 80079a8:	400a      	ands	r2, r1
 80079aa:	00d2      	lsls	r2, r2, #3
 80079ac:	189b      	adds	r3, r3, r2
 80079ae:	681d      	ldr	r5, [r3, #0]
 80079b0:	685e      	ldr	r6, [r3, #4]
 80079b2:	9b02      	ldr	r3, [sp, #8]
 80079b4:	111c      	asrs	r4, r3, #4
 80079b6:	2302      	movs	r3, #2
 80079b8:	9310      	str	r3, [sp, #64]	; 0x40
 80079ba:	9b02      	ldr	r3, [sp, #8]
 80079bc:	05db      	lsls	r3, r3, #23
 80079be:	d50b      	bpl.n	80079d8 <_dtoa_r+0x308>
 80079c0:	4b2b      	ldr	r3, [pc, #172]	; (8007a70 <_dtoa_r+0x3a0>)
 80079c2:	400c      	ands	r4, r1
 80079c4:	6a1a      	ldr	r2, [r3, #32]
 80079c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80079ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80079cc:	f7f9 fc1e 	bl	800120c <__aeabi_ddiv>
 80079d0:	2303      	movs	r3, #3
 80079d2:	9008      	str	r0, [sp, #32]
 80079d4:	9109      	str	r1, [sp, #36]	; 0x24
 80079d6:	9310      	str	r3, [sp, #64]	; 0x40
 80079d8:	4b25      	ldr	r3, [pc, #148]	; (8007a70 <_dtoa_r+0x3a0>)
 80079da:	9314      	str	r3, [sp, #80]	; 0x50
 80079dc:	2c00      	cmp	r4, #0
 80079de:	d108      	bne.n	80079f2 <_dtoa_r+0x322>
 80079e0:	9808      	ldr	r0, [sp, #32]
 80079e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079e4:	002a      	movs	r2, r5
 80079e6:	0033      	movs	r3, r6
 80079e8:	f7f9 fc10 	bl	800120c <__aeabi_ddiv>
 80079ec:	9008      	str	r0, [sp, #32]
 80079ee:	9109      	str	r1, [sp, #36]	; 0x24
 80079f0:	e05c      	b.n	8007aac <_dtoa_r+0x3dc>
 80079f2:	2301      	movs	r3, #1
 80079f4:	421c      	tst	r4, r3
 80079f6:	d00b      	beq.n	8007a10 <_dtoa_r+0x340>
 80079f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079fa:	0028      	movs	r0, r5
 80079fc:	3301      	adds	r3, #1
 80079fe:	9310      	str	r3, [sp, #64]	; 0x40
 8007a00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a02:	0031      	movs	r1, r6
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	f7fa f802 	bl	8001a10 <__aeabi_dmul>
 8007a0c:	0005      	movs	r5, r0
 8007a0e:	000e      	movs	r6, r1
 8007a10:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a12:	1064      	asrs	r4, r4, #1
 8007a14:	3308      	adds	r3, #8
 8007a16:	e7e0      	b.n	80079da <_dtoa_r+0x30a>
 8007a18:	08009db1 	.word	0x08009db1
 8007a1c:	08009dc8 	.word	0x08009dc8
 8007a20:	7ff00000 	.word	0x7ff00000
 8007a24:	0000270f 	.word	0x0000270f
 8007a28:	08009dad 	.word	0x08009dad
 8007a2c:	08009db0 	.word	0x08009db0
 8007a30:	08009d80 	.word	0x08009d80
 8007a34:	08009d81 	.word	0x08009d81
 8007a38:	3ff00000 	.word	0x3ff00000
 8007a3c:	fffffc01 	.word	0xfffffc01
 8007a40:	3ff80000 	.word	0x3ff80000
 8007a44:	636f4361 	.word	0x636f4361
 8007a48:	3fd287a7 	.word	0x3fd287a7
 8007a4c:	8b60c8b3 	.word	0x8b60c8b3
 8007a50:	3fc68a28 	.word	0x3fc68a28
 8007a54:	509f79fb 	.word	0x509f79fb
 8007a58:	3fd34413 	.word	0x3fd34413
 8007a5c:	08009eb8 	.word	0x08009eb8
 8007a60:	00000432 	.word	0x00000432
 8007a64:	00000412 	.word	0x00000412
 8007a68:	fe100000 	.word	0xfe100000
 8007a6c:	08009e23 	.word	0x08009e23
 8007a70:	08009e90 	.word	0x08009e90
 8007a74:	2302      	movs	r3, #2
 8007a76:	9310      	str	r3, [sp, #64]	; 0x40
 8007a78:	9b02      	ldr	r3, [sp, #8]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d016      	beq.n	8007aac <_dtoa_r+0x3dc>
 8007a7e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007a80:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007a82:	425c      	negs	r4, r3
 8007a84:	230f      	movs	r3, #15
 8007a86:	4ab6      	ldr	r2, [pc, #728]	; (8007d60 <_dtoa_r+0x690>)
 8007a88:	4023      	ands	r3, r4
 8007a8a:	00db      	lsls	r3, r3, #3
 8007a8c:	18d3      	adds	r3, r2, r3
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	f7f9 ffbd 	bl	8001a10 <__aeabi_dmul>
 8007a96:	2601      	movs	r6, #1
 8007a98:	2300      	movs	r3, #0
 8007a9a:	9008      	str	r0, [sp, #32]
 8007a9c:	9109      	str	r1, [sp, #36]	; 0x24
 8007a9e:	4db1      	ldr	r5, [pc, #708]	; (8007d64 <_dtoa_r+0x694>)
 8007aa0:	1124      	asrs	r4, r4, #4
 8007aa2:	2c00      	cmp	r4, #0
 8007aa4:	d000      	beq.n	8007aa8 <_dtoa_r+0x3d8>
 8007aa6:	e094      	b.n	8007bd2 <_dtoa_r+0x502>
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d19f      	bne.n	80079ec <_dtoa_r+0x31c>
 8007aac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d100      	bne.n	8007ab4 <_dtoa_r+0x3e4>
 8007ab2:	e09b      	b.n	8007bec <_dtoa_r+0x51c>
 8007ab4:	9c08      	ldr	r4, [sp, #32]
 8007ab6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007ab8:	2200      	movs	r2, #0
 8007aba:	0020      	movs	r0, r4
 8007abc:	0029      	movs	r1, r5
 8007abe:	4baa      	ldr	r3, [pc, #680]	; (8007d68 <_dtoa_r+0x698>)
 8007ac0:	f7f8 fcca 	bl	8000458 <__aeabi_dcmplt>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	d100      	bne.n	8007aca <_dtoa_r+0x3fa>
 8007ac8:	e090      	b.n	8007bec <_dtoa_r+0x51c>
 8007aca:	9b07      	ldr	r3, [sp, #28]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d100      	bne.n	8007ad2 <_dtoa_r+0x402>
 8007ad0:	e08c      	b.n	8007bec <_dtoa_r+0x51c>
 8007ad2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	dd46      	ble.n	8007b66 <_dtoa_r+0x496>
 8007ad8:	9b02      	ldr	r3, [sp, #8]
 8007ada:	2200      	movs	r2, #0
 8007adc:	0020      	movs	r0, r4
 8007ade:	0029      	movs	r1, r5
 8007ae0:	1e5e      	subs	r6, r3, #1
 8007ae2:	4ba2      	ldr	r3, [pc, #648]	; (8007d6c <_dtoa_r+0x69c>)
 8007ae4:	f7f9 ff94 	bl	8001a10 <__aeabi_dmul>
 8007ae8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007aea:	9008      	str	r0, [sp, #32]
 8007aec:	9109      	str	r1, [sp, #36]	; 0x24
 8007aee:	3301      	adds	r3, #1
 8007af0:	9310      	str	r3, [sp, #64]	; 0x40
 8007af2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007af4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007af6:	9c08      	ldr	r4, [sp, #32]
 8007af8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007afa:	9314      	str	r3, [sp, #80]	; 0x50
 8007afc:	f7fa fdda 	bl	80026b4 <__aeabi_i2d>
 8007b00:	0022      	movs	r2, r4
 8007b02:	002b      	movs	r3, r5
 8007b04:	f7f9 ff84 	bl	8001a10 <__aeabi_dmul>
 8007b08:	2200      	movs	r2, #0
 8007b0a:	4b99      	ldr	r3, [pc, #612]	; (8007d70 <_dtoa_r+0x6a0>)
 8007b0c:	f7f9 f842 	bl	8000b94 <__aeabi_dadd>
 8007b10:	9010      	str	r0, [sp, #64]	; 0x40
 8007b12:	9111      	str	r1, [sp, #68]	; 0x44
 8007b14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007b16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b18:	9208      	str	r2, [sp, #32]
 8007b1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b1c:	4a95      	ldr	r2, [pc, #596]	; (8007d74 <_dtoa_r+0x6a4>)
 8007b1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b20:	4694      	mov	ip, r2
 8007b22:	4463      	add	r3, ip
 8007b24:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b26:	9309      	str	r3, [sp, #36]	; 0x24
 8007b28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d161      	bne.n	8007bf2 <_dtoa_r+0x522>
 8007b2e:	2200      	movs	r2, #0
 8007b30:	0020      	movs	r0, r4
 8007b32:	0029      	movs	r1, r5
 8007b34:	4b90      	ldr	r3, [pc, #576]	; (8007d78 <_dtoa_r+0x6a8>)
 8007b36:	f7fa f9d7 	bl	8001ee8 <__aeabi_dsub>
 8007b3a:	9a08      	ldr	r2, [sp, #32]
 8007b3c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b3e:	0004      	movs	r4, r0
 8007b40:	000d      	movs	r5, r1
 8007b42:	f7f8 fc9d 	bl	8000480 <__aeabi_dcmpgt>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	d000      	beq.n	8007b4c <_dtoa_r+0x47c>
 8007b4a:	e2af      	b.n	80080ac <_dtoa_r+0x9dc>
 8007b4c:	488b      	ldr	r0, [pc, #556]	; (8007d7c <_dtoa_r+0x6ac>)
 8007b4e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007b50:	4684      	mov	ip, r0
 8007b52:	4461      	add	r1, ip
 8007b54:	000b      	movs	r3, r1
 8007b56:	0020      	movs	r0, r4
 8007b58:	0029      	movs	r1, r5
 8007b5a:	9a08      	ldr	r2, [sp, #32]
 8007b5c:	f7f8 fc7c 	bl	8000458 <__aeabi_dcmplt>
 8007b60:	2800      	cmp	r0, #0
 8007b62:	d000      	beq.n	8007b66 <_dtoa_r+0x496>
 8007b64:	e29f      	b.n	80080a6 <_dtoa_r+0x9d6>
 8007b66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b68:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8007b6a:	9308      	str	r3, [sp, #32]
 8007b6c:	9409      	str	r4, [sp, #36]	; 0x24
 8007b6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	da00      	bge.n	8007b76 <_dtoa_r+0x4a6>
 8007b74:	e172      	b.n	8007e5c <_dtoa_r+0x78c>
 8007b76:	9a02      	ldr	r2, [sp, #8]
 8007b78:	2a0e      	cmp	r2, #14
 8007b7a:	dd00      	ble.n	8007b7e <_dtoa_r+0x4ae>
 8007b7c:	e16e      	b.n	8007e5c <_dtoa_r+0x78c>
 8007b7e:	4b78      	ldr	r3, [pc, #480]	; (8007d60 <_dtoa_r+0x690>)
 8007b80:	00d2      	lsls	r2, r2, #3
 8007b82:	189b      	adds	r3, r3, r2
 8007b84:	685c      	ldr	r4, [r3, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	930a      	str	r3, [sp, #40]	; 0x28
 8007b8a:	940b      	str	r4, [sp, #44]	; 0x2c
 8007b8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	db00      	blt.n	8007b94 <_dtoa_r+0x4c4>
 8007b92:	e0f7      	b.n	8007d84 <_dtoa_r+0x6b4>
 8007b94:	9b07      	ldr	r3, [sp, #28]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	dd00      	ble.n	8007b9c <_dtoa_r+0x4cc>
 8007b9a:	e0f3      	b.n	8007d84 <_dtoa_r+0x6b4>
 8007b9c:	d000      	beq.n	8007ba0 <_dtoa_r+0x4d0>
 8007b9e:	e282      	b.n	80080a6 <_dtoa_r+0x9d6>
 8007ba0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007ba2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	4b74      	ldr	r3, [pc, #464]	; (8007d78 <_dtoa_r+0x6a8>)
 8007ba8:	f7f9 ff32 	bl	8001a10 <__aeabi_dmul>
 8007bac:	9a08      	ldr	r2, [sp, #32]
 8007bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bb0:	f7f8 fc70 	bl	8000494 <__aeabi_dcmpge>
 8007bb4:	9e07      	ldr	r6, [sp, #28]
 8007bb6:	0035      	movs	r5, r6
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	d000      	beq.n	8007bbe <_dtoa_r+0x4ee>
 8007bbc:	e259      	b.n	8008072 <_dtoa_r+0x9a2>
 8007bbe:	9b06      	ldr	r3, [sp, #24]
 8007bc0:	9a06      	ldr	r2, [sp, #24]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	9308      	str	r3, [sp, #32]
 8007bc6:	2331      	movs	r3, #49	; 0x31
 8007bc8:	7013      	strb	r3, [r2, #0]
 8007bca:	9b02      	ldr	r3, [sp, #8]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	9302      	str	r3, [sp, #8]
 8007bd0:	e254      	b.n	800807c <_dtoa_r+0x9ac>
 8007bd2:	4234      	tst	r4, r6
 8007bd4:	d007      	beq.n	8007be6 <_dtoa_r+0x516>
 8007bd6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bd8:	3301      	adds	r3, #1
 8007bda:	9310      	str	r3, [sp, #64]	; 0x40
 8007bdc:	682a      	ldr	r2, [r5, #0]
 8007bde:	686b      	ldr	r3, [r5, #4]
 8007be0:	f7f9 ff16 	bl	8001a10 <__aeabi_dmul>
 8007be4:	0033      	movs	r3, r6
 8007be6:	1064      	asrs	r4, r4, #1
 8007be8:	3508      	adds	r5, #8
 8007bea:	e75a      	b.n	8007aa2 <_dtoa_r+0x3d2>
 8007bec:	9e02      	ldr	r6, [sp, #8]
 8007bee:	9b07      	ldr	r3, [sp, #28]
 8007bf0:	e780      	b.n	8007af4 <_dtoa_r+0x424>
 8007bf2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007bf4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007bf6:	1e5a      	subs	r2, r3, #1
 8007bf8:	4b59      	ldr	r3, [pc, #356]	; (8007d60 <_dtoa_r+0x690>)
 8007bfa:	00d2      	lsls	r2, r2, #3
 8007bfc:	189b      	adds	r3, r3, r2
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	2900      	cmp	r1, #0
 8007c04:	d051      	beq.n	8007caa <_dtoa_r+0x5da>
 8007c06:	2000      	movs	r0, #0
 8007c08:	495d      	ldr	r1, [pc, #372]	; (8007d80 <_dtoa_r+0x6b0>)
 8007c0a:	f7f9 faff 	bl	800120c <__aeabi_ddiv>
 8007c0e:	9a08      	ldr	r2, [sp, #32]
 8007c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c12:	f7fa f969 	bl	8001ee8 <__aeabi_dsub>
 8007c16:	9a06      	ldr	r2, [sp, #24]
 8007c18:	9b06      	ldr	r3, [sp, #24]
 8007c1a:	4694      	mov	ip, r2
 8007c1c:	9317      	str	r3, [sp, #92]	; 0x5c
 8007c1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c20:	9010      	str	r0, [sp, #64]	; 0x40
 8007c22:	9111      	str	r1, [sp, #68]	; 0x44
 8007c24:	4463      	add	r3, ip
 8007c26:	9319      	str	r3, [sp, #100]	; 0x64
 8007c28:	0029      	movs	r1, r5
 8007c2a:	0020      	movs	r0, r4
 8007c2c:	f7fa fd0c 	bl	8002648 <__aeabi_d2iz>
 8007c30:	9014      	str	r0, [sp, #80]	; 0x50
 8007c32:	f7fa fd3f 	bl	80026b4 <__aeabi_i2d>
 8007c36:	0002      	movs	r2, r0
 8007c38:	000b      	movs	r3, r1
 8007c3a:	0020      	movs	r0, r4
 8007c3c:	0029      	movs	r1, r5
 8007c3e:	f7fa f953 	bl	8001ee8 <__aeabi_dsub>
 8007c42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c44:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007c46:	3301      	adds	r3, #1
 8007c48:	9308      	str	r3, [sp, #32]
 8007c4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c4c:	0004      	movs	r4, r0
 8007c4e:	3330      	adds	r3, #48	; 0x30
 8007c50:	7013      	strb	r3, [r2, #0]
 8007c52:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c56:	000d      	movs	r5, r1
 8007c58:	f7f8 fbfe 	bl	8000458 <__aeabi_dcmplt>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	d175      	bne.n	8007d4c <_dtoa_r+0x67c>
 8007c60:	0022      	movs	r2, r4
 8007c62:	002b      	movs	r3, r5
 8007c64:	2000      	movs	r0, #0
 8007c66:	4940      	ldr	r1, [pc, #256]	; (8007d68 <_dtoa_r+0x698>)
 8007c68:	f7fa f93e 	bl	8001ee8 <__aeabi_dsub>
 8007c6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c70:	f7f8 fbf2 	bl	8000458 <__aeabi_dcmplt>
 8007c74:	2800      	cmp	r0, #0
 8007c76:	d000      	beq.n	8007c7a <_dtoa_r+0x5aa>
 8007c78:	e0d2      	b.n	8007e20 <_dtoa_r+0x750>
 8007c7a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c7c:	9a08      	ldr	r2, [sp, #32]
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d100      	bne.n	8007c84 <_dtoa_r+0x5b4>
 8007c82:	e770      	b.n	8007b66 <_dtoa_r+0x496>
 8007c84:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007c86:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007c88:	2200      	movs	r2, #0
 8007c8a:	4b38      	ldr	r3, [pc, #224]	; (8007d6c <_dtoa_r+0x69c>)
 8007c8c:	f7f9 fec0 	bl	8001a10 <__aeabi_dmul>
 8007c90:	4b36      	ldr	r3, [pc, #216]	; (8007d6c <_dtoa_r+0x69c>)
 8007c92:	9010      	str	r0, [sp, #64]	; 0x40
 8007c94:	9111      	str	r1, [sp, #68]	; 0x44
 8007c96:	2200      	movs	r2, #0
 8007c98:	0020      	movs	r0, r4
 8007c9a:	0029      	movs	r1, r5
 8007c9c:	f7f9 feb8 	bl	8001a10 <__aeabi_dmul>
 8007ca0:	9b08      	ldr	r3, [sp, #32]
 8007ca2:	0004      	movs	r4, r0
 8007ca4:	000d      	movs	r5, r1
 8007ca6:	9317      	str	r3, [sp, #92]	; 0x5c
 8007ca8:	e7be      	b.n	8007c28 <_dtoa_r+0x558>
 8007caa:	9808      	ldr	r0, [sp, #32]
 8007cac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cae:	f7f9 feaf 	bl	8001a10 <__aeabi_dmul>
 8007cb2:	9a06      	ldr	r2, [sp, #24]
 8007cb4:	9b06      	ldr	r3, [sp, #24]
 8007cb6:	4694      	mov	ip, r2
 8007cb8:	9308      	str	r3, [sp, #32]
 8007cba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007cbc:	9010      	str	r0, [sp, #64]	; 0x40
 8007cbe:	9111      	str	r1, [sp, #68]	; 0x44
 8007cc0:	4463      	add	r3, ip
 8007cc2:	9319      	str	r3, [sp, #100]	; 0x64
 8007cc4:	0029      	movs	r1, r5
 8007cc6:	0020      	movs	r0, r4
 8007cc8:	f7fa fcbe 	bl	8002648 <__aeabi_d2iz>
 8007ccc:	9017      	str	r0, [sp, #92]	; 0x5c
 8007cce:	f7fa fcf1 	bl	80026b4 <__aeabi_i2d>
 8007cd2:	0002      	movs	r2, r0
 8007cd4:	000b      	movs	r3, r1
 8007cd6:	0020      	movs	r0, r4
 8007cd8:	0029      	movs	r1, r5
 8007cda:	f7fa f905 	bl	8001ee8 <__aeabi_dsub>
 8007cde:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ce0:	9a08      	ldr	r2, [sp, #32]
 8007ce2:	3330      	adds	r3, #48	; 0x30
 8007ce4:	7013      	strb	r3, [r2, #0]
 8007ce6:	0013      	movs	r3, r2
 8007ce8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007cea:	3301      	adds	r3, #1
 8007cec:	0004      	movs	r4, r0
 8007cee:	000d      	movs	r5, r1
 8007cf0:	9308      	str	r3, [sp, #32]
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d12c      	bne.n	8007d50 <_dtoa_r+0x680>
 8007cf6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007cf8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007cfa:	9a06      	ldr	r2, [sp, #24]
 8007cfc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007cfe:	4694      	mov	ip, r2
 8007d00:	4463      	add	r3, ip
 8007d02:	2200      	movs	r2, #0
 8007d04:	9308      	str	r3, [sp, #32]
 8007d06:	4b1e      	ldr	r3, [pc, #120]	; (8007d80 <_dtoa_r+0x6b0>)
 8007d08:	f7f8 ff44 	bl	8000b94 <__aeabi_dadd>
 8007d0c:	0002      	movs	r2, r0
 8007d0e:	000b      	movs	r3, r1
 8007d10:	0020      	movs	r0, r4
 8007d12:	0029      	movs	r1, r5
 8007d14:	f7f8 fbb4 	bl	8000480 <__aeabi_dcmpgt>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	d000      	beq.n	8007d1e <_dtoa_r+0x64e>
 8007d1c:	e080      	b.n	8007e20 <_dtoa_r+0x750>
 8007d1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d22:	2000      	movs	r0, #0
 8007d24:	4916      	ldr	r1, [pc, #88]	; (8007d80 <_dtoa_r+0x6b0>)
 8007d26:	f7fa f8df 	bl	8001ee8 <__aeabi_dsub>
 8007d2a:	0002      	movs	r2, r0
 8007d2c:	000b      	movs	r3, r1
 8007d2e:	0020      	movs	r0, r4
 8007d30:	0029      	movs	r1, r5
 8007d32:	f7f8 fb91 	bl	8000458 <__aeabi_dcmplt>
 8007d36:	2800      	cmp	r0, #0
 8007d38:	d100      	bne.n	8007d3c <_dtoa_r+0x66c>
 8007d3a:	e714      	b.n	8007b66 <_dtoa_r+0x496>
 8007d3c:	9b08      	ldr	r3, [sp, #32]
 8007d3e:	001a      	movs	r2, r3
 8007d40:	3a01      	subs	r2, #1
 8007d42:	9208      	str	r2, [sp, #32]
 8007d44:	7812      	ldrb	r2, [r2, #0]
 8007d46:	2a30      	cmp	r2, #48	; 0x30
 8007d48:	d0f8      	beq.n	8007d3c <_dtoa_r+0x66c>
 8007d4a:	9308      	str	r3, [sp, #32]
 8007d4c:	9602      	str	r6, [sp, #8]
 8007d4e:	e055      	b.n	8007dfc <_dtoa_r+0x72c>
 8007d50:	2200      	movs	r2, #0
 8007d52:	4b06      	ldr	r3, [pc, #24]	; (8007d6c <_dtoa_r+0x69c>)
 8007d54:	f7f9 fe5c 	bl	8001a10 <__aeabi_dmul>
 8007d58:	0004      	movs	r4, r0
 8007d5a:	000d      	movs	r5, r1
 8007d5c:	e7b2      	b.n	8007cc4 <_dtoa_r+0x5f4>
 8007d5e:	46c0      	nop			; (mov r8, r8)
 8007d60:	08009eb8 	.word	0x08009eb8
 8007d64:	08009e90 	.word	0x08009e90
 8007d68:	3ff00000 	.word	0x3ff00000
 8007d6c:	40240000 	.word	0x40240000
 8007d70:	401c0000 	.word	0x401c0000
 8007d74:	fcc00000 	.word	0xfcc00000
 8007d78:	40140000 	.word	0x40140000
 8007d7c:	7cc00000 	.word	0x7cc00000
 8007d80:	3fe00000 	.word	0x3fe00000
 8007d84:	9b07      	ldr	r3, [sp, #28]
 8007d86:	9e06      	ldr	r6, [sp, #24]
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	199b      	adds	r3, r3, r6
 8007d8c:	930c      	str	r3, [sp, #48]	; 0x30
 8007d8e:	9c08      	ldr	r4, [sp, #32]
 8007d90:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007d92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d96:	0020      	movs	r0, r4
 8007d98:	0029      	movs	r1, r5
 8007d9a:	f7f9 fa37 	bl	800120c <__aeabi_ddiv>
 8007d9e:	f7fa fc53 	bl	8002648 <__aeabi_d2iz>
 8007da2:	9007      	str	r0, [sp, #28]
 8007da4:	f7fa fc86 	bl	80026b4 <__aeabi_i2d>
 8007da8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dac:	f7f9 fe30 	bl	8001a10 <__aeabi_dmul>
 8007db0:	0002      	movs	r2, r0
 8007db2:	000b      	movs	r3, r1
 8007db4:	0020      	movs	r0, r4
 8007db6:	0029      	movs	r1, r5
 8007db8:	f7fa f896 	bl	8001ee8 <__aeabi_dsub>
 8007dbc:	0033      	movs	r3, r6
 8007dbe:	9a07      	ldr	r2, [sp, #28]
 8007dc0:	3601      	adds	r6, #1
 8007dc2:	3230      	adds	r2, #48	; 0x30
 8007dc4:	701a      	strb	r2, [r3, #0]
 8007dc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dc8:	9608      	str	r6, [sp, #32]
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d139      	bne.n	8007e42 <_dtoa_r+0x772>
 8007dce:	0002      	movs	r2, r0
 8007dd0:	000b      	movs	r3, r1
 8007dd2:	f7f8 fedf 	bl	8000b94 <__aeabi_dadd>
 8007dd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dda:	0004      	movs	r4, r0
 8007ddc:	000d      	movs	r5, r1
 8007dde:	f7f8 fb4f 	bl	8000480 <__aeabi_dcmpgt>
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d11b      	bne.n	8007e1e <_dtoa_r+0x74e>
 8007de6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007de8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dea:	0020      	movs	r0, r4
 8007dec:	0029      	movs	r1, r5
 8007dee:	f7f8 fb2d 	bl	800044c <__aeabi_dcmpeq>
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d002      	beq.n	8007dfc <_dtoa_r+0x72c>
 8007df6:	9b07      	ldr	r3, [sp, #28]
 8007df8:	07db      	lsls	r3, r3, #31
 8007dfa:	d410      	bmi.n	8007e1e <_dtoa_r+0x74e>
 8007dfc:	0038      	movs	r0, r7
 8007dfe:	9905      	ldr	r1, [sp, #20]
 8007e00:	f000 fae6 	bl	80083d0 <_Bfree>
 8007e04:	2300      	movs	r3, #0
 8007e06:	9a08      	ldr	r2, [sp, #32]
 8007e08:	9802      	ldr	r0, [sp, #8]
 8007e0a:	7013      	strb	r3, [r2, #0]
 8007e0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e0e:	3001      	adds	r0, #1
 8007e10:	6018      	str	r0, [r3, #0]
 8007e12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d100      	bne.n	8007e1a <_dtoa_r+0x74a>
 8007e18:	e4a6      	b.n	8007768 <_dtoa_r+0x98>
 8007e1a:	601a      	str	r2, [r3, #0]
 8007e1c:	e4a4      	b.n	8007768 <_dtoa_r+0x98>
 8007e1e:	9e02      	ldr	r6, [sp, #8]
 8007e20:	9b08      	ldr	r3, [sp, #32]
 8007e22:	9308      	str	r3, [sp, #32]
 8007e24:	3b01      	subs	r3, #1
 8007e26:	781a      	ldrb	r2, [r3, #0]
 8007e28:	2a39      	cmp	r2, #57	; 0x39
 8007e2a:	d106      	bne.n	8007e3a <_dtoa_r+0x76a>
 8007e2c:	9a06      	ldr	r2, [sp, #24]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d1f7      	bne.n	8007e22 <_dtoa_r+0x752>
 8007e32:	2230      	movs	r2, #48	; 0x30
 8007e34:	9906      	ldr	r1, [sp, #24]
 8007e36:	3601      	adds	r6, #1
 8007e38:	700a      	strb	r2, [r1, #0]
 8007e3a:	781a      	ldrb	r2, [r3, #0]
 8007e3c:	3201      	adds	r2, #1
 8007e3e:	701a      	strb	r2, [r3, #0]
 8007e40:	e784      	b.n	8007d4c <_dtoa_r+0x67c>
 8007e42:	2200      	movs	r2, #0
 8007e44:	4baa      	ldr	r3, [pc, #680]	; (80080f0 <_dtoa_r+0xa20>)
 8007e46:	f7f9 fde3 	bl	8001a10 <__aeabi_dmul>
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	0004      	movs	r4, r0
 8007e50:	000d      	movs	r5, r1
 8007e52:	f7f8 fafb 	bl	800044c <__aeabi_dcmpeq>
 8007e56:	2800      	cmp	r0, #0
 8007e58:	d09b      	beq.n	8007d92 <_dtoa_r+0x6c2>
 8007e5a:	e7cf      	b.n	8007dfc <_dtoa_r+0x72c>
 8007e5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e5e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007e60:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e62:	2d00      	cmp	r5, #0
 8007e64:	d012      	beq.n	8007e8c <_dtoa_r+0x7bc>
 8007e66:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e68:	2a01      	cmp	r2, #1
 8007e6a:	dc66      	bgt.n	8007f3a <_dtoa_r+0x86a>
 8007e6c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007e6e:	2a00      	cmp	r2, #0
 8007e70:	d05d      	beq.n	8007f2e <_dtoa_r+0x85e>
 8007e72:	4aa0      	ldr	r2, [pc, #640]	; (80080f4 <_dtoa_r+0xa24>)
 8007e74:	189b      	adds	r3, r3, r2
 8007e76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e78:	2101      	movs	r1, #1
 8007e7a:	18d2      	adds	r2, r2, r3
 8007e7c:	920a      	str	r2, [sp, #40]	; 0x28
 8007e7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e80:	0038      	movs	r0, r7
 8007e82:	18d3      	adds	r3, r2, r3
 8007e84:	930d      	str	r3, [sp, #52]	; 0x34
 8007e86:	f000 fb53 	bl	8008530 <__i2b>
 8007e8a:	0005      	movs	r5, r0
 8007e8c:	2c00      	cmp	r4, #0
 8007e8e:	dd0e      	ble.n	8007eae <_dtoa_r+0x7de>
 8007e90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	dd0b      	ble.n	8007eae <_dtoa_r+0x7de>
 8007e96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e98:	0023      	movs	r3, r4
 8007e9a:	4294      	cmp	r4, r2
 8007e9c:	dd00      	ble.n	8007ea0 <_dtoa_r+0x7d0>
 8007e9e:	0013      	movs	r3, r2
 8007ea0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ea2:	1ae4      	subs	r4, r4, r3
 8007ea4:	1ad2      	subs	r2, r2, r3
 8007ea6:	920a      	str	r2, [sp, #40]	; 0x28
 8007ea8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007eaa:	1ad3      	subs	r3, r2, r3
 8007eac:	930d      	str	r3, [sp, #52]	; 0x34
 8007eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d01f      	beq.n	8007ef4 <_dtoa_r+0x824>
 8007eb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d054      	beq.n	8007f64 <_dtoa_r+0x894>
 8007eba:	2e00      	cmp	r6, #0
 8007ebc:	dd11      	ble.n	8007ee2 <_dtoa_r+0x812>
 8007ebe:	0029      	movs	r1, r5
 8007ec0:	0032      	movs	r2, r6
 8007ec2:	0038      	movs	r0, r7
 8007ec4:	f000 fbfa 	bl	80086bc <__pow5mult>
 8007ec8:	9a05      	ldr	r2, [sp, #20]
 8007eca:	0001      	movs	r1, r0
 8007ecc:	0005      	movs	r5, r0
 8007ece:	0038      	movs	r0, r7
 8007ed0:	f000 fb44 	bl	800855c <__multiply>
 8007ed4:	9905      	ldr	r1, [sp, #20]
 8007ed6:	9014      	str	r0, [sp, #80]	; 0x50
 8007ed8:	0038      	movs	r0, r7
 8007eda:	f000 fa79 	bl	80083d0 <_Bfree>
 8007ede:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ee0:	9305      	str	r3, [sp, #20]
 8007ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ee4:	1b9a      	subs	r2, r3, r6
 8007ee6:	42b3      	cmp	r3, r6
 8007ee8:	d004      	beq.n	8007ef4 <_dtoa_r+0x824>
 8007eea:	0038      	movs	r0, r7
 8007eec:	9905      	ldr	r1, [sp, #20]
 8007eee:	f000 fbe5 	bl	80086bc <__pow5mult>
 8007ef2:	9005      	str	r0, [sp, #20]
 8007ef4:	2101      	movs	r1, #1
 8007ef6:	0038      	movs	r0, r7
 8007ef8:	f000 fb1a 	bl	8008530 <__i2b>
 8007efc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007efe:	0006      	movs	r6, r0
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	dd31      	ble.n	8007f68 <_dtoa_r+0x898>
 8007f04:	001a      	movs	r2, r3
 8007f06:	0001      	movs	r1, r0
 8007f08:	0038      	movs	r0, r7
 8007f0a:	f000 fbd7 	bl	80086bc <__pow5mult>
 8007f0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f10:	0006      	movs	r6, r0
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	dd2d      	ble.n	8007f72 <_dtoa_r+0x8a2>
 8007f16:	2300      	movs	r3, #0
 8007f18:	930e      	str	r3, [sp, #56]	; 0x38
 8007f1a:	6933      	ldr	r3, [r6, #16]
 8007f1c:	3303      	adds	r3, #3
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	18f3      	adds	r3, r6, r3
 8007f22:	6858      	ldr	r0, [r3, #4]
 8007f24:	f000 fabc 	bl	80084a0 <__hi0bits>
 8007f28:	2320      	movs	r3, #32
 8007f2a:	1a18      	subs	r0, r3, r0
 8007f2c:	e039      	b.n	8007fa2 <_dtoa_r+0x8d2>
 8007f2e:	2336      	movs	r3, #54	; 0x36
 8007f30:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007f32:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007f34:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007f36:	1a9b      	subs	r3, r3, r2
 8007f38:	e79d      	b.n	8007e76 <_dtoa_r+0x7a6>
 8007f3a:	9b07      	ldr	r3, [sp, #28]
 8007f3c:	1e5e      	subs	r6, r3, #1
 8007f3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f40:	42b3      	cmp	r3, r6
 8007f42:	db07      	blt.n	8007f54 <_dtoa_r+0x884>
 8007f44:	1b9e      	subs	r6, r3, r6
 8007f46:	9b07      	ldr	r3, [sp, #28]
 8007f48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	da93      	bge.n	8007e76 <_dtoa_r+0x7a6>
 8007f4e:	1ae4      	subs	r4, r4, r3
 8007f50:	2300      	movs	r3, #0
 8007f52:	e790      	b.n	8007e76 <_dtoa_r+0x7a6>
 8007f54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f56:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007f58:	1af3      	subs	r3, r6, r3
 8007f5a:	18d3      	adds	r3, r2, r3
 8007f5c:	960e      	str	r6, [sp, #56]	; 0x38
 8007f5e:	9315      	str	r3, [sp, #84]	; 0x54
 8007f60:	2600      	movs	r6, #0
 8007f62:	e7f0      	b.n	8007f46 <_dtoa_r+0x876>
 8007f64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f66:	e7c0      	b.n	8007eea <_dtoa_r+0x81a>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	930e      	str	r3, [sp, #56]	; 0x38
 8007f6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	dc13      	bgt.n	8007f9a <_dtoa_r+0x8ca>
 8007f72:	2300      	movs	r3, #0
 8007f74:	930e      	str	r3, [sp, #56]	; 0x38
 8007f76:	9b08      	ldr	r3, [sp, #32]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d10e      	bne.n	8007f9a <_dtoa_r+0x8ca>
 8007f7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f7e:	031b      	lsls	r3, r3, #12
 8007f80:	d10b      	bne.n	8007f9a <_dtoa_r+0x8ca>
 8007f82:	4b5d      	ldr	r3, [pc, #372]	; (80080f8 <_dtoa_r+0xa28>)
 8007f84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f86:	4213      	tst	r3, r2
 8007f88:	d007      	beq.n	8007f9a <_dtoa_r+0x8ca>
 8007f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f8c:	3301      	adds	r3, #1
 8007f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f92:	3301      	adds	r3, #1
 8007f94:	930d      	str	r3, [sp, #52]	; 0x34
 8007f96:	2301      	movs	r3, #1
 8007f98:	930e      	str	r3, [sp, #56]	; 0x38
 8007f9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f9c:	2001      	movs	r0, #1
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1bb      	bne.n	8007f1a <_dtoa_r+0x84a>
 8007fa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fa4:	221f      	movs	r2, #31
 8007fa6:	1818      	adds	r0, r3, r0
 8007fa8:	0003      	movs	r3, r0
 8007faa:	4013      	ands	r3, r2
 8007fac:	4210      	tst	r0, r2
 8007fae:	d046      	beq.n	800803e <_dtoa_r+0x96e>
 8007fb0:	3201      	adds	r2, #1
 8007fb2:	1ad2      	subs	r2, r2, r3
 8007fb4:	2a04      	cmp	r2, #4
 8007fb6:	dd3f      	ble.n	8008038 <_dtoa_r+0x968>
 8007fb8:	221c      	movs	r2, #28
 8007fba:	1ad3      	subs	r3, r2, r3
 8007fbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fbe:	18e4      	adds	r4, r4, r3
 8007fc0:	18d2      	adds	r2, r2, r3
 8007fc2:	920a      	str	r2, [sp, #40]	; 0x28
 8007fc4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fc6:	18d3      	adds	r3, r2, r3
 8007fc8:	930d      	str	r3, [sp, #52]	; 0x34
 8007fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	dd05      	ble.n	8007fdc <_dtoa_r+0x90c>
 8007fd0:	001a      	movs	r2, r3
 8007fd2:	0038      	movs	r0, r7
 8007fd4:	9905      	ldr	r1, [sp, #20]
 8007fd6:	f000 fbcd 	bl	8008774 <__lshift>
 8007fda:	9005      	str	r0, [sp, #20]
 8007fdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	dd05      	ble.n	8007fee <_dtoa_r+0x91e>
 8007fe2:	0031      	movs	r1, r6
 8007fe4:	001a      	movs	r2, r3
 8007fe6:	0038      	movs	r0, r7
 8007fe8:	f000 fbc4 	bl	8008774 <__lshift>
 8007fec:	0006      	movs	r6, r0
 8007fee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d026      	beq.n	8008042 <_dtoa_r+0x972>
 8007ff4:	0031      	movs	r1, r6
 8007ff6:	9805      	ldr	r0, [sp, #20]
 8007ff8:	f000 fc2a 	bl	8008850 <__mcmp>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	da20      	bge.n	8008042 <_dtoa_r+0x972>
 8008000:	9b02      	ldr	r3, [sp, #8]
 8008002:	220a      	movs	r2, #10
 8008004:	3b01      	subs	r3, #1
 8008006:	9302      	str	r3, [sp, #8]
 8008008:	0038      	movs	r0, r7
 800800a:	2300      	movs	r3, #0
 800800c:	9905      	ldr	r1, [sp, #20]
 800800e:	f000 fa03 	bl	8008418 <__multadd>
 8008012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008014:	9005      	str	r0, [sp, #20]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d100      	bne.n	800801c <_dtoa_r+0x94c>
 800801a:	e166      	b.n	80082ea <_dtoa_r+0xc1a>
 800801c:	2300      	movs	r3, #0
 800801e:	0029      	movs	r1, r5
 8008020:	220a      	movs	r2, #10
 8008022:	0038      	movs	r0, r7
 8008024:	f000 f9f8 	bl	8008418 <__multadd>
 8008028:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800802a:	0005      	movs	r5, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	dc47      	bgt.n	80080c0 <_dtoa_r+0x9f0>
 8008030:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008032:	2b02      	cmp	r3, #2
 8008034:	dc0d      	bgt.n	8008052 <_dtoa_r+0x982>
 8008036:	e043      	b.n	80080c0 <_dtoa_r+0x9f0>
 8008038:	2a04      	cmp	r2, #4
 800803a:	d0c6      	beq.n	8007fca <_dtoa_r+0x8fa>
 800803c:	0013      	movs	r3, r2
 800803e:	331c      	adds	r3, #28
 8008040:	e7bc      	b.n	8007fbc <_dtoa_r+0x8ec>
 8008042:	9b07      	ldr	r3, [sp, #28]
 8008044:	2b00      	cmp	r3, #0
 8008046:	dc35      	bgt.n	80080b4 <_dtoa_r+0x9e4>
 8008048:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800804a:	2b02      	cmp	r3, #2
 800804c:	dd32      	ble.n	80080b4 <_dtoa_r+0x9e4>
 800804e:	9b07      	ldr	r3, [sp, #28]
 8008050:	930c      	str	r3, [sp, #48]	; 0x30
 8008052:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008054:	2b00      	cmp	r3, #0
 8008056:	d10c      	bne.n	8008072 <_dtoa_r+0x9a2>
 8008058:	0031      	movs	r1, r6
 800805a:	2205      	movs	r2, #5
 800805c:	0038      	movs	r0, r7
 800805e:	f000 f9db 	bl	8008418 <__multadd>
 8008062:	0006      	movs	r6, r0
 8008064:	0001      	movs	r1, r0
 8008066:	9805      	ldr	r0, [sp, #20]
 8008068:	f000 fbf2 	bl	8008850 <__mcmp>
 800806c:	2800      	cmp	r0, #0
 800806e:	dd00      	ble.n	8008072 <_dtoa_r+0x9a2>
 8008070:	e5a5      	b.n	8007bbe <_dtoa_r+0x4ee>
 8008072:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008074:	43db      	mvns	r3, r3
 8008076:	9302      	str	r3, [sp, #8]
 8008078:	9b06      	ldr	r3, [sp, #24]
 800807a:	9308      	str	r3, [sp, #32]
 800807c:	2400      	movs	r4, #0
 800807e:	0031      	movs	r1, r6
 8008080:	0038      	movs	r0, r7
 8008082:	f000 f9a5 	bl	80083d0 <_Bfree>
 8008086:	2d00      	cmp	r5, #0
 8008088:	d100      	bne.n	800808c <_dtoa_r+0x9bc>
 800808a:	e6b7      	b.n	8007dfc <_dtoa_r+0x72c>
 800808c:	2c00      	cmp	r4, #0
 800808e:	d005      	beq.n	800809c <_dtoa_r+0x9cc>
 8008090:	42ac      	cmp	r4, r5
 8008092:	d003      	beq.n	800809c <_dtoa_r+0x9cc>
 8008094:	0021      	movs	r1, r4
 8008096:	0038      	movs	r0, r7
 8008098:	f000 f99a 	bl	80083d0 <_Bfree>
 800809c:	0029      	movs	r1, r5
 800809e:	0038      	movs	r0, r7
 80080a0:	f000 f996 	bl	80083d0 <_Bfree>
 80080a4:	e6aa      	b.n	8007dfc <_dtoa_r+0x72c>
 80080a6:	2600      	movs	r6, #0
 80080a8:	0035      	movs	r5, r6
 80080aa:	e7e2      	b.n	8008072 <_dtoa_r+0x9a2>
 80080ac:	9602      	str	r6, [sp, #8]
 80080ae:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80080b0:	0035      	movs	r5, r6
 80080b2:	e584      	b.n	8007bbe <_dtoa_r+0x4ee>
 80080b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d100      	bne.n	80080bc <_dtoa_r+0x9ec>
 80080ba:	e0ce      	b.n	800825a <_dtoa_r+0xb8a>
 80080bc:	9b07      	ldr	r3, [sp, #28]
 80080be:	930c      	str	r3, [sp, #48]	; 0x30
 80080c0:	2c00      	cmp	r4, #0
 80080c2:	dd05      	ble.n	80080d0 <_dtoa_r+0xa00>
 80080c4:	0029      	movs	r1, r5
 80080c6:	0022      	movs	r2, r4
 80080c8:	0038      	movs	r0, r7
 80080ca:	f000 fb53 	bl	8008774 <__lshift>
 80080ce:	0005      	movs	r5, r0
 80080d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080d2:	0028      	movs	r0, r5
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d022      	beq.n	800811e <_dtoa_r+0xa4e>
 80080d8:	0038      	movs	r0, r7
 80080da:	6869      	ldr	r1, [r5, #4]
 80080dc:	f000 f934 	bl	8008348 <_Balloc>
 80080e0:	1e04      	subs	r4, r0, #0
 80080e2:	d10f      	bne.n	8008104 <_dtoa_r+0xa34>
 80080e4:	0002      	movs	r2, r0
 80080e6:	4b05      	ldr	r3, [pc, #20]	; (80080fc <_dtoa_r+0xa2c>)
 80080e8:	4905      	ldr	r1, [pc, #20]	; (8008100 <_dtoa_r+0xa30>)
 80080ea:	f7ff fb06 	bl	80076fa <_dtoa_r+0x2a>
 80080ee:	46c0      	nop			; (mov r8, r8)
 80080f0:	40240000 	.word	0x40240000
 80080f4:	00000433 	.word	0x00000433
 80080f8:	7ff00000 	.word	0x7ff00000
 80080fc:	08009e23 	.word	0x08009e23
 8008100:	000002ea 	.word	0x000002ea
 8008104:	0029      	movs	r1, r5
 8008106:	692b      	ldr	r3, [r5, #16]
 8008108:	310c      	adds	r1, #12
 800810a:	1c9a      	adds	r2, r3, #2
 800810c:	0092      	lsls	r2, r2, #2
 800810e:	300c      	adds	r0, #12
 8008110:	f000 f911 	bl	8008336 <memcpy>
 8008114:	2201      	movs	r2, #1
 8008116:	0021      	movs	r1, r4
 8008118:	0038      	movs	r0, r7
 800811a:	f000 fb2b 	bl	8008774 <__lshift>
 800811e:	9b06      	ldr	r3, [sp, #24]
 8008120:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008122:	930a      	str	r3, [sp, #40]	; 0x28
 8008124:	3b01      	subs	r3, #1
 8008126:	189b      	adds	r3, r3, r2
 8008128:	2201      	movs	r2, #1
 800812a:	002c      	movs	r4, r5
 800812c:	0005      	movs	r5, r0
 800812e:	9314      	str	r3, [sp, #80]	; 0x50
 8008130:	9b08      	ldr	r3, [sp, #32]
 8008132:	4013      	ands	r3, r2
 8008134:	930f      	str	r3, [sp, #60]	; 0x3c
 8008136:	0031      	movs	r1, r6
 8008138:	9805      	ldr	r0, [sp, #20]
 800813a:	f7ff fa3d 	bl	80075b8 <quorem>
 800813e:	0003      	movs	r3, r0
 8008140:	0021      	movs	r1, r4
 8008142:	3330      	adds	r3, #48	; 0x30
 8008144:	900d      	str	r0, [sp, #52]	; 0x34
 8008146:	9805      	ldr	r0, [sp, #20]
 8008148:	9307      	str	r3, [sp, #28]
 800814a:	f000 fb81 	bl	8008850 <__mcmp>
 800814e:	002a      	movs	r2, r5
 8008150:	900e      	str	r0, [sp, #56]	; 0x38
 8008152:	0031      	movs	r1, r6
 8008154:	0038      	movs	r0, r7
 8008156:	f000 fb97 	bl	8008888 <__mdiff>
 800815a:	68c3      	ldr	r3, [r0, #12]
 800815c:	9008      	str	r0, [sp, #32]
 800815e:	9310      	str	r3, [sp, #64]	; 0x40
 8008160:	2301      	movs	r3, #1
 8008162:	930c      	str	r3, [sp, #48]	; 0x30
 8008164:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008166:	2b00      	cmp	r3, #0
 8008168:	d104      	bne.n	8008174 <_dtoa_r+0xaa4>
 800816a:	0001      	movs	r1, r0
 800816c:	9805      	ldr	r0, [sp, #20]
 800816e:	f000 fb6f 	bl	8008850 <__mcmp>
 8008172:	900c      	str	r0, [sp, #48]	; 0x30
 8008174:	0038      	movs	r0, r7
 8008176:	9908      	ldr	r1, [sp, #32]
 8008178:	f000 f92a 	bl	80083d0 <_Bfree>
 800817c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800817e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008180:	3301      	adds	r3, #1
 8008182:	9308      	str	r3, [sp, #32]
 8008184:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008186:	4313      	orrs	r3, r2
 8008188:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800818a:	4313      	orrs	r3, r2
 800818c:	d10c      	bne.n	80081a8 <_dtoa_r+0xad8>
 800818e:	9b07      	ldr	r3, [sp, #28]
 8008190:	2b39      	cmp	r3, #57	; 0x39
 8008192:	d026      	beq.n	80081e2 <_dtoa_r+0xb12>
 8008194:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008196:	2b00      	cmp	r3, #0
 8008198:	dd02      	ble.n	80081a0 <_dtoa_r+0xad0>
 800819a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800819c:	3331      	adds	r3, #49	; 0x31
 800819e:	9307      	str	r3, [sp, #28]
 80081a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081a2:	9a07      	ldr	r2, [sp, #28]
 80081a4:	701a      	strb	r2, [r3, #0]
 80081a6:	e76a      	b.n	800807e <_dtoa_r+0x9ae>
 80081a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	db04      	blt.n	80081b8 <_dtoa_r+0xae8>
 80081ae:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80081b0:	4313      	orrs	r3, r2
 80081b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80081b4:	4313      	orrs	r3, r2
 80081b6:	d11f      	bne.n	80081f8 <_dtoa_r+0xb28>
 80081b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	ddf0      	ble.n	80081a0 <_dtoa_r+0xad0>
 80081be:	9905      	ldr	r1, [sp, #20]
 80081c0:	2201      	movs	r2, #1
 80081c2:	0038      	movs	r0, r7
 80081c4:	f000 fad6 	bl	8008774 <__lshift>
 80081c8:	0031      	movs	r1, r6
 80081ca:	9005      	str	r0, [sp, #20]
 80081cc:	f000 fb40 	bl	8008850 <__mcmp>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	dc03      	bgt.n	80081dc <_dtoa_r+0xb0c>
 80081d4:	d1e4      	bne.n	80081a0 <_dtoa_r+0xad0>
 80081d6:	9b07      	ldr	r3, [sp, #28]
 80081d8:	07db      	lsls	r3, r3, #31
 80081da:	d5e1      	bpl.n	80081a0 <_dtoa_r+0xad0>
 80081dc:	9b07      	ldr	r3, [sp, #28]
 80081de:	2b39      	cmp	r3, #57	; 0x39
 80081e0:	d1db      	bne.n	800819a <_dtoa_r+0xaca>
 80081e2:	2339      	movs	r3, #57	; 0x39
 80081e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081e6:	7013      	strb	r3, [r2, #0]
 80081e8:	9b08      	ldr	r3, [sp, #32]
 80081ea:	9308      	str	r3, [sp, #32]
 80081ec:	3b01      	subs	r3, #1
 80081ee:	781a      	ldrb	r2, [r3, #0]
 80081f0:	2a39      	cmp	r2, #57	; 0x39
 80081f2:	d068      	beq.n	80082c6 <_dtoa_r+0xbf6>
 80081f4:	3201      	adds	r2, #1
 80081f6:	e7d5      	b.n	80081a4 <_dtoa_r+0xad4>
 80081f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	dd07      	ble.n	800820e <_dtoa_r+0xb3e>
 80081fe:	9b07      	ldr	r3, [sp, #28]
 8008200:	2b39      	cmp	r3, #57	; 0x39
 8008202:	d0ee      	beq.n	80081e2 <_dtoa_r+0xb12>
 8008204:	9b07      	ldr	r3, [sp, #28]
 8008206:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008208:	3301      	adds	r3, #1
 800820a:	7013      	strb	r3, [r2, #0]
 800820c:	e737      	b.n	800807e <_dtoa_r+0x9ae>
 800820e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008210:	9a07      	ldr	r2, [sp, #28]
 8008212:	701a      	strb	r2, [r3, #0]
 8008214:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008216:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008218:	4293      	cmp	r3, r2
 800821a:	d03e      	beq.n	800829a <_dtoa_r+0xbca>
 800821c:	2300      	movs	r3, #0
 800821e:	220a      	movs	r2, #10
 8008220:	9905      	ldr	r1, [sp, #20]
 8008222:	0038      	movs	r0, r7
 8008224:	f000 f8f8 	bl	8008418 <__multadd>
 8008228:	2300      	movs	r3, #0
 800822a:	9005      	str	r0, [sp, #20]
 800822c:	220a      	movs	r2, #10
 800822e:	0021      	movs	r1, r4
 8008230:	0038      	movs	r0, r7
 8008232:	42ac      	cmp	r4, r5
 8008234:	d106      	bne.n	8008244 <_dtoa_r+0xb74>
 8008236:	f000 f8ef 	bl	8008418 <__multadd>
 800823a:	0004      	movs	r4, r0
 800823c:	0005      	movs	r5, r0
 800823e:	9b08      	ldr	r3, [sp, #32]
 8008240:	930a      	str	r3, [sp, #40]	; 0x28
 8008242:	e778      	b.n	8008136 <_dtoa_r+0xa66>
 8008244:	f000 f8e8 	bl	8008418 <__multadd>
 8008248:	0029      	movs	r1, r5
 800824a:	0004      	movs	r4, r0
 800824c:	2300      	movs	r3, #0
 800824e:	220a      	movs	r2, #10
 8008250:	0038      	movs	r0, r7
 8008252:	f000 f8e1 	bl	8008418 <__multadd>
 8008256:	0005      	movs	r5, r0
 8008258:	e7f1      	b.n	800823e <_dtoa_r+0xb6e>
 800825a:	9b07      	ldr	r3, [sp, #28]
 800825c:	930c      	str	r3, [sp, #48]	; 0x30
 800825e:	2400      	movs	r4, #0
 8008260:	0031      	movs	r1, r6
 8008262:	9805      	ldr	r0, [sp, #20]
 8008264:	f7ff f9a8 	bl	80075b8 <quorem>
 8008268:	9b06      	ldr	r3, [sp, #24]
 800826a:	3030      	adds	r0, #48	; 0x30
 800826c:	5518      	strb	r0, [r3, r4]
 800826e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008270:	3401      	adds	r4, #1
 8008272:	9007      	str	r0, [sp, #28]
 8008274:	42a3      	cmp	r3, r4
 8008276:	dd07      	ble.n	8008288 <_dtoa_r+0xbb8>
 8008278:	2300      	movs	r3, #0
 800827a:	220a      	movs	r2, #10
 800827c:	0038      	movs	r0, r7
 800827e:	9905      	ldr	r1, [sp, #20]
 8008280:	f000 f8ca 	bl	8008418 <__multadd>
 8008284:	9005      	str	r0, [sp, #20]
 8008286:	e7eb      	b.n	8008260 <_dtoa_r+0xb90>
 8008288:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800828a:	2001      	movs	r0, #1
 800828c:	2b00      	cmp	r3, #0
 800828e:	dd00      	ble.n	8008292 <_dtoa_r+0xbc2>
 8008290:	0018      	movs	r0, r3
 8008292:	2400      	movs	r4, #0
 8008294:	9b06      	ldr	r3, [sp, #24]
 8008296:	181b      	adds	r3, r3, r0
 8008298:	9308      	str	r3, [sp, #32]
 800829a:	9905      	ldr	r1, [sp, #20]
 800829c:	2201      	movs	r2, #1
 800829e:	0038      	movs	r0, r7
 80082a0:	f000 fa68 	bl	8008774 <__lshift>
 80082a4:	0031      	movs	r1, r6
 80082a6:	9005      	str	r0, [sp, #20]
 80082a8:	f000 fad2 	bl	8008850 <__mcmp>
 80082ac:	2800      	cmp	r0, #0
 80082ae:	dc9b      	bgt.n	80081e8 <_dtoa_r+0xb18>
 80082b0:	d102      	bne.n	80082b8 <_dtoa_r+0xbe8>
 80082b2:	9b07      	ldr	r3, [sp, #28]
 80082b4:	07db      	lsls	r3, r3, #31
 80082b6:	d497      	bmi.n	80081e8 <_dtoa_r+0xb18>
 80082b8:	9b08      	ldr	r3, [sp, #32]
 80082ba:	9308      	str	r3, [sp, #32]
 80082bc:	3b01      	subs	r3, #1
 80082be:	781a      	ldrb	r2, [r3, #0]
 80082c0:	2a30      	cmp	r2, #48	; 0x30
 80082c2:	d0fa      	beq.n	80082ba <_dtoa_r+0xbea>
 80082c4:	e6db      	b.n	800807e <_dtoa_r+0x9ae>
 80082c6:	9a06      	ldr	r2, [sp, #24]
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d18e      	bne.n	80081ea <_dtoa_r+0xb1a>
 80082cc:	9b02      	ldr	r3, [sp, #8]
 80082ce:	3301      	adds	r3, #1
 80082d0:	9302      	str	r3, [sp, #8]
 80082d2:	2331      	movs	r3, #49	; 0x31
 80082d4:	e799      	b.n	800820a <_dtoa_r+0xb3a>
 80082d6:	4b09      	ldr	r3, [pc, #36]	; (80082fc <_dtoa_r+0xc2c>)
 80082d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80082da:	9306      	str	r3, [sp, #24]
 80082dc:	4b08      	ldr	r3, [pc, #32]	; (8008300 <_dtoa_r+0xc30>)
 80082de:	2a00      	cmp	r2, #0
 80082e0:	d001      	beq.n	80082e6 <_dtoa_r+0xc16>
 80082e2:	f7ff fa3f 	bl	8007764 <_dtoa_r+0x94>
 80082e6:	f7ff fa3f 	bl	8007768 <_dtoa_r+0x98>
 80082ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	dcb6      	bgt.n	800825e <_dtoa_r+0xb8e>
 80082f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082f2:	2b02      	cmp	r3, #2
 80082f4:	dd00      	ble.n	80082f8 <_dtoa_r+0xc28>
 80082f6:	e6ac      	b.n	8008052 <_dtoa_r+0x982>
 80082f8:	e7b1      	b.n	800825e <_dtoa_r+0xb8e>
 80082fa:	46c0      	nop			; (mov r8, r8)
 80082fc:	08009da4 	.word	0x08009da4
 8008300:	08009dac 	.word	0x08009dac

08008304 <_localeconv_r>:
 8008304:	4800      	ldr	r0, [pc, #0]	; (8008308 <_localeconv_r+0x4>)
 8008306:	4770      	bx	lr
 8008308:	20000160 	.word	0x20000160

0800830c <malloc>:
 800830c:	b510      	push	{r4, lr}
 800830e:	4b03      	ldr	r3, [pc, #12]	; (800831c <malloc+0x10>)
 8008310:	0001      	movs	r1, r0
 8008312:	6818      	ldr	r0, [r3, #0]
 8008314:	f000 fc4c 	bl	8008bb0 <_malloc_r>
 8008318:	bd10      	pop	{r4, pc}
 800831a:	46c0      	nop			; (mov r8, r8)
 800831c:	2000000c 	.word	0x2000000c

08008320 <memchr>:
 8008320:	b2c9      	uxtb	r1, r1
 8008322:	1882      	adds	r2, r0, r2
 8008324:	4290      	cmp	r0, r2
 8008326:	d101      	bne.n	800832c <memchr+0xc>
 8008328:	2000      	movs	r0, #0
 800832a:	4770      	bx	lr
 800832c:	7803      	ldrb	r3, [r0, #0]
 800832e:	428b      	cmp	r3, r1
 8008330:	d0fb      	beq.n	800832a <memchr+0xa>
 8008332:	3001      	adds	r0, #1
 8008334:	e7f6      	b.n	8008324 <memchr+0x4>

08008336 <memcpy>:
 8008336:	2300      	movs	r3, #0
 8008338:	b510      	push	{r4, lr}
 800833a:	429a      	cmp	r2, r3
 800833c:	d100      	bne.n	8008340 <memcpy+0xa>
 800833e:	bd10      	pop	{r4, pc}
 8008340:	5ccc      	ldrb	r4, [r1, r3]
 8008342:	54c4      	strb	r4, [r0, r3]
 8008344:	3301      	adds	r3, #1
 8008346:	e7f8      	b.n	800833a <memcpy+0x4>

08008348 <_Balloc>:
 8008348:	b570      	push	{r4, r5, r6, lr}
 800834a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800834c:	0006      	movs	r6, r0
 800834e:	000c      	movs	r4, r1
 8008350:	2d00      	cmp	r5, #0
 8008352:	d10e      	bne.n	8008372 <_Balloc+0x2a>
 8008354:	2010      	movs	r0, #16
 8008356:	f7ff ffd9 	bl	800830c <malloc>
 800835a:	1e02      	subs	r2, r0, #0
 800835c:	6270      	str	r0, [r6, #36]	; 0x24
 800835e:	d104      	bne.n	800836a <_Balloc+0x22>
 8008360:	2166      	movs	r1, #102	; 0x66
 8008362:	4b19      	ldr	r3, [pc, #100]	; (80083c8 <_Balloc+0x80>)
 8008364:	4819      	ldr	r0, [pc, #100]	; (80083cc <_Balloc+0x84>)
 8008366:	f000 fe0d 	bl	8008f84 <__assert_func>
 800836a:	6045      	str	r5, [r0, #4]
 800836c:	6085      	str	r5, [r0, #8]
 800836e:	6005      	str	r5, [r0, #0]
 8008370:	60c5      	str	r5, [r0, #12]
 8008372:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8008374:	68eb      	ldr	r3, [r5, #12]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d013      	beq.n	80083a2 <_Balloc+0x5a>
 800837a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800837c:	00a2      	lsls	r2, r4, #2
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	189b      	adds	r3, r3, r2
 8008382:	6818      	ldr	r0, [r3, #0]
 8008384:	2800      	cmp	r0, #0
 8008386:	d118      	bne.n	80083ba <_Balloc+0x72>
 8008388:	2101      	movs	r1, #1
 800838a:	000d      	movs	r5, r1
 800838c:	40a5      	lsls	r5, r4
 800838e:	1d6a      	adds	r2, r5, #5
 8008390:	0030      	movs	r0, r6
 8008392:	0092      	lsls	r2, r2, #2
 8008394:	f000 fb74 	bl	8008a80 <_calloc_r>
 8008398:	2800      	cmp	r0, #0
 800839a:	d00c      	beq.n	80083b6 <_Balloc+0x6e>
 800839c:	6044      	str	r4, [r0, #4]
 800839e:	6085      	str	r5, [r0, #8]
 80083a0:	e00d      	b.n	80083be <_Balloc+0x76>
 80083a2:	2221      	movs	r2, #33	; 0x21
 80083a4:	2104      	movs	r1, #4
 80083a6:	0030      	movs	r0, r6
 80083a8:	f000 fb6a 	bl	8008a80 <_calloc_r>
 80083ac:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80083ae:	60e8      	str	r0, [r5, #12]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d1e1      	bne.n	800837a <_Balloc+0x32>
 80083b6:	2000      	movs	r0, #0
 80083b8:	bd70      	pop	{r4, r5, r6, pc}
 80083ba:	6802      	ldr	r2, [r0, #0]
 80083bc:	601a      	str	r2, [r3, #0]
 80083be:	2300      	movs	r3, #0
 80083c0:	6103      	str	r3, [r0, #16]
 80083c2:	60c3      	str	r3, [r0, #12]
 80083c4:	e7f8      	b.n	80083b8 <_Balloc+0x70>
 80083c6:	46c0      	nop			; (mov r8, r8)
 80083c8:	08009db1 	.word	0x08009db1
 80083cc:	08009e34 	.word	0x08009e34

080083d0 <_Bfree>:
 80083d0:	b570      	push	{r4, r5, r6, lr}
 80083d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80083d4:	0005      	movs	r5, r0
 80083d6:	000c      	movs	r4, r1
 80083d8:	2e00      	cmp	r6, #0
 80083da:	d10e      	bne.n	80083fa <_Bfree+0x2a>
 80083dc:	2010      	movs	r0, #16
 80083de:	f7ff ff95 	bl	800830c <malloc>
 80083e2:	1e02      	subs	r2, r0, #0
 80083e4:	6268      	str	r0, [r5, #36]	; 0x24
 80083e6:	d104      	bne.n	80083f2 <_Bfree+0x22>
 80083e8:	218a      	movs	r1, #138	; 0x8a
 80083ea:	4b09      	ldr	r3, [pc, #36]	; (8008410 <_Bfree+0x40>)
 80083ec:	4809      	ldr	r0, [pc, #36]	; (8008414 <_Bfree+0x44>)
 80083ee:	f000 fdc9 	bl	8008f84 <__assert_func>
 80083f2:	6046      	str	r6, [r0, #4]
 80083f4:	6086      	str	r6, [r0, #8]
 80083f6:	6006      	str	r6, [r0, #0]
 80083f8:	60c6      	str	r6, [r0, #12]
 80083fa:	2c00      	cmp	r4, #0
 80083fc:	d007      	beq.n	800840e <_Bfree+0x3e>
 80083fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008400:	6862      	ldr	r2, [r4, #4]
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	0092      	lsls	r2, r2, #2
 8008406:	189b      	adds	r3, r3, r2
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	6022      	str	r2, [r4, #0]
 800840c:	601c      	str	r4, [r3, #0]
 800840e:	bd70      	pop	{r4, r5, r6, pc}
 8008410:	08009db1 	.word	0x08009db1
 8008414:	08009e34 	.word	0x08009e34

08008418 <__multadd>:
 8008418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800841a:	000e      	movs	r6, r1
 800841c:	9001      	str	r0, [sp, #4]
 800841e:	000c      	movs	r4, r1
 8008420:	001d      	movs	r5, r3
 8008422:	2000      	movs	r0, #0
 8008424:	690f      	ldr	r7, [r1, #16]
 8008426:	3614      	adds	r6, #20
 8008428:	6833      	ldr	r3, [r6, #0]
 800842a:	3001      	adds	r0, #1
 800842c:	b299      	uxth	r1, r3
 800842e:	4351      	muls	r1, r2
 8008430:	0c1b      	lsrs	r3, r3, #16
 8008432:	4353      	muls	r3, r2
 8008434:	1949      	adds	r1, r1, r5
 8008436:	0c0d      	lsrs	r5, r1, #16
 8008438:	195b      	adds	r3, r3, r5
 800843a:	0c1d      	lsrs	r5, r3, #16
 800843c:	b289      	uxth	r1, r1
 800843e:	041b      	lsls	r3, r3, #16
 8008440:	185b      	adds	r3, r3, r1
 8008442:	c608      	stmia	r6!, {r3}
 8008444:	4287      	cmp	r7, r0
 8008446:	dcef      	bgt.n	8008428 <__multadd+0x10>
 8008448:	2d00      	cmp	r5, #0
 800844a:	d022      	beq.n	8008492 <__multadd+0x7a>
 800844c:	68a3      	ldr	r3, [r4, #8]
 800844e:	42bb      	cmp	r3, r7
 8008450:	dc19      	bgt.n	8008486 <__multadd+0x6e>
 8008452:	6863      	ldr	r3, [r4, #4]
 8008454:	9801      	ldr	r0, [sp, #4]
 8008456:	1c59      	adds	r1, r3, #1
 8008458:	f7ff ff76 	bl	8008348 <_Balloc>
 800845c:	1e06      	subs	r6, r0, #0
 800845e:	d105      	bne.n	800846c <__multadd+0x54>
 8008460:	0002      	movs	r2, r0
 8008462:	21b5      	movs	r1, #181	; 0xb5
 8008464:	4b0c      	ldr	r3, [pc, #48]	; (8008498 <__multadd+0x80>)
 8008466:	480d      	ldr	r0, [pc, #52]	; (800849c <__multadd+0x84>)
 8008468:	f000 fd8c 	bl	8008f84 <__assert_func>
 800846c:	0021      	movs	r1, r4
 800846e:	6923      	ldr	r3, [r4, #16]
 8008470:	310c      	adds	r1, #12
 8008472:	1c9a      	adds	r2, r3, #2
 8008474:	0092      	lsls	r2, r2, #2
 8008476:	300c      	adds	r0, #12
 8008478:	f7ff ff5d 	bl	8008336 <memcpy>
 800847c:	0021      	movs	r1, r4
 800847e:	9801      	ldr	r0, [sp, #4]
 8008480:	f7ff ffa6 	bl	80083d0 <_Bfree>
 8008484:	0034      	movs	r4, r6
 8008486:	1d3b      	adds	r3, r7, #4
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	18e3      	adds	r3, r4, r3
 800848c:	605d      	str	r5, [r3, #4]
 800848e:	1c7b      	adds	r3, r7, #1
 8008490:	6123      	str	r3, [r4, #16]
 8008492:	0020      	movs	r0, r4
 8008494:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008496:	46c0      	nop			; (mov r8, r8)
 8008498:	08009e23 	.word	0x08009e23
 800849c:	08009e34 	.word	0x08009e34

080084a0 <__hi0bits>:
 80084a0:	0003      	movs	r3, r0
 80084a2:	0c02      	lsrs	r2, r0, #16
 80084a4:	2000      	movs	r0, #0
 80084a6:	4282      	cmp	r2, r0
 80084a8:	d101      	bne.n	80084ae <__hi0bits+0xe>
 80084aa:	041b      	lsls	r3, r3, #16
 80084ac:	3010      	adds	r0, #16
 80084ae:	0e1a      	lsrs	r2, r3, #24
 80084b0:	d101      	bne.n	80084b6 <__hi0bits+0x16>
 80084b2:	3008      	adds	r0, #8
 80084b4:	021b      	lsls	r3, r3, #8
 80084b6:	0f1a      	lsrs	r2, r3, #28
 80084b8:	d101      	bne.n	80084be <__hi0bits+0x1e>
 80084ba:	3004      	adds	r0, #4
 80084bc:	011b      	lsls	r3, r3, #4
 80084be:	0f9a      	lsrs	r2, r3, #30
 80084c0:	d101      	bne.n	80084c6 <__hi0bits+0x26>
 80084c2:	3002      	adds	r0, #2
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	db03      	blt.n	80084d2 <__hi0bits+0x32>
 80084ca:	3001      	adds	r0, #1
 80084cc:	005b      	lsls	r3, r3, #1
 80084ce:	d400      	bmi.n	80084d2 <__hi0bits+0x32>
 80084d0:	2020      	movs	r0, #32
 80084d2:	4770      	bx	lr

080084d4 <__lo0bits>:
 80084d4:	6803      	ldr	r3, [r0, #0]
 80084d6:	0002      	movs	r2, r0
 80084d8:	2107      	movs	r1, #7
 80084da:	0018      	movs	r0, r3
 80084dc:	4008      	ands	r0, r1
 80084de:	420b      	tst	r3, r1
 80084e0:	d00d      	beq.n	80084fe <__lo0bits+0x2a>
 80084e2:	3906      	subs	r1, #6
 80084e4:	2000      	movs	r0, #0
 80084e6:	420b      	tst	r3, r1
 80084e8:	d105      	bne.n	80084f6 <__lo0bits+0x22>
 80084ea:	3002      	adds	r0, #2
 80084ec:	4203      	tst	r3, r0
 80084ee:	d003      	beq.n	80084f8 <__lo0bits+0x24>
 80084f0:	40cb      	lsrs	r3, r1
 80084f2:	0008      	movs	r0, r1
 80084f4:	6013      	str	r3, [r2, #0]
 80084f6:	4770      	bx	lr
 80084f8:	089b      	lsrs	r3, r3, #2
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	e7fb      	b.n	80084f6 <__lo0bits+0x22>
 80084fe:	b299      	uxth	r1, r3
 8008500:	2900      	cmp	r1, #0
 8008502:	d101      	bne.n	8008508 <__lo0bits+0x34>
 8008504:	2010      	movs	r0, #16
 8008506:	0c1b      	lsrs	r3, r3, #16
 8008508:	b2d9      	uxtb	r1, r3
 800850a:	2900      	cmp	r1, #0
 800850c:	d101      	bne.n	8008512 <__lo0bits+0x3e>
 800850e:	3008      	adds	r0, #8
 8008510:	0a1b      	lsrs	r3, r3, #8
 8008512:	0719      	lsls	r1, r3, #28
 8008514:	d101      	bne.n	800851a <__lo0bits+0x46>
 8008516:	3004      	adds	r0, #4
 8008518:	091b      	lsrs	r3, r3, #4
 800851a:	0799      	lsls	r1, r3, #30
 800851c:	d101      	bne.n	8008522 <__lo0bits+0x4e>
 800851e:	3002      	adds	r0, #2
 8008520:	089b      	lsrs	r3, r3, #2
 8008522:	07d9      	lsls	r1, r3, #31
 8008524:	d4e9      	bmi.n	80084fa <__lo0bits+0x26>
 8008526:	3001      	adds	r0, #1
 8008528:	085b      	lsrs	r3, r3, #1
 800852a:	d1e6      	bne.n	80084fa <__lo0bits+0x26>
 800852c:	2020      	movs	r0, #32
 800852e:	e7e2      	b.n	80084f6 <__lo0bits+0x22>

08008530 <__i2b>:
 8008530:	b510      	push	{r4, lr}
 8008532:	000c      	movs	r4, r1
 8008534:	2101      	movs	r1, #1
 8008536:	f7ff ff07 	bl	8008348 <_Balloc>
 800853a:	2800      	cmp	r0, #0
 800853c:	d106      	bne.n	800854c <__i2b+0x1c>
 800853e:	21a0      	movs	r1, #160	; 0xa0
 8008540:	0002      	movs	r2, r0
 8008542:	4b04      	ldr	r3, [pc, #16]	; (8008554 <__i2b+0x24>)
 8008544:	4804      	ldr	r0, [pc, #16]	; (8008558 <__i2b+0x28>)
 8008546:	0049      	lsls	r1, r1, #1
 8008548:	f000 fd1c 	bl	8008f84 <__assert_func>
 800854c:	2301      	movs	r3, #1
 800854e:	6144      	str	r4, [r0, #20]
 8008550:	6103      	str	r3, [r0, #16]
 8008552:	bd10      	pop	{r4, pc}
 8008554:	08009e23 	.word	0x08009e23
 8008558:	08009e34 	.word	0x08009e34

0800855c <__multiply>:
 800855c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800855e:	690b      	ldr	r3, [r1, #16]
 8008560:	0014      	movs	r4, r2
 8008562:	6912      	ldr	r2, [r2, #16]
 8008564:	000d      	movs	r5, r1
 8008566:	b089      	sub	sp, #36	; 0x24
 8008568:	4293      	cmp	r3, r2
 800856a:	da01      	bge.n	8008570 <__multiply+0x14>
 800856c:	0025      	movs	r5, r4
 800856e:	000c      	movs	r4, r1
 8008570:	692f      	ldr	r7, [r5, #16]
 8008572:	6926      	ldr	r6, [r4, #16]
 8008574:	6869      	ldr	r1, [r5, #4]
 8008576:	19bb      	adds	r3, r7, r6
 8008578:	9302      	str	r3, [sp, #8]
 800857a:	68ab      	ldr	r3, [r5, #8]
 800857c:	19ba      	adds	r2, r7, r6
 800857e:	4293      	cmp	r3, r2
 8008580:	da00      	bge.n	8008584 <__multiply+0x28>
 8008582:	3101      	adds	r1, #1
 8008584:	f7ff fee0 	bl	8008348 <_Balloc>
 8008588:	9001      	str	r0, [sp, #4]
 800858a:	2800      	cmp	r0, #0
 800858c:	d106      	bne.n	800859c <__multiply+0x40>
 800858e:	215e      	movs	r1, #94	; 0x5e
 8008590:	0002      	movs	r2, r0
 8008592:	4b48      	ldr	r3, [pc, #288]	; (80086b4 <__multiply+0x158>)
 8008594:	4848      	ldr	r0, [pc, #288]	; (80086b8 <__multiply+0x15c>)
 8008596:	31ff      	adds	r1, #255	; 0xff
 8008598:	f000 fcf4 	bl	8008f84 <__assert_func>
 800859c:	9b01      	ldr	r3, [sp, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	3314      	adds	r3, #20
 80085a2:	469c      	mov	ip, r3
 80085a4:	19bb      	adds	r3, r7, r6
 80085a6:	009b      	lsls	r3, r3, #2
 80085a8:	4463      	add	r3, ip
 80085aa:	9303      	str	r3, [sp, #12]
 80085ac:	4663      	mov	r3, ip
 80085ae:	9903      	ldr	r1, [sp, #12]
 80085b0:	428b      	cmp	r3, r1
 80085b2:	d32c      	bcc.n	800860e <__multiply+0xb2>
 80085b4:	002b      	movs	r3, r5
 80085b6:	0022      	movs	r2, r4
 80085b8:	3314      	adds	r3, #20
 80085ba:	00bf      	lsls	r7, r7, #2
 80085bc:	3214      	adds	r2, #20
 80085be:	9306      	str	r3, [sp, #24]
 80085c0:	00b6      	lsls	r6, r6, #2
 80085c2:	19db      	adds	r3, r3, r7
 80085c4:	9304      	str	r3, [sp, #16]
 80085c6:	1993      	adds	r3, r2, r6
 80085c8:	9307      	str	r3, [sp, #28]
 80085ca:	2304      	movs	r3, #4
 80085cc:	9305      	str	r3, [sp, #20]
 80085ce:	002b      	movs	r3, r5
 80085d0:	9904      	ldr	r1, [sp, #16]
 80085d2:	3315      	adds	r3, #21
 80085d4:	9200      	str	r2, [sp, #0]
 80085d6:	4299      	cmp	r1, r3
 80085d8:	d305      	bcc.n	80085e6 <__multiply+0x8a>
 80085da:	1b4b      	subs	r3, r1, r5
 80085dc:	3b15      	subs	r3, #21
 80085de:	089b      	lsrs	r3, r3, #2
 80085e0:	3301      	adds	r3, #1
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	9305      	str	r3, [sp, #20]
 80085e6:	9b07      	ldr	r3, [sp, #28]
 80085e8:	9a00      	ldr	r2, [sp, #0]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d311      	bcc.n	8008612 <__multiply+0xb6>
 80085ee:	9b02      	ldr	r3, [sp, #8]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	dd06      	ble.n	8008602 <__multiply+0xa6>
 80085f4:	9b03      	ldr	r3, [sp, #12]
 80085f6:	3b04      	subs	r3, #4
 80085f8:	9303      	str	r3, [sp, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d053      	beq.n	80086aa <__multiply+0x14e>
 8008602:	9b01      	ldr	r3, [sp, #4]
 8008604:	9a02      	ldr	r2, [sp, #8]
 8008606:	0018      	movs	r0, r3
 8008608:	611a      	str	r2, [r3, #16]
 800860a:	b009      	add	sp, #36	; 0x24
 800860c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800860e:	c304      	stmia	r3!, {r2}
 8008610:	e7cd      	b.n	80085ae <__multiply+0x52>
 8008612:	9b00      	ldr	r3, [sp, #0]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	b298      	uxth	r0, r3
 8008618:	2800      	cmp	r0, #0
 800861a:	d01b      	beq.n	8008654 <__multiply+0xf8>
 800861c:	4667      	mov	r7, ip
 800861e:	2400      	movs	r4, #0
 8008620:	9e06      	ldr	r6, [sp, #24]
 8008622:	ce02      	ldmia	r6!, {r1}
 8008624:	683a      	ldr	r2, [r7, #0]
 8008626:	b28b      	uxth	r3, r1
 8008628:	4343      	muls	r3, r0
 800862a:	b292      	uxth	r2, r2
 800862c:	189b      	adds	r3, r3, r2
 800862e:	191b      	adds	r3, r3, r4
 8008630:	0c0c      	lsrs	r4, r1, #16
 8008632:	4344      	muls	r4, r0
 8008634:	683a      	ldr	r2, [r7, #0]
 8008636:	0c11      	lsrs	r1, r2, #16
 8008638:	1861      	adds	r1, r4, r1
 800863a:	0c1c      	lsrs	r4, r3, #16
 800863c:	1909      	adds	r1, r1, r4
 800863e:	0c0c      	lsrs	r4, r1, #16
 8008640:	b29b      	uxth	r3, r3
 8008642:	0409      	lsls	r1, r1, #16
 8008644:	430b      	orrs	r3, r1
 8008646:	c708      	stmia	r7!, {r3}
 8008648:	9b04      	ldr	r3, [sp, #16]
 800864a:	42b3      	cmp	r3, r6
 800864c:	d8e9      	bhi.n	8008622 <__multiply+0xc6>
 800864e:	4663      	mov	r3, ip
 8008650:	9a05      	ldr	r2, [sp, #20]
 8008652:	509c      	str	r4, [r3, r2]
 8008654:	9b00      	ldr	r3, [sp, #0]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	0c1e      	lsrs	r6, r3, #16
 800865a:	d020      	beq.n	800869e <__multiply+0x142>
 800865c:	4663      	mov	r3, ip
 800865e:	002c      	movs	r4, r5
 8008660:	4660      	mov	r0, ip
 8008662:	2700      	movs	r7, #0
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	3414      	adds	r4, #20
 8008668:	6822      	ldr	r2, [r4, #0]
 800866a:	b29b      	uxth	r3, r3
 800866c:	b291      	uxth	r1, r2
 800866e:	4371      	muls	r1, r6
 8008670:	6802      	ldr	r2, [r0, #0]
 8008672:	0c12      	lsrs	r2, r2, #16
 8008674:	1889      	adds	r1, r1, r2
 8008676:	19cf      	adds	r7, r1, r7
 8008678:	0439      	lsls	r1, r7, #16
 800867a:	430b      	orrs	r3, r1
 800867c:	6003      	str	r3, [r0, #0]
 800867e:	cc02      	ldmia	r4!, {r1}
 8008680:	6843      	ldr	r3, [r0, #4]
 8008682:	0c09      	lsrs	r1, r1, #16
 8008684:	4371      	muls	r1, r6
 8008686:	b29b      	uxth	r3, r3
 8008688:	0c3f      	lsrs	r7, r7, #16
 800868a:	18cb      	adds	r3, r1, r3
 800868c:	9a04      	ldr	r2, [sp, #16]
 800868e:	19db      	adds	r3, r3, r7
 8008690:	0c1f      	lsrs	r7, r3, #16
 8008692:	3004      	adds	r0, #4
 8008694:	42a2      	cmp	r2, r4
 8008696:	d8e7      	bhi.n	8008668 <__multiply+0x10c>
 8008698:	4662      	mov	r2, ip
 800869a:	9905      	ldr	r1, [sp, #20]
 800869c:	5053      	str	r3, [r2, r1]
 800869e:	9b00      	ldr	r3, [sp, #0]
 80086a0:	3304      	adds	r3, #4
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	2304      	movs	r3, #4
 80086a6:	449c      	add	ip, r3
 80086a8:	e79d      	b.n	80085e6 <__multiply+0x8a>
 80086aa:	9b02      	ldr	r3, [sp, #8]
 80086ac:	3b01      	subs	r3, #1
 80086ae:	9302      	str	r3, [sp, #8]
 80086b0:	e79d      	b.n	80085ee <__multiply+0x92>
 80086b2:	46c0      	nop			; (mov r8, r8)
 80086b4:	08009e23 	.word	0x08009e23
 80086b8:	08009e34 	.word	0x08009e34

080086bc <__pow5mult>:
 80086bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086be:	2303      	movs	r3, #3
 80086c0:	0015      	movs	r5, r2
 80086c2:	0007      	movs	r7, r0
 80086c4:	000e      	movs	r6, r1
 80086c6:	401a      	ands	r2, r3
 80086c8:	421d      	tst	r5, r3
 80086ca:	d008      	beq.n	80086de <__pow5mult+0x22>
 80086cc:	4925      	ldr	r1, [pc, #148]	; (8008764 <__pow5mult+0xa8>)
 80086ce:	3a01      	subs	r2, #1
 80086d0:	0092      	lsls	r2, r2, #2
 80086d2:	5852      	ldr	r2, [r2, r1]
 80086d4:	2300      	movs	r3, #0
 80086d6:	0031      	movs	r1, r6
 80086d8:	f7ff fe9e 	bl	8008418 <__multadd>
 80086dc:	0006      	movs	r6, r0
 80086de:	10ad      	asrs	r5, r5, #2
 80086e0:	d03d      	beq.n	800875e <__pow5mult+0xa2>
 80086e2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80086e4:	2c00      	cmp	r4, #0
 80086e6:	d10f      	bne.n	8008708 <__pow5mult+0x4c>
 80086e8:	2010      	movs	r0, #16
 80086ea:	f7ff fe0f 	bl	800830c <malloc>
 80086ee:	1e02      	subs	r2, r0, #0
 80086f0:	6278      	str	r0, [r7, #36]	; 0x24
 80086f2:	d105      	bne.n	8008700 <__pow5mult+0x44>
 80086f4:	21d7      	movs	r1, #215	; 0xd7
 80086f6:	4b1c      	ldr	r3, [pc, #112]	; (8008768 <__pow5mult+0xac>)
 80086f8:	481c      	ldr	r0, [pc, #112]	; (800876c <__pow5mult+0xb0>)
 80086fa:	0049      	lsls	r1, r1, #1
 80086fc:	f000 fc42 	bl	8008f84 <__assert_func>
 8008700:	6044      	str	r4, [r0, #4]
 8008702:	6084      	str	r4, [r0, #8]
 8008704:	6004      	str	r4, [r0, #0]
 8008706:	60c4      	str	r4, [r0, #12]
 8008708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870a:	689c      	ldr	r4, [r3, #8]
 800870c:	9301      	str	r3, [sp, #4]
 800870e:	2c00      	cmp	r4, #0
 8008710:	d108      	bne.n	8008724 <__pow5mult+0x68>
 8008712:	0038      	movs	r0, r7
 8008714:	4916      	ldr	r1, [pc, #88]	; (8008770 <__pow5mult+0xb4>)
 8008716:	f7ff ff0b 	bl	8008530 <__i2b>
 800871a:	9b01      	ldr	r3, [sp, #4]
 800871c:	0004      	movs	r4, r0
 800871e:	6098      	str	r0, [r3, #8]
 8008720:	2300      	movs	r3, #0
 8008722:	6003      	str	r3, [r0, #0]
 8008724:	2301      	movs	r3, #1
 8008726:	421d      	tst	r5, r3
 8008728:	d00a      	beq.n	8008740 <__pow5mult+0x84>
 800872a:	0031      	movs	r1, r6
 800872c:	0022      	movs	r2, r4
 800872e:	0038      	movs	r0, r7
 8008730:	f7ff ff14 	bl	800855c <__multiply>
 8008734:	0031      	movs	r1, r6
 8008736:	9001      	str	r0, [sp, #4]
 8008738:	0038      	movs	r0, r7
 800873a:	f7ff fe49 	bl	80083d0 <_Bfree>
 800873e:	9e01      	ldr	r6, [sp, #4]
 8008740:	106d      	asrs	r5, r5, #1
 8008742:	d00c      	beq.n	800875e <__pow5mult+0xa2>
 8008744:	6820      	ldr	r0, [r4, #0]
 8008746:	2800      	cmp	r0, #0
 8008748:	d107      	bne.n	800875a <__pow5mult+0x9e>
 800874a:	0022      	movs	r2, r4
 800874c:	0021      	movs	r1, r4
 800874e:	0038      	movs	r0, r7
 8008750:	f7ff ff04 	bl	800855c <__multiply>
 8008754:	2300      	movs	r3, #0
 8008756:	6020      	str	r0, [r4, #0]
 8008758:	6003      	str	r3, [r0, #0]
 800875a:	0004      	movs	r4, r0
 800875c:	e7e2      	b.n	8008724 <__pow5mult+0x68>
 800875e:	0030      	movs	r0, r6
 8008760:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008762:	46c0      	nop			; (mov r8, r8)
 8008764:	08009f80 	.word	0x08009f80
 8008768:	08009db1 	.word	0x08009db1
 800876c:	08009e34 	.word	0x08009e34
 8008770:	00000271 	.word	0x00000271

08008774 <__lshift>:
 8008774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008776:	000c      	movs	r4, r1
 8008778:	0017      	movs	r7, r2
 800877a:	6923      	ldr	r3, [r4, #16]
 800877c:	1155      	asrs	r5, r2, #5
 800877e:	b087      	sub	sp, #28
 8008780:	18eb      	adds	r3, r5, r3
 8008782:	9302      	str	r3, [sp, #8]
 8008784:	3301      	adds	r3, #1
 8008786:	9301      	str	r3, [sp, #4]
 8008788:	6849      	ldr	r1, [r1, #4]
 800878a:	68a3      	ldr	r3, [r4, #8]
 800878c:	9004      	str	r0, [sp, #16]
 800878e:	9a01      	ldr	r2, [sp, #4]
 8008790:	4293      	cmp	r3, r2
 8008792:	db10      	blt.n	80087b6 <__lshift+0x42>
 8008794:	9804      	ldr	r0, [sp, #16]
 8008796:	f7ff fdd7 	bl	8008348 <_Balloc>
 800879a:	2300      	movs	r3, #0
 800879c:	0002      	movs	r2, r0
 800879e:	0006      	movs	r6, r0
 80087a0:	0019      	movs	r1, r3
 80087a2:	3214      	adds	r2, #20
 80087a4:	4298      	cmp	r0, r3
 80087a6:	d10c      	bne.n	80087c2 <__lshift+0x4e>
 80087a8:	21da      	movs	r1, #218	; 0xda
 80087aa:	0002      	movs	r2, r0
 80087ac:	4b26      	ldr	r3, [pc, #152]	; (8008848 <__lshift+0xd4>)
 80087ae:	4827      	ldr	r0, [pc, #156]	; (800884c <__lshift+0xd8>)
 80087b0:	31ff      	adds	r1, #255	; 0xff
 80087b2:	f000 fbe7 	bl	8008f84 <__assert_func>
 80087b6:	3101      	adds	r1, #1
 80087b8:	005b      	lsls	r3, r3, #1
 80087ba:	e7e8      	b.n	800878e <__lshift+0x1a>
 80087bc:	0098      	lsls	r0, r3, #2
 80087be:	5011      	str	r1, [r2, r0]
 80087c0:	3301      	adds	r3, #1
 80087c2:	42ab      	cmp	r3, r5
 80087c4:	dbfa      	blt.n	80087bc <__lshift+0x48>
 80087c6:	43eb      	mvns	r3, r5
 80087c8:	17db      	asrs	r3, r3, #31
 80087ca:	401d      	ands	r5, r3
 80087cc:	211f      	movs	r1, #31
 80087ce:	0023      	movs	r3, r4
 80087d0:	0038      	movs	r0, r7
 80087d2:	00ad      	lsls	r5, r5, #2
 80087d4:	1955      	adds	r5, r2, r5
 80087d6:	6922      	ldr	r2, [r4, #16]
 80087d8:	3314      	adds	r3, #20
 80087da:	0092      	lsls	r2, r2, #2
 80087dc:	4008      	ands	r0, r1
 80087de:	4684      	mov	ip, r0
 80087e0:	189a      	adds	r2, r3, r2
 80087e2:	420f      	tst	r7, r1
 80087e4:	d02a      	beq.n	800883c <__lshift+0xc8>
 80087e6:	3101      	adds	r1, #1
 80087e8:	1a09      	subs	r1, r1, r0
 80087ea:	9105      	str	r1, [sp, #20]
 80087ec:	2100      	movs	r1, #0
 80087ee:	9503      	str	r5, [sp, #12]
 80087f0:	4667      	mov	r7, ip
 80087f2:	6818      	ldr	r0, [r3, #0]
 80087f4:	40b8      	lsls	r0, r7
 80087f6:	4301      	orrs	r1, r0
 80087f8:	9803      	ldr	r0, [sp, #12]
 80087fa:	c002      	stmia	r0!, {r1}
 80087fc:	cb02      	ldmia	r3!, {r1}
 80087fe:	9003      	str	r0, [sp, #12]
 8008800:	9805      	ldr	r0, [sp, #20]
 8008802:	40c1      	lsrs	r1, r0
 8008804:	429a      	cmp	r2, r3
 8008806:	d8f3      	bhi.n	80087f0 <__lshift+0x7c>
 8008808:	0020      	movs	r0, r4
 800880a:	3015      	adds	r0, #21
 800880c:	2304      	movs	r3, #4
 800880e:	4282      	cmp	r2, r0
 8008810:	d304      	bcc.n	800881c <__lshift+0xa8>
 8008812:	1b13      	subs	r3, r2, r4
 8008814:	3b15      	subs	r3, #21
 8008816:	089b      	lsrs	r3, r3, #2
 8008818:	3301      	adds	r3, #1
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	50e9      	str	r1, [r5, r3]
 800881e:	2900      	cmp	r1, #0
 8008820:	d002      	beq.n	8008828 <__lshift+0xb4>
 8008822:	9b02      	ldr	r3, [sp, #8]
 8008824:	3302      	adds	r3, #2
 8008826:	9301      	str	r3, [sp, #4]
 8008828:	9b01      	ldr	r3, [sp, #4]
 800882a:	9804      	ldr	r0, [sp, #16]
 800882c:	3b01      	subs	r3, #1
 800882e:	0021      	movs	r1, r4
 8008830:	6133      	str	r3, [r6, #16]
 8008832:	f7ff fdcd 	bl	80083d0 <_Bfree>
 8008836:	0030      	movs	r0, r6
 8008838:	b007      	add	sp, #28
 800883a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800883c:	cb02      	ldmia	r3!, {r1}
 800883e:	c502      	stmia	r5!, {r1}
 8008840:	429a      	cmp	r2, r3
 8008842:	d8fb      	bhi.n	800883c <__lshift+0xc8>
 8008844:	e7f0      	b.n	8008828 <__lshift+0xb4>
 8008846:	46c0      	nop			; (mov r8, r8)
 8008848:	08009e23 	.word	0x08009e23
 800884c:	08009e34 	.word	0x08009e34

08008850 <__mcmp>:
 8008850:	6902      	ldr	r2, [r0, #16]
 8008852:	690b      	ldr	r3, [r1, #16]
 8008854:	b530      	push	{r4, r5, lr}
 8008856:	0004      	movs	r4, r0
 8008858:	1ad0      	subs	r0, r2, r3
 800885a:	429a      	cmp	r2, r3
 800885c:	d10d      	bne.n	800887a <__mcmp+0x2a>
 800885e:	009b      	lsls	r3, r3, #2
 8008860:	3414      	adds	r4, #20
 8008862:	3114      	adds	r1, #20
 8008864:	18e2      	adds	r2, r4, r3
 8008866:	18c9      	adds	r1, r1, r3
 8008868:	3a04      	subs	r2, #4
 800886a:	3904      	subs	r1, #4
 800886c:	6815      	ldr	r5, [r2, #0]
 800886e:	680b      	ldr	r3, [r1, #0]
 8008870:	429d      	cmp	r5, r3
 8008872:	d003      	beq.n	800887c <__mcmp+0x2c>
 8008874:	2001      	movs	r0, #1
 8008876:	429d      	cmp	r5, r3
 8008878:	d303      	bcc.n	8008882 <__mcmp+0x32>
 800887a:	bd30      	pop	{r4, r5, pc}
 800887c:	4294      	cmp	r4, r2
 800887e:	d3f3      	bcc.n	8008868 <__mcmp+0x18>
 8008880:	e7fb      	b.n	800887a <__mcmp+0x2a>
 8008882:	4240      	negs	r0, r0
 8008884:	e7f9      	b.n	800887a <__mcmp+0x2a>
	...

08008888 <__mdiff>:
 8008888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800888a:	000e      	movs	r6, r1
 800888c:	0007      	movs	r7, r0
 800888e:	0011      	movs	r1, r2
 8008890:	0030      	movs	r0, r6
 8008892:	b087      	sub	sp, #28
 8008894:	0014      	movs	r4, r2
 8008896:	f7ff ffdb 	bl	8008850 <__mcmp>
 800889a:	1e05      	subs	r5, r0, #0
 800889c:	d110      	bne.n	80088c0 <__mdiff+0x38>
 800889e:	0001      	movs	r1, r0
 80088a0:	0038      	movs	r0, r7
 80088a2:	f7ff fd51 	bl	8008348 <_Balloc>
 80088a6:	1e02      	subs	r2, r0, #0
 80088a8:	d104      	bne.n	80088b4 <__mdiff+0x2c>
 80088aa:	4b40      	ldr	r3, [pc, #256]	; (80089ac <__mdiff+0x124>)
 80088ac:	4940      	ldr	r1, [pc, #256]	; (80089b0 <__mdiff+0x128>)
 80088ae:	4841      	ldr	r0, [pc, #260]	; (80089b4 <__mdiff+0x12c>)
 80088b0:	f000 fb68 	bl	8008f84 <__assert_func>
 80088b4:	2301      	movs	r3, #1
 80088b6:	6145      	str	r5, [r0, #20]
 80088b8:	6103      	str	r3, [r0, #16]
 80088ba:	0010      	movs	r0, r2
 80088bc:	b007      	add	sp, #28
 80088be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088c0:	2301      	movs	r3, #1
 80088c2:	9301      	str	r3, [sp, #4]
 80088c4:	2800      	cmp	r0, #0
 80088c6:	db04      	blt.n	80088d2 <__mdiff+0x4a>
 80088c8:	0023      	movs	r3, r4
 80088ca:	0034      	movs	r4, r6
 80088cc:	001e      	movs	r6, r3
 80088ce:	2300      	movs	r3, #0
 80088d0:	9301      	str	r3, [sp, #4]
 80088d2:	0038      	movs	r0, r7
 80088d4:	6861      	ldr	r1, [r4, #4]
 80088d6:	f7ff fd37 	bl	8008348 <_Balloc>
 80088da:	1e02      	subs	r2, r0, #0
 80088dc:	d103      	bne.n	80088e6 <__mdiff+0x5e>
 80088de:	2190      	movs	r1, #144	; 0x90
 80088e0:	4b32      	ldr	r3, [pc, #200]	; (80089ac <__mdiff+0x124>)
 80088e2:	0089      	lsls	r1, r1, #2
 80088e4:	e7e3      	b.n	80088ae <__mdiff+0x26>
 80088e6:	9b01      	ldr	r3, [sp, #4]
 80088e8:	2700      	movs	r7, #0
 80088ea:	60c3      	str	r3, [r0, #12]
 80088ec:	6920      	ldr	r0, [r4, #16]
 80088ee:	3414      	adds	r4, #20
 80088f0:	9401      	str	r4, [sp, #4]
 80088f2:	9b01      	ldr	r3, [sp, #4]
 80088f4:	0084      	lsls	r4, r0, #2
 80088f6:	191b      	adds	r3, r3, r4
 80088f8:	0034      	movs	r4, r6
 80088fa:	9302      	str	r3, [sp, #8]
 80088fc:	6933      	ldr	r3, [r6, #16]
 80088fe:	3414      	adds	r4, #20
 8008900:	0099      	lsls	r1, r3, #2
 8008902:	1863      	adds	r3, r4, r1
 8008904:	9303      	str	r3, [sp, #12]
 8008906:	0013      	movs	r3, r2
 8008908:	3314      	adds	r3, #20
 800890a:	469c      	mov	ip, r3
 800890c:	9305      	str	r3, [sp, #20]
 800890e:	9b01      	ldr	r3, [sp, #4]
 8008910:	9304      	str	r3, [sp, #16]
 8008912:	9b04      	ldr	r3, [sp, #16]
 8008914:	cc02      	ldmia	r4!, {r1}
 8008916:	cb20      	ldmia	r3!, {r5}
 8008918:	9304      	str	r3, [sp, #16]
 800891a:	b2ab      	uxth	r3, r5
 800891c:	19df      	adds	r7, r3, r7
 800891e:	b28b      	uxth	r3, r1
 8008920:	1afb      	subs	r3, r7, r3
 8008922:	0c09      	lsrs	r1, r1, #16
 8008924:	0c2d      	lsrs	r5, r5, #16
 8008926:	1a6d      	subs	r5, r5, r1
 8008928:	1419      	asrs	r1, r3, #16
 800892a:	186d      	adds	r5, r5, r1
 800892c:	4661      	mov	r1, ip
 800892e:	142f      	asrs	r7, r5, #16
 8008930:	b29b      	uxth	r3, r3
 8008932:	042d      	lsls	r5, r5, #16
 8008934:	432b      	orrs	r3, r5
 8008936:	c108      	stmia	r1!, {r3}
 8008938:	9b03      	ldr	r3, [sp, #12]
 800893a:	468c      	mov	ip, r1
 800893c:	42a3      	cmp	r3, r4
 800893e:	d8e8      	bhi.n	8008912 <__mdiff+0x8a>
 8008940:	0031      	movs	r1, r6
 8008942:	9c03      	ldr	r4, [sp, #12]
 8008944:	3115      	adds	r1, #21
 8008946:	2304      	movs	r3, #4
 8008948:	428c      	cmp	r4, r1
 800894a:	d304      	bcc.n	8008956 <__mdiff+0xce>
 800894c:	1ba3      	subs	r3, r4, r6
 800894e:	3b15      	subs	r3, #21
 8008950:	089b      	lsrs	r3, r3, #2
 8008952:	3301      	adds	r3, #1
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	9901      	ldr	r1, [sp, #4]
 8008958:	18cc      	adds	r4, r1, r3
 800895a:	9905      	ldr	r1, [sp, #20]
 800895c:	0026      	movs	r6, r4
 800895e:	18cb      	adds	r3, r1, r3
 8008960:	469c      	mov	ip, r3
 8008962:	9902      	ldr	r1, [sp, #8]
 8008964:	428e      	cmp	r6, r1
 8008966:	d310      	bcc.n	800898a <__mdiff+0x102>
 8008968:	9e02      	ldr	r6, [sp, #8]
 800896a:	1ee1      	subs	r1, r4, #3
 800896c:	2500      	movs	r5, #0
 800896e:	428e      	cmp	r6, r1
 8008970:	d304      	bcc.n	800897c <__mdiff+0xf4>
 8008972:	0031      	movs	r1, r6
 8008974:	3103      	adds	r1, #3
 8008976:	1b0c      	subs	r4, r1, r4
 8008978:	08a4      	lsrs	r4, r4, #2
 800897a:	00a5      	lsls	r5, r4, #2
 800897c:	195b      	adds	r3, r3, r5
 800897e:	3b04      	subs	r3, #4
 8008980:	6819      	ldr	r1, [r3, #0]
 8008982:	2900      	cmp	r1, #0
 8008984:	d00f      	beq.n	80089a6 <__mdiff+0x11e>
 8008986:	6110      	str	r0, [r2, #16]
 8008988:	e797      	b.n	80088ba <__mdiff+0x32>
 800898a:	ce02      	ldmia	r6!, {r1}
 800898c:	b28d      	uxth	r5, r1
 800898e:	19ed      	adds	r5, r5, r7
 8008990:	0c0f      	lsrs	r7, r1, #16
 8008992:	1429      	asrs	r1, r5, #16
 8008994:	1879      	adds	r1, r7, r1
 8008996:	140f      	asrs	r7, r1, #16
 8008998:	b2ad      	uxth	r5, r5
 800899a:	0409      	lsls	r1, r1, #16
 800899c:	430d      	orrs	r5, r1
 800899e:	4661      	mov	r1, ip
 80089a0:	c120      	stmia	r1!, {r5}
 80089a2:	468c      	mov	ip, r1
 80089a4:	e7dd      	b.n	8008962 <__mdiff+0xda>
 80089a6:	3801      	subs	r0, #1
 80089a8:	e7e9      	b.n	800897e <__mdiff+0xf6>
 80089aa:	46c0      	nop			; (mov r8, r8)
 80089ac:	08009e23 	.word	0x08009e23
 80089b0:	00000232 	.word	0x00000232
 80089b4:	08009e34 	.word	0x08009e34

080089b8 <__d2b>:
 80089b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089ba:	2101      	movs	r1, #1
 80089bc:	0014      	movs	r4, r2
 80089be:	001e      	movs	r6, r3
 80089c0:	9f08      	ldr	r7, [sp, #32]
 80089c2:	f7ff fcc1 	bl	8008348 <_Balloc>
 80089c6:	1e05      	subs	r5, r0, #0
 80089c8:	d105      	bne.n	80089d6 <__d2b+0x1e>
 80089ca:	0002      	movs	r2, r0
 80089cc:	4b26      	ldr	r3, [pc, #152]	; (8008a68 <__d2b+0xb0>)
 80089ce:	4927      	ldr	r1, [pc, #156]	; (8008a6c <__d2b+0xb4>)
 80089d0:	4827      	ldr	r0, [pc, #156]	; (8008a70 <__d2b+0xb8>)
 80089d2:	f000 fad7 	bl	8008f84 <__assert_func>
 80089d6:	0333      	lsls	r3, r6, #12
 80089d8:	0076      	lsls	r6, r6, #1
 80089da:	0b1b      	lsrs	r3, r3, #12
 80089dc:	0d76      	lsrs	r6, r6, #21
 80089de:	d124      	bne.n	8008a2a <__d2b+0x72>
 80089e0:	9301      	str	r3, [sp, #4]
 80089e2:	2c00      	cmp	r4, #0
 80089e4:	d027      	beq.n	8008a36 <__d2b+0x7e>
 80089e6:	4668      	mov	r0, sp
 80089e8:	9400      	str	r4, [sp, #0]
 80089ea:	f7ff fd73 	bl	80084d4 <__lo0bits>
 80089ee:	9c00      	ldr	r4, [sp, #0]
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d01e      	beq.n	8008a32 <__d2b+0x7a>
 80089f4:	9b01      	ldr	r3, [sp, #4]
 80089f6:	2120      	movs	r1, #32
 80089f8:	001a      	movs	r2, r3
 80089fa:	1a09      	subs	r1, r1, r0
 80089fc:	408a      	lsls	r2, r1
 80089fe:	40c3      	lsrs	r3, r0
 8008a00:	4322      	orrs	r2, r4
 8008a02:	616a      	str	r2, [r5, #20]
 8008a04:	9301      	str	r3, [sp, #4]
 8008a06:	9c01      	ldr	r4, [sp, #4]
 8008a08:	61ac      	str	r4, [r5, #24]
 8008a0a:	1e63      	subs	r3, r4, #1
 8008a0c:	419c      	sbcs	r4, r3
 8008a0e:	3401      	adds	r4, #1
 8008a10:	612c      	str	r4, [r5, #16]
 8008a12:	2e00      	cmp	r6, #0
 8008a14:	d018      	beq.n	8008a48 <__d2b+0x90>
 8008a16:	4b17      	ldr	r3, [pc, #92]	; (8008a74 <__d2b+0xbc>)
 8008a18:	18f6      	adds	r6, r6, r3
 8008a1a:	2335      	movs	r3, #53	; 0x35
 8008a1c:	1836      	adds	r6, r6, r0
 8008a1e:	1a18      	subs	r0, r3, r0
 8008a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a22:	603e      	str	r6, [r7, #0]
 8008a24:	6018      	str	r0, [r3, #0]
 8008a26:	0028      	movs	r0, r5
 8008a28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a2a:	2280      	movs	r2, #128	; 0x80
 8008a2c:	0352      	lsls	r2, r2, #13
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	e7d6      	b.n	80089e0 <__d2b+0x28>
 8008a32:	616c      	str	r4, [r5, #20]
 8008a34:	e7e7      	b.n	8008a06 <__d2b+0x4e>
 8008a36:	a801      	add	r0, sp, #4
 8008a38:	f7ff fd4c 	bl	80084d4 <__lo0bits>
 8008a3c:	2401      	movs	r4, #1
 8008a3e:	9b01      	ldr	r3, [sp, #4]
 8008a40:	612c      	str	r4, [r5, #16]
 8008a42:	616b      	str	r3, [r5, #20]
 8008a44:	3020      	adds	r0, #32
 8008a46:	e7e4      	b.n	8008a12 <__d2b+0x5a>
 8008a48:	4b0b      	ldr	r3, [pc, #44]	; (8008a78 <__d2b+0xc0>)
 8008a4a:	18c0      	adds	r0, r0, r3
 8008a4c:	4b0b      	ldr	r3, [pc, #44]	; (8008a7c <__d2b+0xc4>)
 8008a4e:	6038      	str	r0, [r7, #0]
 8008a50:	18e3      	adds	r3, r4, r3
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	18eb      	adds	r3, r5, r3
 8008a56:	6958      	ldr	r0, [r3, #20]
 8008a58:	f7ff fd22 	bl	80084a0 <__hi0bits>
 8008a5c:	0164      	lsls	r4, r4, #5
 8008a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a60:	1a24      	subs	r4, r4, r0
 8008a62:	601c      	str	r4, [r3, #0]
 8008a64:	e7df      	b.n	8008a26 <__d2b+0x6e>
 8008a66:	46c0      	nop			; (mov r8, r8)
 8008a68:	08009e23 	.word	0x08009e23
 8008a6c:	0000030a 	.word	0x0000030a
 8008a70:	08009e34 	.word	0x08009e34
 8008a74:	fffffbcd 	.word	0xfffffbcd
 8008a78:	fffffbce 	.word	0xfffffbce
 8008a7c:	3fffffff 	.word	0x3fffffff

08008a80 <_calloc_r>:
 8008a80:	b570      	push	{r4, r5, r6, lr}
 8008a82:	0c13      	lsrs	r3, r2, #16
 8008a84:	0c0d      	lsrs	r5, r1, #16
 8008a86:	d11e      	bne.n	8008ac6 <_calloc_r+0x46>
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d10c      	bne.n	8008aa6 <_calloc_r+0x26>
 8008a8c:	b289      	uxth	r1, r1
 8008a8e:	b294      	uxth	r4, r2
 8008a90:	434c      	muls	r4, r1
 8008a92:	0021      	movs	r1, r4
 8008a94:	f000 f88c 	bl	8008bb0 <_malloc_r>
 8008a98:	1e05      	subs	r5, r0, #0
 8008a9a:	d01b      	beq.n	8008ad4 <_calloc_r+0x54>
 8008a9c:	0022      	movs	r2, r4
 8008a9e:	2100      	movs	r1, #0
 8008aa0:	f7fe f8f4 	bl	8006c8c <memset>
 8008aa4:	e016      	b.n	8008ad4 <_calloc_r+0x54>
 8008aa6:	1c1d      	adds	r5, r3, #0
 8008aa8:	1c0b      	adds	r3, r1, #0
 8008aaa:	b292      	uxth	r2, r2
 8008aac:	b289      	uxth	r1, r1
 8008aae:	b29c      	uxth	r4, r3
 8008ab0:	4351      	muls	r1, r2
 8008ab2:	b2ab      	uxth	r3, r5
 8008ab4:	4363      	muls	r3, r4
 8008ab6:	0c0c      	lsrs	r4, r1, #16
 8008ab8:	191c      	adds	r4, r3, r4
 8008aba:	0c22      	lsrs	r2, r4, #16
 8008abc:	d107      	bne.n	8008ace <_calloc_r+0x4e>
 8008abe:	0424      	lsls	r4, r4, #16
 8008ac0:	b289      	uxth	r1, r1
 8008ac2:	430c      	orrs	r4, r1
 8008ac4:	e7e5      	b.n	8008a92 <_calloc_r+0x12>
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d101      	bne.n	8008ace <_calloc_r+0x4e>
 8008aca:	1c13      	adds	r3, r2, #0
 8008acc:	e7ed      	b.n	8008aaa <_calloc_r+0x2a>
 8008ace:	230c      	movs	r3, #12
 8008ad0:	2500      	movs	r5, #0
 8008ad2:	6003      	str	r3, [r0, #0]
 8008ad4:	0028      	movs	r0, r5
 8008ad6:	bd70      	pop	{r4, r5, r6, pc}

08008ad8 <_free_r>:
 8008ad8:	b570      	push	{r4, r5, r6, lr}
 8008ada:	0005      	movs	r5, r0
 8008adc:	2900      	cmp	r1, #0
 8008ade:	d010      	beq.n	8008b02 <_free_r+0x2a>
 8008ae0:	1f0c      	subs	r4, r1, #4
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	da00      	bge.n	8008aea <_free_r+0x12>
 8008ae8:	18e4      	adds	r4, r4, r3
 8008aea:	0028      	movs	r0, r5
 8008aec:	f000 fa9e 	bl	800902c <__malloc_lock>
 8008af0:	4a1d      	ldr	r2, [pc, #116]	; (8008b68 <_free_r+0x90>)
 8008af2:	6813      	ldr	r3, [r2, #0]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d105      	bne.n	8008b04 <_free_r+0x2c>
 8008af8:	6063      	str	r3, [r4, #4]
 8008afa:	6014      	str	r4, [r2, #0]
 8008afc:	0028      	movs	r0, r5
 8008afe:	f000 fa9d 	bl	800903c <__malloc_unlock>
 8008b02:	bd70      	pop	{r4, r5, r6, pc}
 8008b04:	42a3      	cmp	r3, r4
 8008b06:	d908      	bls.n	8008b1a <_free_r+0x42>
 8008b08:	6821      	ldr	r1, [r4, #0]
 8008b0a:	1860      	adds	r0, r4, r1
 8008b0c:	4283      	cmp	r3, r0
 8008b0e:	d1f3      	bne.n	8008af8 <_free_r+0x20>
 8008b10:	6818      	ldr	r0, [r3, #0]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	1841      	adds	r1, r0, r1
 8008b16:	6021      	str	r1, [r4, #0]
 8008b18:	e7ee      	b.n	8008af8 <_free_r+0x20>
 8008b1a:	001a      	movs	r2, r3
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d001      	beq.n	8008b26 <_free_r+0x4e>
 8008b22:	42a3      	cmp	r3, r4
 8008b24:	d9f9      	bls.n	8008b1a <_free_r+0x42>
 8008b26:	6811      	ldr	r1, [r2, #0]
 8008b28:	1850      	adds	r0, r2, r1
 8008b2a:	42a0      	cmp	r0, r4
 8008b2c:	d10b      	bne.n	8008b46 <_free_r+0x6e>
 8008b2e:	6820      	ldr	r0, [r4, #0]
 8008b30:	1809      	adds	r1, r1, r0
 8008b32:	1850      	adds	r0, r2, r1
 8008b34:	6011      	str	r1, [r2, #0]
 8008b36:	4283      	cmp	r3, r0
 8008b38:	d1e0      	bne.n	8008afc <_free_r+0x24>
 8008b3a:	6818      	ldr	r0, [r3, #0]
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	1841      	adds	r1, r0, r1
 8008b40:	6011      	str	r1, [r2, #0]
 8008b42:	6053      	str	r3, [r2, #4]
 8008b44:	e7da      	b.n	8008afc <_free_r+0x24>
 8008b46:	42a0      	cmp	r0, r4
 8008b48:	d902      	bls.n	8008b50 <_free_r+0x78>
 8008b4a:	230c      	movs	r3, #12
 8008b4c:	602b      	str	r3, [r5, #0]
 8008b4e:	e7d5      	b.n	8008afc <_free_r+0x24>
 8008b50:	6821      	ldr	r1, [r4, #0]
 8008b52:	1860      	adds	r0, r4, r1
 8008b54:	4283      	cmp	r3, r0
 8008b56:	d103      	bne.n	8008b60 <_free_r+0x88>
 8008b58:	6818      	ldr	r0, [r3, #0]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	1841      	adds	r1, r0, r1
 8008b5e:	6021      	str	r1, [r4, #0]
 8008b60:	6063      	str	r3, [r4, #4]
 8008b62:	6054      	str	r4, [r2, #4]
 8008b64:	e7ca      	b.n	8008afc <_free_r+0x24>
 8008b66:	46c0      	nop			; (mov r8, r8)
 8008b68:	20000524 	.word	0x20000524

08008b6c <sbrk_aligned>:
 8008b6c:	b570      	push	{r4, r5, r6, lr}
 8008b6e:	4e0f      	ldr	r6, [pc, #60]	; (8008bac <sbrk_aligned+0x40>)
 8008b70:	000d      	movs	r5, r1
 8008b72:	6831      	ldr	r1, [r6, #0]
 8008b74:	0004      	movs	r4, r0
 8008b76:	2900      	cmp	r1, #0
 8008b78:	d102      	bne.n	8008b80 <sbrk_aligned+0x14>
 8008b7a:	f000 f9f1 	bl	8008f60 <_sbrk_r>
 8008b7e:	6030      	str	r0, [r6, #0]
 8008b80:	0029      	movs	r1, r5
 8008b82:	0020      	movs	r0, r4
 8008b84:	f000 f9ec 	bl	8008f60 <_sbrk_r>
 8008b88:	1c43      	adds	r3, r0, #1
 8008b8a:	d00a      	beq.n	8008ba2 <sbrk_aligned+0x36>
 8008b8c:	2303      	movs	r3, #3
 8008b8e:	1cc5      	adds	r5, r0, #3
 8008b90:	439d      	bics	r5, r3
 8008b92:	42a8      	cmp	r0, r5
 8008b94:	d007      	beq.n	8008ba6 <sbrk_aligned+0x3a>
 8008b96:	1a29      	subs	r1, r5, r0
 8008b98:	0020      	movs	r0, r4
 8008b9a:	f000 f9e1 	bl	8008f60 <_sbrk_r>
 8008b9e:	1c43      	adds	r3, r0, #1
 8008ba0:	d101      	bne.n	8008ba6 <sbrk_aligned+0x3a>
 8008ba2:	2501      	movs	r5, #1
 8008ba4:	426d      	negs	r5, r5
 8008ba6:	0028      	movs	r0, r5
 8008ba8:	bd70      	pop	{r4, r5, r6, pc}
 8008baa:	46c0      	nop			; (mov r8, r8)
 8008bac:	20000528 	.word	0x20000528

08008bb0 <_malloc_r>:
 8008bb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bb2:	2203      	movs	r2, #3
 8008bb4:	1ccb      	adds	r3, r1, #3
 8008bb6:	4393      	bics	r3, r2
 8008bb8:	3308      	adds	r3, #8
 8008bba:	0006      	movs	r6, r0
 8008bbc:	001f      	movs	r7, r3
 8008bbe:	2b0c      	cmp	r3, #12
 8008bc0:	d232      	bcs.n	8008c28 <_malloc_r+0x78>
 8008bc2:	270c      	movs	r7, #12
 8008bc4:	42b9      	cmp	r1, r7
 8008bc6:	d831      	bhi.n	8008c2c <_malloc_r+0x7c>
 8008bc8:	0030      	movs	r0, r6
 8008bca:	f000 fa2f 	bl	800902c <__malloc_lock>
 8008bce:	4d32      	ldr	r5, [pc, #200]	; (8008c98 <_malloc_r+0xe8>)
 8008bd0:	682b      	ldr	r3, [r5, #0]
 8008bd2:	001c      	movs	r4, r3
 8008bd4:	2c00      	cmp	r4, #0
 8008bd6:	d12e      	bne.n	8008c36 <_malloc_r+0x86>
 8008bd8:	0039      	movs	r1, r7
 8008bda:	0030      	movs	r0, r6
 8008bdc:	f7ff ffc6 	bl	8008b6c <sbrk_aligned>
 8008be0:	0004      	movs	r4, r0
 8008be2:	1c43      	adds	r3, r0, #1
 8008be4:	d11e      	bne.n	8008c24 <_malloc_r+0x74>
 8008be6:	682c      	ldr	r4, [r5, #0]
 8008be8:	0025      	movs	r5, r4
 8008bea:	2d00      	cmp	r5, #0
 8008bec:	d14a      	bne.n	8008c84 <_malloc_r+0xd4>
 8008bee:	6823      	ldr	r3, [r4, #0]
 8008bf0:	0029      	movs	r1, r5
 8008bf2:	18e3      	adds	r3, r4, r3
 8008bf4:	0030      	movs	r0, r6
 8008bf6:	9301      	str	r3, [sp, #4]
 8008bf8:	f000 f9b2 	bl	8008f60 <_sbrk_r>
 8008bfc:	9b01      	ldr	r3, [sp, #4]
 8008bfe:	4283      	cmp	r3, r0
 8008c00:	d143      	bne.n	8008c8a <_malloc_r+0xda>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	3703      	adds	r7, #3
 8008c06:	1aff      	subs	r7, r7, r3
 8008c08:	2303      	movs	r3, #3
 8008c0a:	439f      	bics	r7, r3
 8008c0c:	3708      	adds	r7, #8
 8008c0e:	2f0c      	cmp	r7, #12
 8008c10:	d200      	bcs.n	8008c14 <_malloc_r+0x64>
 8008c12:	270c      	movs	r7, #12
 8008c14:	0039      	movs	r1, r7
 8008c16:	0030      	movs	r0, r6
 8008c18:	f7ff ffa8 	bl	8008b6c <sbrk_aligned>
 8008c1c:	1c43      	adds	r3, r0, #1
 8008c1e:	d034      	beq.n	8008c8a <_malloc_r+0xda>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	19df      	adds	r7, r3, r7
 8008c24:	6027      	str	r7, [r4, #0]
 8008c26:	e013      	b.n	8008c50 <_malloc_r+0xa0>
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	dacb      	bge.n	8008bc4 <_malloc_r+0x14>
 8008c2c:	230c      	movs	r3, #12
 8008c2e:	2500      	movs	r5, #0
 8008c30:	6033      	str	r3, [r6, #0]
 8008c32:	0028      	movs	r0, r5
 8008c34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008c36:	6822      	ldr	r2, [r4, #0]
 8008c38:	1bd1      	subs	r1, r2, r7
 8008c3a:	d420      	bmi.n	8008c7e <_malloc_r+0xce>
 8008c3c:	290b      	cmp	r1, #11
 8008c3e:	d917      	bls.n	8008c70 <_malloc_r+0xc0>
 8008c40:	19e2      	adds	r2, r4, r7
 8008c42:	6027      	str	r7, [r4, #0]
 8008c44:	42a3      	cmp	r3, r4
 8008c46:	d111      	bne.n	8008c6c <_malloc_r+0xbc>
 8008c48:	602a      	str	r2, [r5, #0]
 8008c4a:	6863      	ldr	r3, [r4, #4]
 8008c4c:	6011      	str	r1, [r2, #0]
 8008c4e:	6053      	str	r3, [r2, #4]
 8008c50:	0030      	movs	r0, r6
 8008c52:	0025      	movs	r5, r4
 8008c54:	f000 f9f2 	bl	800903c <__malloc_unlock>
 8008c58:	2207      	movs	r2, #7
 8008c5a:	350b      	adds	r5, #11
 8008c5c:	1d23      	adds	r3, r4, #4
 8008c5e:	4395      	bics	r5, r2
 8008c60:	1aea      	subs	r2, r5, r3
 8008c62:	429d      	cmp	r5, r3
 8008c64:	d0e5      	beq.n	8008c32 <_malloc_r+0x82>
 8008c66:	1b5b      	subs	r3, r3, r5
 8008c68:	50a3      	str	r3, [r4, r2]
 8008c6a:	e7e2      	b.n	8008c32 <_malloc_r+0x82>
 8008c6c:	605a      	str	r2, [r3, #4]
 8008c6e:	e7ec      	b.n	8008c4a <_malloc_r+0x9a>
 8008c70:	6862      	ldr	r2, [r4, #4]
 8008c72:	42a3      	cmp	r3, r4
 8008c74:	d101      	bne.n	8008c7a <_malloc_r+0xca>
 8008c76:	602a      	str	r2, [r5, #0]
 8008c78:	e7ea      	b.n	8008c50 <_malloc_r+0xa0>
 8008c7a:	605a      	str	r2, [r3, #4]
 8008c7c:	e7e8      	b.n	8008c50 <_malloc_r+0xa0>
 8008c7e:	0023      	movs	r3, r4
 8008c80:	6864      	ldr	r4, [r4, #4]
 8008c82:	e7a7      	b.n	8008bd4 <_malloc_r+0x24>
 8008c84:	002c      	movs	r4, r5
 8008c86:	686d      	ldr	r5, [r5, #4]
 8008c88:	e7af      	b.n	8008bea <_malloc_r+0x3a>
 8008c8a:	230c      	movs	r3, #12
 8008c8c:	0030      	movs	r0, r6
 8008c8e:	6033      	str	r3, [r6, #0]
 8008c90:	f000 f9d4 	bl	800903c <__malloc_unlock>
 8008c94:	e7cd      	b.n	8008c32 <_malloc_r+0x82>
 8008c96:	46c0      	nop			; (mov r8, r8)
 8008c98:	20000524 	.word	0x20000524

08008c9c <__ssputs_r>:
 8008c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c9e:	688e      	ldr	r6, [r1, #8]
 8008ca0:	b085      	sub	sp, #20
 8008ca2:	0007      	movs	r7, r0
 8008ca4:	000c      	movs	r4, r1
 8008ca6:	9203      	str	r2, [sp, #12]
 8008ca8:	9301      	str	r3, [sp, #4]
 8008caa:	429e      	cmp	r6, r3
 8008cac:	d83c      	bhi.n	8008d28 <__ssputs_r+0x8c>
 8008cae:	2390      	movs	r3, #144	; 0x90
 8008cb0:	898a      	ldrh	r2, [r1, #12]
 8008cb2:	00db      	lsls	r3, r3, #3
 8008cb4:	421a      	tst	r2, r3
 8008cb6:	d034      	beq.n	8008d22 <__ssputs_r+0x86>
 8008cb8:	6909      	ldr	r1, [r1, #16]
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	6960      	ldr	r0, [r4, #20]
 8008cbe:	1a5b      	subs	r3, r3, r1
 8008cc0:	9302      	str	r3, [sp, #8]
 8008cc2:	2303      	movs	r3, #3
 8008cc4:	4343      	muls	r3, r0
 8008cc6:	0fdd      	lsrs	r5, r3, #31
 8008cc8:	18ed      	adds	r5, r5, r3
 8008cca:	9b01      	ldr	r3, [sp, #4]
 8008ccc:	9802      	ldr	r0, [sp, #8]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	181b      	adds	r3, r3, r0
 8008cd2:	106d      	asrs	r5, r5, #1
 8008cd4:	42ab      	cmp	r3, r5
 8008cd6:	d900      	bls.n	8008cda <__ssputs_r+0x3e>
 8008cd8:	001d      	movs	r5, r3
 8008cda:	0553      	lsls	r3, r2, #21
 8008cdc:	d532      	bpl.n	8008d44 <__ssputs_r+0xa8>
 8008cde:	0029      	movs	r1, r5
 8008ce0:	0038      	movs	r0, r7
 8008ce2:	f7ff ff65 	bl	8008bb0 <_malloc_r>
 8008ce6:	1e06      	subs	r6, r0, #0
 8008ce8:	d109      	bne.n	8008cfe <__ssputs_r+0x62>
 8008cea:	230c      	movs	r3, #12
 8008cec:	603b      	str	r3, [r7, #0]
 8008cee:	2340      	movs	r3, #64	; 0x40
 8008cf0:	2001      	movs	r0, #1
 8008cf2:	89a2      	ldrh	r2, [r4, #12]
 8008cf4:	4240      	negs	r0, r0
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	81a3      	strh	r3, [r4, #12]
 8008cfa:	b005      	add	sp, #20
 8008cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cfe:	9a02      	ldr	r2, [sp, #8]
 8008d00:	6921      	ldr	r1, [r4, #16]
 8008d02:	f7ff fb18 	bl	8008336 <memcpy>
 8008d06:	89a3      	ldrh	r3, [r4, #12]
 8008d08:	4a14      	ldr	r2, [pc, #80]	; (8008d5c <__ssputs_r+0xc0>)
 8008d0a:	401a      	ands	r2, r3
 8008d0c:	2380      	movs	r3, #128	; 0x80
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	81a3      	strh	r3, [r4, #12]
 8008d12:	9b02      	ldr	r3, [sp, #8]
 8008d14:	6126      	str	r6, [r4, #16]
 8008d16:	18f6      	adds	r6, r6, r3
 8008d18:	6026      	str	r6, [r4, #0]
 8008d1a:	6165      	str	r5, [r4, #20]
 8008d1c:	9e01      	ldr	r6, [sp, #4]
 8008d1e:	1aed      	subs	r5, r5, r3
 8008d20:	60a5      	str	r5, [r4, #8]
 8008d22:	9b01      	ldr	r3, [sp, #4]
 8008d24:	429e      	cmp	r6, r3
 8008d26:	d900      	bls.n	8008d2a <__ssputs_r+0x8e>
 8008d28:	9e01      	ldr	r6, [sp, #4]
 8008d2a:	0032      	movs	r2, r6
 8008d2c:	9903      	ldr	r1, [sp, #12]
 8008d2e:	6820      	ldr	r0, [r4, #0]
 8008d30:	f000 f968 	bl	8009004 <memmove>
 8008d34:	68a3      	ldr	r3, [r4, #8]
 8008d36:	2000      	movs	r0, #0
 8008d38:	1b9b      	subs	r3, r3, r6
 8008d3a:	60a3      	str	r3, [r4, #8]
 8008d3c:	6823      	ldr	r3, [r4, #0]
 8008d3e:	199e      	adds	r6, r3, r6
 8008d40:	6026      	str	r6, [r4, #0]
 8008d42:	e7da      	b.n	8008cfa <__ssputs_r+0x5e>
 8008d44:	002a      	movs	r2, r5
 8008d46:	0038      	movs	r0, r7
 8008d48:	f000 f980 	bl	800904c <_realloc_r>
 8008d4c:	1e06      	subs	r6, r0, #0
 8008d4e:	d1e0      	bne.n	8008d12 <__ssputs_r+0x76>
 8008d50:	0038      	movs	r0, r7
 8008d52:	6921      	ldr	r1, [r4, #16]
 8008d54:	f7ff fec0 	bl	8008ad8 <_free_r>
 8008d58:	e7c7      	b.n	8008cea <__ssputs_r+0x4e>
 8008d5a:	46c0      	nop			; (mov r8, r8)
 8008d5c:	fffffb7f 	.word	0xfffffb7f

08008d60 <_svfiprintf_r>:
 8008d60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d62:	b0a1      	sub	sp, #132	; 0x84
 8008d64:	9003      	str	r0, [sp, #12]
 8008d66:	001d      	movs	r5, r3
 8008d68:	898b      	ldrh	r3, [r1, #12]
 8008d6a:	000f      	movs	r7, r1
 8008d6c:	0016      	movs	r6, r2
 8008d6e:	061b      	lsls	r3, r3, #24
 8008d70:	d511      	bpl.n	8008d96 <_svfiprintf_r+0x36>
 8008d72:	690b      	ldr	r3, [r1, #16]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d10e      	bne.n	8008d96 <_svfiprintf_r+0x36>
 8008d78:	2140      	movs	r1, #64	; 0x40
 8008d7a:	f7ff ff19 	bl	8008bb0 <_malloc_r>
 8008d7e:	6038      	str	r0, [r7, #0]
 8008d80:	6138      	str	r0, [r7, #16]
 8008d82:	2800      	cmp	r0, #0
 8008d84:	d105      	bne.n	8008d92 <_svfiprintf_r+0x32>
 8008d86:	230c      	movs	r3, #12
 8008d88:	9a03      	ldr	r2, [sp, #12]
 8008d8a:	3801      	subs	r0, #1
 8008d8c:	6013      	str	r3, [r2, #0]
 8008d8e:	b021      	add	sp, #132	; 0x84
 8008d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d92:	2340      	movs	r3, #64	; 0x40
 8008d94:	617b      	str	r3, [r7, #20]
 8008d96:	2300      	movs	r3, #0
 8008d98:	ac08      	add	r4, sp, #32
 8008d9a:	6163      	str	r3, [r4, #20]
 8008d9c:	3320      	adds	r3, #32
 8008d9e:	7663      	strb	r3, [r4, #25]
 8008da0:	3310      	adds	r3, #16
 8008da2:	76a3      	strb	r3, [r4, #26]
 8008da4:	9507      	str	r5, [sp, #28]
 8008da6:	0035      	movs	r5, r6
 8008da8:	782b      	ldrb	r3, [r5, #0]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d001      	beq.n	8008db2 <_svfiprintf_r+0x52>
 8008dae:	2b25      	cmp	r3, #37	; 0x25
 8008db0:	d147      	bne.n	8008e42 <_svfiprintf_r+0xe2>
 8008db2:	1bab      	subs	r3, r5, r6
 8008db4:	9305      	str	r3, [sp, #20]
 8008db6:	42b5      	cmp	r5, r6
 8008db8:	d00c      	beq.n	8008dd4 <_svfiprintf_r+0x74>
 8008dba:	0032      	movs	r2, r6
 8008dbc:	0039      	movs	r1, r7
 8008dbe:	9803      	ldr	r0, [sp, #12]
 8008dc0:	f7ff ff6c 	bl	8008c9c <__ssputs_r>
 8008dc4:	1c43      	adds	r3, r0, #1
 8008dc6:	d100      	bne.n	8008dca <_svfiprintf_r+0x6a>
 8008dc8:	e0ae      	b.n	8008f28 <_svfiprintf_r+0x1c8>
 8008dca:	6962      	ldr	r2, [r4, #20]
 8008dcc:	9b05      	ldr	r3, [sp, #20]
 8008dce:	4694      	mov	ip, r2
 8008dd0:	4463      	add	r3, ip
 8008dd2:	6163      	str	r3, [r4, #20]
 8008dd4:	782b      	ldrb	r3, [r5, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d100      	bne.n	8008ddc <_svfiprintf_r+0x7c>
 8008dda:	e0a5      	b.n	8008f28 <_svfiprintf_r+0x1c8>
 8008ddc:	2201      	movs	r2, #1
 8008dde:	2300      	movs	r3, #0
 8008de0:	4252      	negs	r2, r2
 8008de2:	6062      	str	r2, [r4, #4]
 8008de4:	a904      	add	r1, sp, #16
 8008de6:	3254      	adds	r2, #84	; 0x54
 8008de8:	1852      	adds	r2, r2, r1
 8008dea:	1c6e      	adds	r6, r5, #1
 8008dec:	6023      	str	r3, [r4, #0]
 8008dee:	60e3      	str	r3, [r4, #12]
 8008df0:	60a3      	str	r3, [r4, #8]
 8008df2:	7013      	strb	r3, [r2, #0]
 8008df4:	65a3      	str	r3, [r4, #88]	; 0x58
 8008df6:	2205      	movs	r2, #5
 8008df8:	7831      	ldrb	r1, [r6, #0]
 8008dfa:	4854      	ldr	r0, [pc, #336]	; (8008f4c <_svfiprintf_r+0x1ec>)
 8008dfc:	f7ff fa90 	bl	8008320 <memchr>
 8008e00:	1c75      	adds	r5, r6, #1
 8008e02:	2800      	cmp	r0, #0
 8008e04:	d11f      	bne.n	8008e46 <_svfiprintf_r+0xe6>
 8008e06:	6822      	ldr	r2, [r4, #0]
 8008e08:	06d3      	lsls	r3, r2, #27
 8008e0a:	d504      	bpl.n	8008e16 <_svfiprintf_r+0xb6>
 8008e0c:	2353      	movs	r3, #83	; 0x53
 8008e0e:	a904      	add	r1, sp, #16
 8008e10:	185b      	adds	r3, r3, r1
 8008e12:	2120      	movs	r1, #32
 8008e14:	7019      	strb	r1, [r3, #0]
 8008e16:	0713      	lsls	r3, r2, #28
 8008e18:	d504      	bpl.n	8008e24 <_svfiprintf_r+0xc4>
 8008e1a:	2353      	movs	r3, #83	; 0x53
 8008e1c:	a904      	add	r1, sp, #16
 8008e1e:	185b      	adds	r3, r3, r1
 8008e20:	212b      	movs	r1, #43	; 0x2b
 8008e22:	7019      	strb	r1, [r3, #0]
 8008e24:	7833      	ldrb	r3, [r6, #0]
 8008e26:	2b2a      	cmp	r3, #42	; 0x2a
 8008e28:	d016      	beq.n	8008e58 <_svfiprintf_r+0xf8>
 8008e2a:	0035      	movs	r5, r6
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	200a      	movs	r0, #10
 8008e30:	68e3      	ldr	r3, [r4, #12]
 8008e32:	782a      	ldrb	r2, [r5, #0]
 8008e34:	1c6e      	adds	r6, r5, #1
 8008e36:	3a30      	subs	r2, #48	; 0x30
 8008e38:	2a09      	cmp	r2, #9
 8008e3a:	d94e      	bls.n	8008eda <_svfiprintf_r+0x17a>
 8008e3c:	2900      	cmp	r1, #0
 8008e3e:	d111      	bne.n	8008e64 <_svfiprintf_r+0x104>
 8008e40:	e017      	b.n	8008e72 <_svfiprintf_r+0x112>
 8008e42:	3501      	adds	r5, #1
 8008e44:	e7b0      	b.n	8008da8 <_svfiprintf_r+0x48>
 8008e46:	4b41      	ldr	r3, [pc, #260]	; (8008f4c <_svfiprintf_r+0x1ec>)
 8008e48:	6822      	ldr	r2, [r4, #0]
 8008e4a:	1ac0      	subs	r0, r0, r3
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	4083      	lsls	r3, r0
 8008e50:	4313      	orrs	r3, r2
 8008e52:	002e      	movs	r6, r5
 8008e54:	6023      	str	r3, [r4, #0]
 8008e56:	e7ce      	b.n	8008df6 <_svfiprintf_r+0x96>
 8008e58:	9b07      	ldr	r3, [sp, #28]
 8008e5a:	1d19      	adds	r1, r3, #4
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	9107      	str	r1, [sp, #28]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	db01      	blt.n	8008e68 <_svfiprintf_r+0x108>
 8008e64:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e66:	e004      	b.n	8008e72 <_svfiprintf_r+0x112>
 8008e68:	425b      	negs	r3, r3
 8008e6a:	60e3      	str	r3, [r4, #12]
 8008e6c:	2302      	movs	r3, #2
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	782b      	ldrb	r3, [r5, #0]
 8008e74:	2b2e      	cmp	r3, #46	; 0x2e
 8008e76:	d10a      	bne.n	8008e8e <_svfiprintf_r+0x12e>
 8008e78:	786b      	ldrb	r3, [r5, #1]
 8008e7a:	2b2a      	cmp	r3, #42	; 0x2a
 8008e7c:	d135      	bne.n	8008eea <_svfiprintf_r+0x18a>
 8008e7e:	9b07      	ldr	r3, [sp, #28]
 8008e80:	3502      	adds	r5, #2
 8008e82:	1d1a      	adds	r2, r3, #4
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	9207      	str	r2, [sp, #28]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	db2b      	blt.n	8008ee4 <_svfiprintf_r+0x184>
 8008e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008e8e:	4e30      	ldr	r6, [pc, #192]	; (8008f50 <_svfiprintf_r+0x1f0>)
 8008e90:	2203      	movs	r2, #3
 8008e92:	0030      	movs	r0, r6
 8008e94:	7829      	ldrb	r1, [r5, #0]
 8008e96:	f7ff fa43 	bl	8008320 <memchr>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	d006      	beq.n	8008eac <_svfiprintf_r+0x14c>
 8008e9e:	2340      	movs	r3, #64	; 0x40
 8008ea0:	1b80      	subs	r0, r0, r6
 8008ea2:	4083      	lsls	r3, r0
 8008ea4:	6822      	ldr	r2, [r4, #0]
 8008ea6:	3501      	adds	r5, #1
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	6023      	str	r3, [r4, #0]
 8008eac:	7829      	ldrb	r1, [r5, #0]
 8008eae:	2206      	movs	r2, #6
 8008eb0:	4828      	ldr	r0, [pc, #160]	; (8008f54 <_svfiprintf_r+0x1f4>)
 8008eb2:	1c6e      	adds	r6, r5, #1
 8008eb4:	7621      	strb	r1, [r4, #24]
 8008eb6:	f7ff fa33 	bl	8008320 <memchr>
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	d03c      	beq.n	8008f38 <_svfiprintf_r+0x1d8>
 8008ebe:	4b26      	ldr	r3, [pc, #152]	; (8008f58 <_svfiprintf_r+0x1f8>)
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d125      	bne.n	8008f10 <_svfiprintf_r+0x1b0>
 8008ec4:	2207      	movs	r2, #7
 8008ec6:	9b07      	ldr	r3, [sp, #28]
 8008ec8:	3307      	adds	r3, #7
 8008eca:	4393      	bics	r3, r2
 8008ecc:	3308      	adds	r3, #8
 8008ece:	9307      	str	r3, [sp, #28]
 8008ed0:	6963      	ldr	r3, [r4, #20]
 8008ed2:	9a04      	ldr	r2, [sp, #16]
 8008ed4:	189b      	adds	r3, r3, r2
 8008ed6:	6163      	str	r3, [r4, #20]
 8008ed8:	e765      	b.n	8008da6 <_svfiprintf_r+0x46>
 8008eda:	4343      	muls	r3, r0
 8008edc:	0035      	movs	r5, r6
 8008ede:	2101      	movs	r1, #1
 8008ee0:	189b      	adds	r3, r3, r2
 8008ee2:	e7a6      	b.n	8008e32 <_svfiprintf_r+0xd2>
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	425b      	negs	r3, r3
 8008ee8:	e7d0      	b.n	8008e8c <_svfiprintf_r+0x12c>
 8008eea:	2300      	movs	r3, #0
 8008eec:	200a      	movs	r0, #10
 8008eee:	001a      	movs	r2, r3
 8008ef0:	3501      	adds	r5, #1
 8008ef2:	6063      	str	r3, [r4, #4]
 8008ef4:	7829      	ldrb	r1, [r5, #0]
 8008ef6:	1c6e      	adds	r6, r5, #1
 8008ef8:	3930      	subs	r1, #48	; 0x30
 8008efa:	2909      	cmp	r1, #9
 8008efc:	d903      	bls.n	8008f06 <_svfiprintf_r+0x1a6>
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d0c5      	beq.n	8008e8e <_svfiprintf_r+0x12e>
 8008f02:	9209      	str	r2, [sp, #36]	; 0x24
 8008f04:	e7c3      	b.n	8008e8e <_svfiprintf_r+0x12e>
 8008f06:	4342      	muls	r2, r0
 8008f08:	0035      	movs	r5, r6
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	1852      	adds	r2, r2, r1
 8008f0e:	e7f1      	b.n	8008ef4 <_svfiprintf_r+0x194>
 8008f10:	ab07      	add	r3, sp, #28
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	003a      	movs	r2, r7
 8008f16:	0021      	movs	r1, r4
 8008f18:	4b10      	ldr	r3, [pc, #64]	; (8008f5c <_svfiprintf_r+0x1fc>)
 8008f1a:	9803      	ldr	r0, [sp, #12]
 8008f1c:	f7fd ff68 	bl	8006df0 <_printf_float>
 8008f20:	9004      	str	r0, [sp, #16]
 8008f22:	9b04      	ldr	r3, [sp, #16]
 8008f24:	3301      	adds	r3, #1
 8008f26:	d1d3      	bne.n	8008ed0 <_svfiprintf_r+0x170>
 8008f28:	89bb      	ldrh	r3, [r7, #12]
 8008f2a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008f2c:	065b      	lsls	r3, r3, #25
 8008f2e:	d400      	bmi.n	8008f32 <_svfiprintf_r+0x1d2>
 8008f30:	e72d      	b.n	8008d8e <_svfiprintf_r+0x2e>
 8008f32:	2001      	movs	r0, #1
 8008f34:	4240      	negs	r0, r0
 8008f36:	e72a      	b.n	8008d8e <_svfiprintf_r+0x2e>
 8008f38:	ab07      	add	r3, sp, #28
 8008f3a:	9300      	str	r3, [sp, #0]
 8008f3c:	003a      	movs	r2, r7
 8008f3e:	0021      	movs	r1, r4
 8008f40:	4b06      	ldr	r3, [pc, #24]	; (8008f5c <_svfiprintf_r+0x1fc>)
 8008f42:	9803      	ldr	r0, [sp, #12]
 8008f44:	f7fe fa06 	bl	8007354 <_printf_i>
 8008f48:	e7ea      	b.n	8008f20 <_svfiprintf_r+0x1c0>
 8008f4a:	46c0      	nop			; (mov r8, r8)
 8008f4c:	08009f8c 	.word	0x08009f8c
 8008f50:	08009f92 	.word	0x08009f92
 8008f54:	08009f96 	.word	0x08009f96
 8008f58:	08006df1 	.word	0x08006df1
 8008f5c:	08008c9d 	.word	0x08008c9d

08008f60 <_sbrk_r>:
 8008f60:	2300      	movs	r3, #0
 8008f62:	b570      	push	{r4, r5, r6, lr}
 8008f64:	4d06      	ldr	r5, [pc, #24]	; (8008f80 <_sbrk_r+0x20>)
 8008f66:	0004      	movs	r4, r0
 8008f68:	0008      	movs	r0, r1
 8008f6a:	602b      	str	r3, [r5, #0]
 8008f6c:	f7fa fb96 	bl	800369c <_sbrk>
 8008f70:	1c43      	adds	r3, r0, #1
 8008f72:	d103      	bne.n	8008f7c <_sbrk_r+0x1c>
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d000      	beq.n	8008f7c <_sbrk_r+0x1c>
 8008f7a:	6023      	str	r3, [r4, #0]
 8008f7c:	bd70      	pop	{r4, r5, r6, pc}
 8008f7e:	46c0      	nop			; (mov r8, r8)
 8008f80:	2000052c 	.word	0x2000052c

08008f84 <__assert_func>:
 8008f84:	b530      	push	{r4, r5, lr}
 8008f86:	0014      	movs	r4, r2
 8008f88:	001a      	movs	r2, r3
 8008f8a:	4b09      	ldr	r3, [pc, #36]	; (8008fb0 <__assert_func+0x2c>)
 8008f8c:	0005      	movs	r5, r0
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	b085      	sub	sp, #20
 8008f92:	68d8      	ldr	r0, [r3, #12]
 8008f94:	4b07      	ldr	r3, [pc, #28]	; (8008fb4 <__assert_func+0x30>)
 8008f96:	2c00      	cmp	r4, #0
 8008f98:	d101      	bne.n	8008f9e <__assert_func+0x1a>
 8008f9a:	4b07      	ldr	r3, [pc, #28]	; (8008fb8 <__assert_func+0x34>)
 8008f9c:	001c      	movs	r4, r3
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	9100      	str	r1, [sp, #0]
 8008fa2:	002b      	movs	r3, r5
 8008fa4:	4905      	ldr	r1, [pc, #20]	; (8008fbc <__assert_func+0x38>)
 8008fa6:	9402      	str	r4, [sp, #8]
 8008fa8:	f000 f80a 	bl	8008fc0 <fiprintf>
 8008fac:	f000 faba 	bl	8009524 <abort>
 8008fb0:	2000000c 	.word	0x2000000c
 8008fb4:	08009f9d 	.word	0x08009f9d
 8008fb8:	08009fd8 	.word	0x08009fd8
 8008fbc:	08009faa 	.word	0x08009faa

08008fc0 <fiprintf>:
 8008fc0:	b40e      	push	{r1, r2, r3}
 8008fc2:	b503      	push	{r0, r1, lr}
 8008fc4:	0001      	movs	r1, r0
 8008fc6:	ab03      	add	r3, sp, #12
 8008fc8:	4804      	ldr	r0, [pc, #16]	; (8008fdc <fiprintf+0x1c>)
 8008fca:	cb04      	ldmia	r3!, {r2}
 8008fcc:	6800      	ldr	r0, [r0, #0]
 8008fce:	9301      	str	r3, [sp, #4]
 8008fd0:	f000 f892 	bl	80090f8 <_vfiprintf_r>
 8008fd4:	b002      	add	sp, #8
 8008fd6:	bc08      	pop	{r3}
 8008fd8:	b003      	add	sp, #12
 8008fda:	4718      	bx	r3
 8008fdc:	2000000c 	.word	0x2000000c

08008fe0 <__ascii_mbtowc>:
 8008fe0:	b082      	sub	sp, #8
 8008fe2:	2900      	cmp	r1, #0
 8008fe4:	d100      	bne.n	8008fe8 <__ascii_mbtowc+0x8>
 8008fe6:	a901      	add	r1, sp, #4
 8008fe8:	1e10      	subs	r0, r2, #0
 8008fea:	d006      	beq.n	8008ffa <__ascii_mbtowc+0x1a>
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d006      	beq.n	8008ffe <__ascii_mbtowc+0x1e>
 8008ff0:	7813      	ldrb	r3, [r2, #0]
 8008ff2:	600b      	str	r3, [r1, #0]
 8008ff4:	7810      	ldrb	r0, [r2, #0]
 8008ff6:	1e43      	subs	r3, r0, #1
 8008ff8:	4198      	sbcs	r0, r3
 8008ffa:	b002      	add	sp, #8
 8008ffc:	4770      	bx	lr
 8008ffe:	2002      	movs	r0, #2
 8009000:	4240      	negs	r0, r0
 8009002:	e7fa      	b.n	8008ffa <__ascii_mbtowc+0x1a>

08009004 <memmove>:
 8009004:	b510      	push	{r4, lr}
 8009006:	4288      	cmp	r0, r1
 8009008:	d902      	bls.n	8009010 <memmove+0xc>
 800900a:	188b      	adds	r3, r1, r2
 800900c:	4298      	cmp	r0, r3
 800900e:	d303      	bcc.n	8009018 <memmove+0x14>
 8009010:	2300      	movs	r3, #0
 8009012:	e007      	b.n	8009024 <memmove+0x20>
 8009014:	5c8b      	ldrb	r3, [r1, r2]
 8009016:	5483      	strb	r3, [r0, r2]
 8009018:	3a01      	subs	r2, #1
 800901a:	d2fb      	bcs.n	8009014 <memmove+0x10>
 800901c:	bd10      	pop	{r4, pc}
 800901e:	5ccc      	ldrb	r4, [r1, r3]
 8009020:	54c4      	strb	r4, [r0, r3]
 8009022:	3301      	adds	r3, #1
 8009024:	429a      	cmp	r2, r3
 8009026:	d1fa      	bne.n	800901e <memmove+0x1a>
 8009028:	e7f8      	b.n	800901c <memmove+0x18>
	...

0800902c <__malloc_lock>:
 800902c:	b510      	push	{r4, lr}
 800902e:	4802      	ldr	r0, [pc, #8]	; (8009038 <__malloc_lock+0xc>)
 8009030:	f000 fc4f 	bl	80098d2 <__retarget_lock_acquire_recursive>
 8009034:	bd10      	pop	{r4, pc}
 8009036:	46c0      	nop			; (mov r8, r8)
 8009038:	20000530 	.word	0x20000530

0800903c <__malloc_unlock>:
 800903c:	b510      	push	{r4, lr}
 800903e:	4802      	ldr	r0, [pc, #8]	; (8009048 <__malloc_unlock+0xc>)
 8009040:	f000 fc48 	bl	80098d4 <__retarget_lock_release_recursive>
 8009044:	bd10      	pop	{r4, pc}
 8009046:	46c0      	nop			; (mov r8, r8)
 8009048:	20000530 	.word	0x20000530

0800904c <_realloc_r>:
 800904c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800904e:	0007      	movs	r7, r0
 8009050:	000e      	movs	r6, r1
 8009052:	0014      	movs	r4, r2
 8009054:	2900      	cmp	r1, #0
 8009056:	d105      	bne.n	8009064 <_realloc_r+0x18>
 8009058:	0011      	movs	r1, r2
 800905a:	f7ff fda9 	bl	8008bb0 <_malloc_r>
 800905e:	0005      	movs	r5, r0
 8009060:	0028      	movs	r0, r5
 8009062:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009064:	2a00      	cmp	r2, #0
 8009066:	d103      	bne.n	8009070 <_realloc_r+0x24>
 8009068:	f7ff fd36 	bl	8008ad8 <_free_r>
 800906c:	0025      	movs	r5, r4
 800906e:	e7f7      	b.n	8009060 <_realloc_r+0x14>
 8009070:	f000 fc9e 	bl	80099b0 <_malloc_usable_size_r>
 8009074:	9001      	str	r0, [sp, #4]
 8009076:	4284      	cmp	r4, r0
 8009078:	d803      	bhi.n	8009082 <_realloc_r+0x36>
 800907a:	0035      	movs	r5, r6
 800907c:	0843      	lsrs	r3, r0, #1
 800907e:	42a3      	cmp	r3, r4
 8009080:	d3ee      	bcc.n	8009060 <_realloc_r+0x14>
 8009082:	0021      	movs	r1, r4
 8009084:	0038      	movs	r0, r7
 8009086:	f7ff fd93 	bl	8008bb0 <_malloc_r>
 800908a:	1e05      	subs	r5, r0, #0
 800908c:	d0e8      	beq.n	8009060 <_realloc_r+0x14>
 800908e:	9b01      	ldr	r3, [sp, #4]
 8009090:	0022      	movs	r2, r4
 8009092:	429c      	cmp	r4, r3
 8009094:	d900      	bls.n	8009098 <_realloc_r+0x4c>
 8009096:	001a      	movs	r2, r3
 8009098:	0031      	movs	r1, r6
 800909a:	0028      	movs	r0, r5
 800909c:	f7ff f94b 	bl	8008336 <memcpy>
 80090a0:	0031      	movs	r1, r6
 80090a2:	0038      	movs	r0, r7
 80090a4:	f7ff fd18 	bl	8008ad8 <_free_r>
 80090a8:	e7da      	b.n	8009060 <_realloc_r+0x14>

080090aa <__sfputc_r>:
 80090aa:	6893      	ldr	r3, [r2, #8]
 80090ac:	b510      	push	{r4, lr}
 80090ae:	3b01      	subs	r3, #1
 80090b0:	6093      	str	r3, [r2, #8]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	da04      	bge.n	80090c0 <__sfputc_r+0x16>
 80090b6:	6994      	ldr	r4, [r2, #24]
 80090b8:	42a3      	cmp	r3, r4
 80090ba:	db07      	blt.n	80090cc <__sfputc_r+0x22>
 80090bc:	290a      	cmp	r1, #10
 80090be:	d005      	beq.n	80090cc <__sfputc_r+0x22>
 80090c0:	6813      	ldr	r3, [r2, #0]
 80090c2:	1c58      	adds	r0, r3, #1
 80090c4:	6010      	str	r0, [r2, #0]
 80090c6:	7019      	strb	r1, [r3, #0]
 80090c8:	0008      	movs	r0, r1
 80090ca:	bd10      	pop	{r4, pc}
 80090cc:	f000 f94e 	bl	800936c <__swbuf_r>
 80090d0:	0001      	movs	r1, r0
 80090d2:	e7f9      	b.n	80090c8 <__sfputc_r+0x1e>

080090d4 <__sfputs_r>:
 80090d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090d6:	0006      	movs	r6, r0
 80090d8:	000f      	movs	r7, r1
 80090da:	0014      	movs	r4, r2
 80090dc:	18d5      	adds	r5, r2, r3
 80090de:	42ac      	cmp	r4, r5
 80090e0:	d101      	bne.n	80090e6 <__sfputs_r+0x12>
 80090e2:	2000      	movs	r0, #0
 80090e4:	e007      	b.n	80090f6 <__sfputs_r+0x22>
 80090e6:	7821      	ldrb	r1, [r4, #0]
 80090e8:	003a      	movs	r2, r7
 80090ea:	0030      	movs	r0, r6
 80090ec:	f7ff ffdd 	bl	80090aa <__sfputc_r>
 80090f0:	3401      	adds	r4, #1
 80090f2:	1c43      	adds	r3, r0, #1
 80090f4:	d1f3      	bne.n	80090de <__sfputs_r+0xa>
 80090f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080090f8 <_vfiprintf_r>:
 80090f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090fa:	b0a1      	sub	sp, #132	; 0x84
 80090fc:	0006      	movs	r6, r0
 80090fe:	000c      	movs	r4, r1
 8009100:	001f      	movs	r7, r3
 8009102:	9203      	str	r2, [sp, #12]
 8009104:	2800      	cmp	r0, #0
 8009106:	d004      	beq.n	8009112 <_vfiprintf_r+0x1a>
 8009108:	6983      	ldr	r3, [r0, #24]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d101      	bne.n	8009112 <_vfiprintf_r+0x1a>
 800910e:	f000 fb3f 	bl	8009790 <__sinit>
 8009112:	4b8e      	ldr	r3, [pc, #568]	; (800934c <_vfiprintf_r+0x254>)
 8009114:	429c      	cmp	r4, r3
 8009116:	d11c      	bne.n	8009152 <_vfiprintf_r+0x5a>
 8009118:	6874      	ldr	r4, [r6, #4]
 800911a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800911c:	07db      	lsls	r3, r3, #31
 800911e:	d405      	bmi.n	800912c <_vfiprintf_r+0x34>
 8009120:	89a3      	ldrh	r3, [r4, #12]
 8009122:	059b      	lsls	r3, r3, #22
 8009124:	d402      	bmi.n	800912c <_vfiprintf_r+0x34>
 8009126:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009128:	f000 fbd3 	bl	80098d2 <__retarget_lock_acquire_recursive>
 800912c:	89a3      	ldrh	r3, [r4, #12]
 800912e:	071b      	lsls	r3, r3, #28
 8009130:	d502      	bpl.n	8009138 <_vfiprintf_r+0x40>
 8009132:	6923      	ldr	r3, [r4, #16]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d11d      	bne.n	8009174 <_vfiprintf_r+0x7c>
 8009138:	0021      	movs	r1, r4
 800913a:	0030      	movs	r0, r6
 800913c:	f000 f97a 	bl	8009434 <__swsetup_r>
 8009140:	2800      	cmp	r0, #0
 8009142:	d017      	beq.n	8009174 <_vfiprintf_r+0x7c>
 8009144:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009146:	07db      	lsls	r3, r3, #31
 8009148:	d50d      	bpl.n	8009166 <_vfiprintf_r+0x6e>
 800914a:	2001      	movs	r0, #1
 800914c:	4240      	negs	r0, r0
 800914e:	b021      	add	sp, #132	; 0x84
 8009150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009152:	4b7f      	ldr	r3, [pc, #508]	; (8009350 <_vfiprintf_r+0x258>)
 8009154:	429c      	cmp	r4, r3
 8009156:	d101      	bne.n	800915c <_vfiprintf_r+0x64>
 8009158:	68b4      	ldr	r4, [r6, #8]
 800915a:	e7de      	b.n	800911a <_vfiprintf_r+0x22>
 800915c:	4b7d      	ldr	r3, [pc, #500]	; (8009354 <_vfiprintf_r+0x25c>)
 800915e:	429c      	cmp	r4, r3
 8009160:	d1db      	bne.n	800911a <_vfiprintf_r+0x22>
 8009162:	68f4      	ldr	r4, [r6, #12]
 8009164:	e7d9      	b.n	800911a <_vfiprintf_r+0x22>
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	059b      	lsls	r3, r3, #22
 800916a:	d4ee      	bmi.n	800914a <_vfiprintf_r+0x52>
 800916c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800916e:	f000 fbb1 	bl	80098d4 <__retarget_lock_release_recursive>
 8009172:	e7ea      	b.n	800914a <_vfiprintf_r+0x52>
 8009174:	2300      	movs	r3, #0
 8009176:	ad08      	add	r5, sp, #32
 8009178:	616b      	str	r3, [r5, #20]
 800917a:	3320      	adds	r3, #32
 800917c:	766b      	strb	r3, [r5, #25]
 800917e:	3310      	adds	r3, #16
 8009180:	76ab      	strb	r3, [r5, #26]
 8009182:	9707      	str	r7, [sp, #28]
 8009184:	9f03      	ldr	r7, [sp, #12]
 8009186:	783b      	ldrb	r3, [r7, #0]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d001      	beq.n	8009190 <_vfiprintf_r+0x98>
 800918c:	2b25      	cmp	r3, #37	; 0x25
 800918e:	d14e      	bne.n	800922e <_vfiprintf_r+0x136>
 8009190:	9b03      	ldr	r3, [sp, #12]
 8009192:	1afb      	subs	r3, r7, r3
 8009194:	9305      	str	r3, [sp, #20]
 8009196:	9b03      	ldr	r3, [sp, #12]
 8009198:	429f      	cmp	r7, r3
 800919a:	d00d      	beq.n	80091b8 <_vfiprintf_r+0xc0>
 800919c:	9b05      	ldr	r3, [sp, #20]
 800919e:	0021      	movs	r1, r4
 80091a0:	0030      	movs	r0, r6
 80091a2:	9a03      	ldr	r2, [sp, #12]
 80091a4:	f7ff ff96 	bl	80090d4 <__sfputs_r>
 80091a8:	1c43      	adds	r3, r0, #1
 80091aa:	d100      	bne.n	80091ae <_vfiprintf_r+0xb6>
 80091ac:	e0b5      	b.n	800931a <_vfiprintf_r+0x222>
 80091ae:	696a      	ldr	r2, [r5, #20]
 80091b0:	9b05      	ldr	r3, [sp, #20]
 80091b2:	4694      	mov	ip, r2
 80091b4:	4463      	add	r3, ip
 80091b6:	616b      	str	r3, [r5, #20]
 80091b8:	783b      	ldrb	r3, [r7, #0]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d100      	bne.n	80091c0 <_vfiprintf_r+0xc8>
 80091be:	e0ac      	b.n	800931a <_vfiprintf_r+0x222>
 80091c0:	2201      	movs	r2, #1
 80091c2:	1c7b      	adds	r3, r7, #1
 80091c4:	9303      	str	r3, [sp, #12]
 80091c6:	2300      	movs	r3, #0
 80091c8:	4252      	negs	r2, r2
 80091ca:	606a      	str	r2, [r5, #4]
 80091cc:	a904      	add	r1, sp, #16
 80091ce:	3254      	adds	r2, #84	; 0x54
 80091d0:	1852      	adds	r2, r2, r1
 80091d2:	602b      	str	r3, [r5, #0]
 80091d4:	60eb      	str	r3, [r5, #12]
 80091d6:	60ab      	str	r3, [r5, #8]
 80091d8:	7013      	strb	r3, [r2, #0]
 80091da:	65ab      	str	r3, [r5, #88]	; 0x58
 80091dc:	9b03      	ldr	r3, [sp, #12]
 80091de:	2205      	movs	r2, #5
 80091e0:	7819      	ldrb	r1, [r3, #0]
 80091e2:	485d      	ldr	r0, [pc, #372]	; (8009358 <_vfiprintf_r+0x260>)
 80091e4:	f7ff f89c 	bl	8008320 <memchr>
 80091e8:	9b03      	ldr	r3, [sp, #12]
 80091ea:	1c5f      	adds	r7, r3, #1
 80091ec:	2800      	cmp	r0, #0
 80091ee:	d120      	bne.n	8009232 <_vfiprintf_r+0x13a>
 80091f0:	682a      	ldr	r2, [r5, #0]
 80091f2:	06d3      	lsls	r3, r2, #27
 80091f4:	d504      	bpl.n	8009200 <_vfiprintf_r+0x108>
 80091f6:	2353      	movs	r3, #83	; 0x53
 80091f8:	a904      	add	r1, sp, #16
 80091fa:	185b      	adds	r3, r3, r1
 80091fc:	2120      	movs	r1, #32
 80091fe:	7019      	strb	r1, [r3, #0]
 8009200:	0713      	lsls	r3, r2, #28
 8009202:	d504      	bpl.n	800920e <_vfiprintf_r+0x116>
 8009204:	2353      	movs	r3, #83	; 0x53
 8009206:	a904      	add	r1, sp, #16
 8009208:	185b      	adds	r3, r3, r1
 800920a:	212b      	movs	r1, #43	; 0x2b
 800920c:	7019      	strb	r1, [r3, #0]
 800920e:	9b03      	ldr	r3, [sp, #12]
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	2b2a      	cmp	r3, #42	; 0x2a
 8009214:	d016      	beq.n	8009244 <_vfiprintf_r+0x14c>
 8009216:	2100      	movs	r1, #0
 8009218:	68eb      	ldr	r3, [r5, #12]
 800921a:	9f03      	ldr	r7, [sp, #12]
 800921c:	783a      	ldrb	r2, [r7, #0]
 800921e:	1c78      	adds	r0, r7, #1
 8009220:	3a30      	subs	r2, #48	; 0x30
 8009222:	4684      	mov	ip, r0
 8009224:	2a09      	cmp	r2, #9
 8009226:	d94f      	bls.n	80092c8 <_vfiprintf_r+0x1d0>
 8009228:	2900      	cmp	r1, #0
 800922a:	d111      	bne.n	8009250 <_vfiprintf_r+0x158>
 800922c:	e017      	b.n	800925e <_vfiprintf_r+0x166>
 800922e:	3701      	adds	r7, #1
 8009230:	e7a9      	b.n	8009186 <_vfiprintf_r+0x8e>
 8009232:	4b49      	ldr	r3, [pc, #292]	; (8009358 <_vfiprintf_r+0x260>)
 8009234:	682a      	ldr	r2, [r5, #0]
 8009236:	1ac0      	subs	r0, r0, r3
 8009238:	2301      	movs	r3, #1
 800923a:	4083      	lsls	r3, r0
 800923c:	4313      	orrs	r3, r2
 800923e:	602b      	str	r3, [r5, #0]
 8009240:	9703      	str	r7, [sp, #12]
 8009242:	e7cb      	b.n	80091dc <_vfiprintf_r+0xe4>
 8009244:	9b07      	ldr	r3, [sp, #28]
 8009246:	1d19      	adds	r1, r3, #4
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	9107      	str	r1, [sp, #28]
 800924c:	2b00      	cmp	r3, #0
 800924e:	db01      	blt.n	8009254 <_vfiprintf_r+0x15c>
 8009250:	930b      	str	r3, [sp, #44]	; 0x2c
 8009252:	e004      	b.n	800925e <_vfiprintf_r+0x166>
 8009254:	425b      	negs	r3, r3
 8009256:	60eb      	str	r3, [r5, #12]
 8009258:	2302      	movs	r3, #2
 800925a:	4313      	orrs	r3, r2
 800925c:	602b      	str	r3, [r5, #0]
 800925e:	783b      	ldrb	r3, [r7, #0]
 8009260:	2b2e      	cmp	r3, #46	; 0x2e
 8009262:	d10a      	bne.n	800927a <_vfiprintf_r+0x182>
 8009264:	787b      	ldrb	r3, [r7, #1]
 8009266:	2b2a      	cmp	r3, #42	; 0x2a
 8009268:	d137      	bne.n	80092da <_vfiprintf_r+0x1e2>
 800926a:	9b07      	ldr	r3, [sp, #28]
 800926c:	3702      	adds	r7, #2
 800926e:	1d1a      	adds	r2, r3, #4
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	9207      	str	r2, [sp, #28]
 8009274:	2b00      	cmp	r3, #0
 8009276:	db2d      	blt.n	80092d4 <_vfiprintf_r+0x1dc>
 8009278:	9309      	str	r3, [sp, #36]	; 0x24
 800927a:	2203      	movs	r2, #3
 800927c:	7839      	ldrb	r1, [r7, #0]
 800927e:	4837      	ldr	r0, [pc, #220]	; (800935c <_vfiprintf_r+0x264>)
 8009280:	f7ff f84e 	bl	8008320 <memchr>
 8009284:	2800      	cmp	r0, #0
 8009286:	d007      	beq.n	8009298 <_vfiprintf_r+0x1a0>
 8009288:	4b34      	ldr	r3, [pc, #208]	; (800935c <_vfiprintf_r+0x264>)
 800928a:	682a      	ldr	r2, [r5, #0]
 800928c:	1ac0      	subs	r0, r0, r3
 800928e:	2340      	movs	r3, #64	; 0x40
 8009290:	4083      	lsls	r3, r0
 8009292:	4313      	orrs	r3, r2
 8009294:	3701      	adds	r7, #1
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	7839      	ldrb	r1, [r7, #0]
 800929a:	1c7b      	adds	r3, r7, #1
 800929c:	2206      	movs	r2, #6
 800929e:	4830      	ldr	r0, [pc, #192]	; (8009360 <_vfiprintf_r+0x268>)
 80092a0:	9303      	str	r3, [sp, #12]
 80092a2:	7629      	strb	r1, [r5, #24]
 80092a4:	f7ff f83c 	bl	8008320 <memchr>
 80092a8:	2800      	cmp	r0, #0
 80092aa:	d045      	beq.n	8009338 <_vfiprintf_r+0x240>
 80092ac:	4b2d      	ldr	r3, [pc, #180]	; (8009364 <_vfiprintf_r+0x26c>)
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d127      	bne.n	8009302 <_vfiprintf_r+0x20a>
 80092b2:	2207      	movs	r2, #7
 80092b4:	9b07      	ldr	r3, [sp, #28]
 80092b6:	3307      	adds	r3, #7
 80092b8:	4393      	bics	r3, r2
 80092ba:	3308      	adds	r3, #8
 80092bc:	9307      	str	r3, [sp, #28]
 80092be:	696b      	ldr	r3, [r5, #20]
 80092c0:	9a04      	ldr	r2, [sp, #16]
 80092c2:	189b      	adds	r3, r3, r2
 80092c4:	616b      	str	r3, [r5, #20]
 80092c6:	e75d      	b.n	8009184 <_vfiprintf_r+0x8c>
 80092c8:	210a      	movs	r1, #10
 80092ca:	434b      	muls	r3, r1
 80092cc:	4667      	mov	r7, ip
 80092ce:	189b      	adds	r3, r3, r2
 80092d0:	3909      	subs	r1, #9
 80092d2:	e7a3      	b.n	800921c <_vfiprintf_r+0x124>
 80092d4:	2301      	movs	r3, #1
 80092d6:	425b      	negs	r3, r3
 80092d8:	e7ce      	b.n	8009278 <_vfiprintf_r+0x180>
 80092da:	2300      	movs	r3, #0
 80092dc:	001a      	movs	r2, r3
 80092de:	3701      	adds	r7, #1
 80092e0:	606b      	str	r3, [r5, #4]
 80092e2:	7839      	ldrb	r1, [r7, #0]
 80092e4:	1c78      	adds	r0, r7, #1
 80092e6:	3930      	subs	r1, #48	; 0x30
 80092e8:	4684      	mov	ip, r0
 80092ea:	2909      	cmp	r1, #9
 80092ec:	d903      	bls.n	80092f6 <_vfiprintf_r+0x1fe>
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d0c3      	beq.n	800927a <_vfiprintf_r+0x182>
 80092f2:	9209      	str	r2, [sp, #36]	; 0x24
 80092f4:	e7c1      	b.n	800927a <_vfiprintf_r+0x182>
 80092f6:	230a      	movs	r3, #10
 80092f8:	435a      	muls	r2, r3
 80092fa:	4667      	mov	r7, ip
 80092fc:	1852      	adds	r2, r2, r1
 80092fe:	3b09      	subs	r3, #9
 8009300:	e7ef      	b.n	80092e2 <_vfiprintf_r+0x1ea>
 8009302:	ab07      	add	r3, sp, #28
 8009304:	9300      	str	r3, [sp, #0]
 8009306:	0022      	movs	r2, r4
 8009308:	0029      	movs	r1, r5
 800930a:	0030      	movs	r0, r6
 800930c:	4b16      	ldr	r3, [pc, #88]	; (8009368 <_vfiprintf_r+0x270>)
 800930e:	f7fd fd6f 	bl	8006df0 <_printf_float>
 8009312:	9004      	str	r0, [sp, #16]
 8009314:	9b04      	ldr	r3, [sp, #16]
 8009316:	3301      	adds	r3, #1
 8009318:	d1d1      	bne.n	80092be <_vfiprintf_r+0x1c6>
 800931a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800931c:	07db      	lsls	r3, r3, #31
 800931e:	d405      	bmi.n	800932c <_vfiprintf_r+0x234>
 8009320:	89a3      	ldrh	r3, [r4, #12]
 8009322:	059b      	lsls	r3, r3, #22
 8009324:	d402      	bmi.n	800932c <_vfiprintf_r+0x234>
 8009326:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009328:	f000 fad4 	bl	80098d4 <__retarget_lock_release_recursive>
 800932c:	89a3      	ldrh	r3, [r4, #12]
 800932e:	065b      	lsls	r3, r3, #25
 8009330:	d500      	bpl.n	8009334 <_vfiprintf_r+0x23c>
 8009332:	e70a      	b.n	800914a <_vfiprintf_r+0x52>
 8009334:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009336:	e70a      	b.n	800914e <_vfiprintf_r+0x56>
 8009338:	ab07      	add	r3, sp, #28
 800933a:	9300      	str	r3, [sp, #0]
 800933c:	0022      	movs	r2, r4
 800933e:	0029      	movs	r1, r5
 8009340:	0030      	movs	r0, r6
 8009342:	4b09      	ldr	r3, [pc, #36]	; (8009368 <_vfiprintf_r+0x270>)
 8009344:	f7fe f806 	bl	8007354 <_printf_i>
 8009348:	e7e3      	b.n	8009312 <_vfiprintf_r+0x21a>
 800934a:	46c0      	nop			; (mov r8, r8)
 800934c:	0800a104 	.word	0x0800a104
 8009350:	0800a124 	.word	0x0800a124
 8009354:	0800a0e4 	.word	0x0800a0e4
 8009358:	08009f8c 	.word	0x08009f8c
 800935c:	08009f92 	.word	0x08009f92
 8009360:	08009f96 	.word	0x08009f96
 8009364:	08006df1 	.word	0x08006df1
 8009368:	080090d5 	.word	0x080090d5

0800936c <__swbuf_r>:
 800936c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936e:	0005      	movs	r5, r0
 8009370:	000e      	movs	r6, r1
 8009372:	0014      	movs	r4, r2
 8009374:	2800      	cmp	r0, #0
 8009376:	d004      	beq.n	8009382 <__swbuf_r+0x16>
 8009378:	6983      	ldr	r3, [r0, #24]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d101      	bne.n	8009382 <__swbuf_r+0x16>
 800937e:	f000 fa07 	bl	8009790 <__sinit>
 8009382:	4b22      	ldr	r3, [pc, #136]	; (800940c <__swbuf_r+0xa0>)
 8009384:	429c      	cmp	r4, r3
 8009386:	d12e      	bne.n	80093e6 <__swbuf_r+0x7a>
 8009388:	686c      	ldr	r4, [r5, #4]
 800938a:	69a3      	ldr	r3, [r4, #24]
 800938c:	60a3      	str	r3, [r4, #8]
 800938e:	89a3      	ldrh	r3, [r4, #12]
 8009390:	071b      	lsls	r3, r3, #28
 8009392:	d532      	bpl.n	80093fa <__swbuf_r+0x8e>
 8009394:	6923      	ldr	r3, [r4, #16]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d02f      	beq.n	80093fa <__swbuf_r+0x8e>
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	6922      	ldr	r2, [r4, #16]
 800939e:	b2f7      	uxtb	r7, r6
 80093a0:	1a98      	subs	r0, r3, r2
 80093a2:	6963      	ldr	r3, [r4, #20]
 80093a4:	b2f6      	uxtb	r6, r6
 80093a6:	4283      	cmp	r3, r0
 80093a8:	dc05      	bgt.n	80093b6 <__swbuf_r+0x4a>
 80093aa:	0021      	movs	r1, r4
 80093ac:	0028      	movs	r0, r5
 80093ae:	f000 f94d 	bl	800964c <_fflush_r>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	d127      	bne.n	8009406 <__swbuf_r+0x9a>
 80093b6:	68a3      	ldr	r3, [r4, #8]
 80093b8:	3001      	adds	r0, #1
 80093ba:	3b01      	subs	r3, #1
 80093bc:	60a3      	str	r3, [r4, #8]
 80093be:	6823      	ldr	r3, [r4, #0]
 80093c0:	1c5a      	adds	r2, r3, #1
 80093c2:	6022      	str	r2, [r4, #0]
 80093c4:	701f      	strb	r7, [r3, #0]
 80093c6:	6963      	ldr	r3, [r4, #20]
 80093c8:	4283      	cmp	r3, r0
 80093ca:	d004      	beq.n	80093d6 <__swbuf_r+0x6a>
 80093cc:	89a3      	ldrh	r3, [r4, #12]
 80093ce:	07db      	lsls	r3, r3, #31
 80093d0:	d507      	bpl.n	80093e2 <__swbuf_r+0x76>
 80093d2:	2e0a      	cmp	r6, #10
 80093d4:	d105      	bne.n	80093e2 <__swbuf_r+0x76>
 80093d6:	0021      	movs	r1, r4
 80093d8:	0028      	movs	r0, r5
 80093da:	f000 f937 	bl	800964c <_fflush_r>
 80093de:	2800      	cmp	r0, #0
 80093e0:	d111      	bne.n	8009406 <__swbuf_r+0x9a>
 80093e2:	0030      	movs	r0, r6
 80093e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093e6:	4b0a      	ldr	r3, [pc, #40]	; (8009410 <__swbuf_r+0xa4>)
 80093e8:	429c      	cmp	r4, r3
 80093ea:	d101      	bne.n	80093f0 <__swbuf_r+0x84>
 80093ec:	68ac      	ldr	r4, [r5, #8]
 80093ee:	e7cc      	b.n	800938a <__swbuf_r+0x1e>
 80093f0:	4b08      	ldr	r3, [pc, #32]	; (8009414 <__swbuf_r+0xa8>)
 80093f2:	429c      	cmp	r4, r3
 80093f4:	d1c9      	bne.n	800938a <__swbuf_r+0x1e>
 80093f6:	68ec      	ldr	r4, [r5, #12]
 80093f8:	e7c7      	b.n	800938a <__swbuf_r+0x1e>
 80093fa:	0021      	movs	r1, r4
 80093fc:	0028      	movs	r0, r5
 80093fe:	f000 f819 	bl	8009434 <__swsetup_r>
 8009402:	2800      	cmp	r0, #0
 8009404:	d0c9      	beq.n	800939a <__swbuf_r+0x2e>
 8009406:	2601      	movs	r6, #1
 8009408:	4276      	negs	r6, r6
 800940a:	e7ea      	b.n	80093e2 <__swbuf_r+0x76>
 800940c:	0800a104 	.word	0x0800a104
 8009410:	0800a124 	.word	0x0800a124
 8009414:	0800a0e4 	.word	0x0800a0e4

08009418 <__ascii_wctomb>:
 8009418:	0003      	movs	r3, r0
 800941a:	1e08      	subs	r0, r1, #0
 800941c:	d005      	beq.n	800942a <__ascii_wctomb+0x12>
 800941e:	2aff      	cmp	r2, #255	; 0xff
 8009420:	d904      	bls.n	800942c <__ascii_wctomb+0x14>
 8009422:	228a      	movs	r2, #138	; 0x8a
 8009424:	2001      	movs	r0, #1
 8009426:	601a      	str	r2, [r3, #0]
 8009428:	4240      	negs	r0, r0
 800942a:	4770      	bx	lr
 800942c:	2001      	movs	r0, #1
 800942e:	700a      	strb	r2, [r1, #0]
 8009430:	e7fb      	b.n	800942a <__ascii_wctomb+0x12>
	...

08009434 <__swsetup_r>:
 8009434:	4b37      	ldr	r3, [pc, #220]	; (8009514 <__swsetup_r+0xe0>)
 8009436:	b570      	push	{r4, r5, r6, lr}
 8009438:	681d      	ldr	r5, [r3, #0]
 800943a:	0006      	movs	r6, r0
 800943c:	000c      	movs	r4, r1
 800943e:	2d00      	cmp	r5, #0
 8009440:	d005      	beq.n	800944e <__swsetup_r+0x1a>
 8009442:	69ab      	ldr	r3, [r5, #24]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d102      	bne.n	800944e <__swsetup_r+0x1a>
 8009448:	0028      	movs	r0, r5
 800944a:	f000 f9a1 	bl	8009790 <__sinit>
 800944e:	4b32      	ldr	r3, [pc, #200]	; (8009518 <__swsetup_r+0xe4>)
 8009450:	429c      	cmp	r4, r3
 8009452:	d10f      	bne.n	8009474 <__swsetup_r+0x40>
 8009454:	686c      	ldr	r4, [r5, #4]
 8009456:	230c      	movs	r3, #12
 8009458:	5ee2      	ldrsh	r2, [r4, r3]
 800945a:	b293      	uxth	r3, r2
 800945c:	0711      	lsls	r1, r2, #28
 800945e:	d42d      	bmi.n	80094bc <__swsetup_r+0x88>
 8009460:	06d9      	lsls	r1, r3, #27
 8009462:	d411      	bmi.n	8009488 <__swsetup_r+0x54>
 8009464:	2309      	movs	r3, #9
 8009466:	2001      	movs	r0, #1
 8009468:	6033      	str	r3, [r6, #0]
 800946a:	3337      	adds	r3, #55	; 0x37
 800946c:	4313      	orrs	r3, r2
 800946e:	81a3      	strh	r3, [r4, #12]
 8009470:	4240      	negs	r0, r0
 8009472:	bd70      	pop	{r4, r5, r6, pc}
 8009474:	4b29      	ldr	r3, [pc, #164]	; (800951c <__swsetup_r+0xe8>)
 8009476:	429c      	cmp	r4, r3
 8009478:	d101      	bne.n	800947e <__swsetup_r+0x4a>
 800947a:	68ac      	ldr	r4, [r5, #8]
 800947c:	e7eb      	b.n	8009456 <__swsetup_r+0x22>
 800947e:	4b28      	ldr	r3, [pc, #160]	; (8009520 <__swsetup_r+0xec>)
 8009480:	429c      	cmp	r4, r3
 8009482:	d1e8      	bne.n	8009456 <__swsetup_r+0x22>
 8009484:	68ec      	ldr	r4, [r5, #12]
 8009486:	e7e6      	b.n	8009456 <__swsetup_r+0x22>
 8009488:	075b      	lsls	r3, r3, #29
 800948a:	d513      	bpl.n	80094b4 <__swsetup_r+0x80>
 800948c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800948e:	2900      	cmp	r1, #0
 8009490:	d008      	beq.n	80094a4 <__swsetup_r+0x70>
 8009492:	0023      	movs	r3, r4
 8009494:	3344      	adds	r3, #68	; 0x44
 8009496:	4299      	cmp	r1, r3
 8009498:	d002      	beq.n	80094a0 <__swsetup_r+0x6c>
 800949a:	0030      	movs	r0, r6
 800949c:	f7ff fb1c 	bl	8008ad8 <_free_r>
 80094a0:	2300      	movs	r3, #0
 80094a2:	6363      	str	r3, [r4, #52]	; 0x34
 80094a4:	2224      	movs	r2, #36	; 0x24
 80094a6:	89a3      	ldrh	r3, [r4, #12]
 80094a8:	4393      	bics	r3, r2
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	2300      	movs	r3, #0
 80094ae:	6063      	str	r3, [r4, #4]
 80094b0:	6923      	ldr	r3, [r4, #16]
 80094b2:	6023      	str	r3, [r4, #0]
 80094b4:	2308      	movs	r3, #8
 80094b6:	89a2      	ldrh	r2, [r4, #12]
 80094b8:	4313      	orrs	r3, r2
 80094ba:	81a3      	strh	r3, [r4, #12]
 80094bc:	6923      	ldr	r3, [r4, #16]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10b      	bne.n	80094da <__swsetup_r+0xa6>
 80094c2:	21a0      	movs	r1, #160	; 0xa0
 80094c4:	2280      	movs	r2, #128	; 0x80
 80094c6:	89a3      	ldrh	r3, [r4, #12]
 80094c8:	0089      	lsls	r1, r1, #2
 80094ca:	0092      	lsls	r2, r2, #2
 80094cc:	400b      	ands	r3, r1
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d003      	beq.n	80094da <__swsetup_r+0xa6>
 80094d2:	0021      	movs	r1, r4
 80094d4:	0030      	movs	r0, r6
 80094d6:	f000 fa27 	bl	8009928 <__smakebuf_r>
 80094da:	220c      	movs	r2, #12
 80094dc:	5ea3      	ldrsh	r3, [r4, r2]
 80094de:	2001      	movs	r0, #1
 80094e0:	001a      	movs	r2, r3
 80094e2:	b299      	uxth	r1, r3
 80094e4:	4002      	ands	r2, r0
 80094e6:	4203      	tst	r3, r0
 80094e8:	d00f      	beq.n	800950a <__swsetup_r+0xd6>
 80094ea:	2200      	movs	r2, #0
 80094ec:	60a2      	str	r2, [r4, #8]
 80094ee:	6962      	ldr	r2, [r4, #20]
 80094f0:	4252      	negs	r2, r2
 80094f2:	61a2      	str	r2, [r4, #24]
 80094f4:	2000      	movs	r0, #0
 80094f6:	6922      	ldr	r2, [r4, #16]
 80094f8:	4282      	cmp	r2, r0
 80094fa:	d1ba      	bne.n	8009472 <__swsetup_r+0x3e>
 80094fc:	060a      	lsls	r2, r1, #24
 80094fe:	d5b8      	bpl.n	8009472 <__swsetup_r+0x3e>
 8009500:	2240      	movs	r2, #64	; 0x40
 8009502:	4313      	orrs	r3, r2
 8009504:	81a3      	strh	r3, [r4, #12]
 8009506:	3801      	subs	r0, #1
 8009508:	e7b3      	b.n	8009472 <__swsetup_r+0x3e>
 800950a:	0788      	lsls	r0, r1, #30
 800950c:	d400      	bmi.n	8009510 <__swsetup_r+0xdc>
 800950e:	6962      	ldr	r2, [r4, #20]
 8009510:	60a2      	str	r2, [r4, #8]
 8009512:	e7ef      	b.n	80094f4 <__swsetup_r+0xc0>
 8009514:	2000000c 	.word	0x2000000c
 8009518:	0800a104 	.word	0x0800a104
 800951c:	0800a124 	.word	0x0800a124
 8009520:	0800a0e4 	.word	0x0800a0e4

08009524 <abort>:
 8009524:	2006      	movs	r0, #6
 8009526:	b510      	push	{r4, lr}
 8009528:	f000 fa74 	bl	8009a14 <raise>
 800952c:	2001      	movs	r0, #1
 800952e:	f7fa f843 	bl	80035b8 <_exit>
	...

08009534 <__sflush_r>:
 8009534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009536:	898b      	ldrh	r3, [r1, #12]
 8009538:	0005      	movs	r5, r0
 800953a:	000c      	movs	r4, r1
 800953c:	071a      	lsls	r2, r3, #28
 800953e:	d45f      	bmi.n	8009600 <__sflush_r+0xcc>
 8009540:	684a      	ldr	r2, [r1, #4]
 8009542:	2a00      	cmp	r2, #0
 8009544:	dc04      	bgt.n	8009550 <__sflush_r+0x1c>
 8009546:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009548:	2a00      	cmp	r2, #0
 800954a:	dc01      	bgt.n	8009550 <__sflush_r+0x1c>
 800954c:	2000      	movs	r0, #0
 800954e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009550:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009552:	2f00      	cmp	r7, #0
 8009554:	d0fa      	beq.n	800954c <__sflush_r+0x18>
 8009556:	2200      	movs	r2, #0
 8009558:	2180      	movs	r1, #128	; 0x80
 800955a:	682e      	ldr	r6, [r5, #0]
 800955c:	602a      	str	r2, [r5, #0]
 800955e:	001a      	movs	r2, r3
 8009560:	0149      	lsls	r1, r1, #5
 8009562:	400a      	ands	r2, r1
 8009564:	420b      	tst	r3, r1
 8009566:	d034      	beq.n	80095d2 <__sflush_r+0x9e>
 8009568:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800956a:	89a3      	ldrh	r3, [r4, #12]
 800956c:	075b      	lsls	r3, r3, #29
 800956e:	d506      	bpl.n	800957e <__sflush_r+0x4a>
 8009570:	6863      	ldr	r3, [r4, #4]
 8009572:	1ac0      	subs	r0, r0, r3
 8009574:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <__sflush_r+0x4a>
 800957a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800957c:	1ac0      	subs	r0, r0, r3
 800957e:	0002      	movs	r2, r0
 8009580:	6a21      	ldr	r1, [r4, #32]
 8009582:	2300      	movs	r3, #0
 8009584:	0028      	movs	r0, r5
 8009586:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009588:	47b8      	blx	r7
 800958a:	89a1      	ldrh	r1, [r4, #12]
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d106      	bne.n	800959e <__sflush_r+0x6a>
 8009590:	682b      	ldr	r3, [r5, #0]
 8009592:	2b1d      	cmp	r3, #29
 8009594:	d831      	bhi.n	80095fa <__sflush_r+0xc6>
 8009596:	4a2c      	ldr	r2, [pc, #176]	; (8009648 <__sflush_r+0x114>)
 8009598:	40da      	lsrs	r2, r3
 800959a:	07d3      	lsls	r3, r2, #31
 800959c:	d52d      	bpl.n	80095fa <__sflush_r+0xc6>
 800959e:	2300      	movs	r3, #0
 80095a0:	6063      	str	r3, [r4, #4]
 80095a2:	6923      	ldr	r3, [r4, #16]
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	04cb      	lsls	r3, r1, #19
 80095a8:	d505      	bpl.n	80095b6 <__sflush_r+0x82>
 80095aa:	1c43      	adds	r3, r0, #1
 80095ac:	d102      	bne.n	80095b4 <__sflush_r+0x80>
 80095ae:	682b      	ldr	r3, [r5, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d100      	bne.n	80095b6 <__sflush_r+0x82>
 80095b4:	6560      	str	r0, [r4, #84]	; 0x54
 80095b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095b8:	602e      	str	r6, [r5, #0]
 80095ba:	2900      	cmp	r1, #0
 80095bc:	d0c6      	beq.n	800954c <__sflush_r+0x18>
 80095be:	0023      	movs	r3, r4
 80095c0:	3344      	adds	r3, #68	; 0x44
 80095c2:	4299      	cmp	r1, r3
 80095c4:	d002      	beq.n	80095cc <__sflush_r+0x98>
 80095c6:	0028      	movs	r0, r5
 80095c8:	f7ff fa86 	bl	8008ad8 <_free_r>
 80095cc:	2000      	movs	r0, #0
 80095ce:	6360      	str	r0, [r4, #52]	; 0x34
 80095d0:	e7bd      	b.n	800954e <__sflush_r+0x1a>
 80095d2:	2301      	movs	r3, #1
 80095d4:	0028      	movs	r0, r5
 80095d6:	6a21      	ldr	r1, [r4, #32]
 80095d8:	47b8      	blx	r7
 80095da:	1c43      	adds	r3, r0, #1
 80095dc:	d1c5      	bne.n	800956a <__sflush_r+0x36>
 80095de:	682b      	ldr	r3, [r5, #0]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0c2      	beq.n	800956a <__sflush_r+0x36>
 80095e4:	2b1d      	cmp	r3, #29
 80095e6:	d001      	beq.n	80095ec <__sflush_r+0xb8>
 80095e8:	2b16      	cmp	r3, #22
 80095ea:	d101      	bne.n	80095f0 <__sflush_r+0xbc>
 80095ec:	602e      	str	r6, [r5, #0]
 80095ee:	e7ad      	b.n	800954c <__sflush_r+0x18>
 80095f0:	2340      	movs	r3, #64	; 0x40
 80095f2:	89a2      	ldrh	r2, [r4, #12]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	81a3      	strh	r3, [r4, #12]
 80095f8:	e7a9      	b.n	800954e <__sflush_r+0x1a>
 80095fa:	2340      	movs	r3, #64	; 0x40
 80095fc:	430b      	orrs	r3, r1
 80095fe:	e7fa      	b.n	80095f6 <__sflush_r+0xc2>
 8009600:	690f      	ldr	r7, [r1, #16]
 8009602:	2f00      	cmp	r7, #0
 8009604:	d0a2      	beq.n	800954c <__sflush_r+0x18>
 8009606:	680a      	ldr	r2, [r1, #0]
 8009608:	600f      	str	r7, [r1, #0]
 800960a:	1bd2      	subs	r2, r2, r7
 800960c:	9201      	str	r2, [sp, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	079b      	lsls	r3, r3, #30
 8009612:	d100      	bne.n	8009616 <__sflush_r+0xe2>
 8009614:	694a      	ldr	r2, [r1, #20]
 8009616:	60a2      	str	r2, [r4, #8]
 8009618:	9b01      	ldr	r3, [sp, #4]
 800961a:	2b00      	cmp	r3, #0
 800961c:	dc00      	bgt.n	8009620 <__sflush_r+0xec>
 800961e:	e795      	b.n	800954c <__sflush_r+0x18>
 8009620:	003a      	movs	r2, r7
 8009622:	0028      	movs	r0, r5
 8009624:	9b01      	ldr	r3, [sp, #4]
 8009626:	6a21      	ldr	r1, [r4, #32]
 8009628:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800962a:	47b0      	blx	r6
 800962c:	2800      	cmp	r0, #0
 800962e:	dc06      	bgt.n	800963e <__sflush_r+0x10a>
 8009630:	2340      	movs	r3, #64	; 0x40
 8009632:	2001      	movs	r0, #1
 8009634:	89a2      	ldrh	r2, [r4, #12]
 8009636:	4240      	negs	r0, r0
 8009638:	4313      	orrs	r3, r2
 800963a:	81a3      	strh	r3, [r4, #12]
 800963c:	e787      	b.n	800954e <__sflush_r+0x1a>
 800963e:	9b01      	ldr	r3, [sp, #4]
 8009640:	183f      	adds	r7, r7, r0
 8009642:	1a1b      	subs	r3, r3, r0
 8009644:	9301      	str	r3, [sp, #4]
 8009646:	e7e7      	b.n	8009618 <__sflush_r+0xe4>
 8009648:	20400001 	.word	0x20400001

0800964c <_fflush_r>:
 800964c:	690b      	ldr	r3, [r1, #16]
 800964e:	b570      	push	{r4, r5, r6, lr}
 8009650:	0005      	movs	r5, r0
 8009652:	000c      	movs	r4, r1
 8009654:	2b00      	cmp	r3, #0
 8009656:	d102      	bne.n	800965e <_fflush_r+0x12>
 8009658:	2500      	movs	r5, #0
 800965a:	0028      	movs	r0, r5
 800965c:	bd70      	pop	{r4, r5, r6, pc}
 800965e:	2800      	cmp	r0, #0
 8009660:	d004      	beq.n	800966c <_fflush_r+0x20>
 8009662:	6983      	ldr	r3, [r0, #24]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d101      	bne.n	800966c <_fflush_r+0x20>
 8009668:	f000 f892 	bl	8009790 <__sinit>
 800966c:	4b14      	ldr	r3, [pc, #80]	; (80096c0 <_fflush_r+0x74>)
 800966e:	429c      	cmp	r4, r3
 8009670:	d11b      	bne.n	80096aa <_fflush_r+0x5e>
 8009672:	686c      	ldr	r4, [r5, #4]
 8009674:	220c      	movs	r2, #12
 8009676:	5ea3      	ldrsh	r3, [r4, r2]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d0ed      	beq.n	8009658 <_fflush_r+0xc>
 800967c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800967e:	07d2      	lsls	r2, r2, #31
 8009680:	d404      	bmi.n	800968c <_fflush_r+0x40>
 8009682:	059b      	lsls	r3, r3, #22
 8009684:	d402      	bmi.n	800968c <_fflush_r+0x40>
 8009686:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009688:	f000 f923 	bl	80098d2 <__retarget_lock_acquire_recursive>
 800968c:	0028      	movs	r0, r5
 800968e:	0021      	movs	r1, r4
 8009690:	f7ff ff50 	bl	8009534 <__sflush_r>
 8009694:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009696:	0005      	movs	r5, r0
 8009698:	07db      	lsls	r3, r3, #31
 800969a:	d4de      	bmi.n	800965a <_fflush_r+0xe>
 800969c:	89a3      	ldrh	r3, [r4, #12]
 800969e:	059b      	lsls	r3, r3, #22
 80096a0:	d4db      	bmi.n	800965a <_fflush_r+0xe>
 80096a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096a4:	f000 f916 	bl	80098d4 <__retarget_lock_release_recursive>
 80096a8:	e7d7      	b.n	800965a <_fflush_r+0xe>
 80096aa:	4b06      	ldr	r3, [pc, #24]	; (80096c4 <_fflush_r+0x78>)
 80096ac:	429c      	cmp	r4, r3
 80096ae:	d101      	bne.n	80096b4 <_fflush_r+0x68>
 80096b0:	68ac      	ldr	r4, [r5, #8]
 80096b2:	e7df      	b.n	8009674 <_fflush_r+0x28>
 80096b4:	4b04      	ldr	r3, [pc, #16]	; (80096c8 <_fflush_r+0x7c>)
 80096b6:	429c      	cmp	r4, r3
 80096b8:	d1dc      	bne.n	8009674 <_fflush_r+0x28>
 80096ba:	68ec      	ldr	r4, [r5, #12]
 80096bc:	e7da      	b.n	8009674 <_fflush_r+0x28>
 80096be:	46c0      	nop			; (mov r8, r8)
 80096c0:	0800a104 	.word	0x0800a104
 80096c4:	0800a124 	.word	0x0800a124
 80096c8:	0800a0e4 	.word	0x0800a0e4

080096cc <std>:
 80096cc:	2300      	movs	r3, #0
 80096ce:	b510      	push	{r4, lr}
 80096d0:	0004      	movs	r4, r0
 80096d2:	6003      	str	r3, [r0, #0]
 80096d4:	6043      	str	r3, [r0, #4]
 80096d6:	6083      	str	r3, [r0, #8]
 80096d8:	8181      	strh	r1, [r0, #12]
 80096da:	6643      	str	r3, [r0, #100]	; 0x64
 80096dc:	0019      	movs	r1, r3
 80096de:	81c2      	strh	r2, [r0, #14]
 80096e0:	6103      	str	r3, [r0, #16]
 80096e2:	6143      	str	r3, [r0, #20]
 80096e4:	6183      	str	r3, [r0, #24]
 80096e6:	2208      	movs	r2, #8
 80096e8:	305c      	adds	r0, #92	; 0x5c
 80096ea:	f7fd facf 	bl	8006c8c <memset>
 80096ee:	4b05      	ldr	r3, [pc, #20]	; (8009704 <std+0x38>)
 80096f0:	6224      	str	r4, [r4, #32]
 80096f2:	6263      	str	r3, [r4, #36]	; 0x24
 80096f4:	4b04      	ldr	r3, [pc, #16]	; (8009708 <std+0x3c>)
 80096f6:	62a3      	str	r3, [r4, #40]	; 0x28
 80096f8:	4b04      	ldr	r3, [pc, #16]	; (800970c <std+0x40>)
 80096fa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096fc:	4b04      	ldr	r3, [pc, #16]	; (8009710 <std+0x44>)
 80096fe:	6323      	str	r3, [r4, #48]	; 0x30
 8009700:	bd10      	pop	{r4, pc}
 8009702:	46c0      	nop			; (mov r8, r8)
 8009704:	08009a55 	.word	0x08009a55
 8009708:	08009a7d 	.word	0x08009a7d
 800970c:	08009ab5 	.word	0x08009ab5
 8009710:	08009ae1 	.word	0x08009ae1

08009714 <_cleanup_r>:
 8009714:	b510      	push	{r4, lr}
 8009716:	4902      	ldr	r1, [pc, #8]	; (8009720 <_cleanup_r+0xc>)
 8009718:	f000 f8ba 	bl	8009890 <_fwalk_reent>
 800971c:	bd10      	pop	{r4, pc}
 800971e:	46c0      	nop			; (mov r8, r8)
 8009720:	0800964d 	.word	0x0800964d

08009724 <__sfmoreglue>:
 8009724:	b570      	push	{r4, r5, r6, lr}
 8009726:	2568      	movs	r5, #104	; 0x68
 8009728:	1e4a      	subs	r2, r1, #1
 800972a:	4355      	muls	r5, r2
 800972c:	000e      	movs	r6, r1
 800972e:	0029      	movs	r1, r5
 8009730:	3174      	adds	r1, #116	; 0x74
 8009732:	f7ff fa3d 	bl	8008bb0 <_malloc_r>
 8009736:	1e04      	subs	r4, r0, #0
 8009738:	d008      	beq.n	800974c <__sfmoreglue+0x28>
 800973a:	2100      	movs	r1, #0
 800973c:	002a      	movs	r2, r5
 800973e:	6001      	str	r1, [r0, #0]
 8009740:	6046      	str	r6, [r0, #4]
 8009742:	300c      	adds	r0, #12
 8009744:	60a0      	str	r0, [r4, #8]
 8009746:	3268      	adds	r2, #104	; 0x68
 8009748:	f7fd faa0 	bl	8006c8c <memset>
 800974c:	0020      	movs	r0, r4
 800974e:	bd70      	pop	{r4, r5, r6, pc}

08009750 <__sfp_lock_acquire>:
 8009750:	b510      	push	{r4, lr}
 8009752:	4802      	ldr	r0, [pc, #8]	; (800975c <__sfp_lock_acquire+0xc>)
 8009754:	f000 f8bd 	bl	80098d2 <__retarget_lock_acquire_recursive>
 8009758:	bd10      	pop	{r4, pc}
 800975a:	46c0      	nop			; (mov r8, r8)
 800975c:	20000531 	.word	0x20000531

08009760 <__sfp_lock_release>:
 8009760:	b510      	push	{r4, lr}
 8009762:	4802      	ldr	r0, [pc, #8]	; (800976c <__sfp_lock_release+0xc>)
 8009764:	f000 f8b6 	bl	80098d4 <__retarget_lock_release_recursive>
 8009768:	bd10      	pop	{r4, pc}
 800976a:	46c0      	nop			; (mov r8, r8)
 800976c:	20000531 	.word	0x20000531

08009770 <__sinit_lock_acquire>:
 8009770:	b510      	push	{r4, lr}
 8009772:	4802      	ldr	r0, [pc, #8]	; (800977c <__sinit_lock_acquire+0xc>)
 8009774:	f000 f8ad 	bl	80098d2 <__retarget_lock_acquire_recursive>
 8009778:	bd10      	pop	{r4, pc}
 800977a:	46c0      	nop			; (mov r8, r8)
 800977c:	20000532 	.word	0x20000532

08009780 <__sinit_lock_release>:
 8009780:	b510      	push	{r4, lr}
 8009782:	4802      	ldr	r0, [pc, #8]	; (800978c <__sinit_lock_release+0xc>)
 8009784:	f000 f8a6 	bl	80098d4 <__retarget_lock_release_recursive>
 8009788:	bd10      	pop	{r4, pc}
 800978a:	46c0      	nop			; (mov r8, r8)
 800978c:	20000532 	.word	0x20000532

08009790 <__sinit>:
 8009790:	b513      	push	{r0, r1, r4, lr}
 8009792:	0004      	movs	r4, r0
 8009794:	f7ff ffec 	bl	8009770 <__sinit_lock_acquire>
 8009798:	69a3      	ldr	r3, [r4, #24]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d002      	beq.n	80097a4 <__sinit+0x14>
 800979e:	f7ff ffef 	bl	8009780 <__sinit_lock_release>
 80097a2:	bd13      	pop	{r0, r1, r4, pc}
 80097a4:	64a3      	str	r3, [r4, #72]	; 0x48
 80097a6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80097a8:	6523      	str	r3, [r4, #80]	; 0x50
 80097aa:	4b13      	ldr	r3, [pc, #76]	; (80097f8 <__sinit+0x68>)
 80097ac:	4a13      	ldr	r2, [pc, #76]	; (80097fc <__sinit+0x6c>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	62a2      	str	r2, [r4, #40]	; 0x28
 80097b2:	9301      	str	r3, [sp, #4]
 80097b4:	42a3      	cmp	r3, r4
 80097b6:	d101      	bne.n	80097bc <__sinit+0x2c>
 80097b8:	2301      	movs	r3, #1
 80097ba:	61a3      	str	r3, [r4, #24]
 80097bc:	0020      	movs	r0, r4
 80097be:	f000 f81f 	bl	8009800 <__sfp>
 80097c2:	6060      	str	r0, [r4, #4]
 80097c4:	0020      	movs	r0, r4
 80097c6:	f000 f81b 	bl	8009800 <__sfp>
 80097ca:	60a0      	str	r0, [r4, #8]
 80097cc:	0020      	movs	r0, r4
 80097ce:	f000 f817 	bl	8009800 <__sfp>
 80097d2:	2200      	movs	r2, #0
 80097d4:	2104      	movs	r1, #4
 80097d6:	60e0      	str	r0, [r4, #12]
 80097d8:	6860      	ldr	r0, [r4, #4]
 80097da:	f7ff ff77 	bl	80096cc <std>
 80097de:	2201      	movs	r2, #1
 80097e0:	2109      	movs	r1, #9
 80097e2:	68a0      	ldr	r0, [r4, #8]
 80097e4:	f7ff ff72 	bl	80096cc <std>
 80097e8:	2202      	movs	r2, #2
 80097ea:	2112      	movs	r1, #18
 80097ec:	68e0      	ldr	r0, [r4, #12]
 80097ee:	f7ff ff6d 	bl	80096cc <std>
 80097f2:	2301      	movs	r3, #1
 80097f4:	61a3      	str	r3, [r4, #24]
 80097f6:	e7d2      	b.n	800979e <__sinit+0xe>
 80097f8:	08009d6c 	.word	0x08009d6c
 80097fc:	08009715 	.word	0x08009715

08009800 <__sfp>:
 8009800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009802:	0007      	movs	r7, r0
 8009804:	f7ff ffa4 	bl	8009750 <__sfp_lock_acquire>
 8009808:	4b1f      	ldr	r3, [pc, #124]	; (8009888 <__sfp+0x88>)
 800980a:	681e      	ldr	r6, [r3, #0]
 800980c:	69b3      	ldr	r3, [r6, #24]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d102      	bne.n	8009818 <__sfp+0x18>
 8009812:	0030      	movs	r0, r6
 8009814:	f7ff ffbc 	bl	8009790 <__sinit>
 8009818:	3648      	adds	r6, #72	; 0x48
 800981a:	68b4      	ldr	r4, [r6, #8]
 800981c:	6873      	ldr	r3, [r6, #4]
 800981e:	3b01      	subs	r3, #1
 8009820:	d504      	bpl.n	800982c <__sfp+0x2c>
 8009822:	6833      	ldr	r3, [r6, #0]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d022      	beq.n	800986e <__sfp+0x6e>
 8009828:	6836      	ldr	r6, [r6, #0]
 800982a:	e7f6      	b.n	800981a <__sfp+0x1a>
 800982c:	220c      	movs	r2, #12
 800982e:	5ea5      	ldrsh	r5, [r4, r2]
 8009830:	2d00      	cmp	r5, #0
 8009832:	d11a      	bne.n	800986a <__sfp+0x6a>
 8009834:	0020      	movs	r0, r4
 8009836:	4b15      	ldr	r3, [pc, #84]	; (800988c <__sfp+0x8c>)
 8009838:	3058      	adds	r0, #88	; 0x58
 800983a:	60e3      	str	r3, [r4, #12]
 800983c:	6665      	str	r5, [r4, #100]	; 0x64
 800983e:	f000 f847 	bl	80098d0 <__retarget_lock_init_recursive>
 8009842:	f7ff ff8d 	bl	8009760 <__sfp_lock_release>
 8009846:	0020      	movs	r0, r4
 8009848:	2208      	movs	r2, #8
 800984a:	0029      	movs	r1, r5
 800984c:	6025      	str	r5, [r4, #0]
 800984e:	60a5      	str	r5, [r4, #8]
 8009850:	6065      	str	r5, [r4, #4]
 8009852:	6125      	str	r5, [r4, #16]
 8009854:	6165      	str	r5, [r4, #20]
 8009856:	61a5      	str	r5, [r4, #24]
 8009858:	305c      	adds	r0, #92	; 0x5c
 800985a:	f7fd fa17 	bl	8006c8c <memset>
 800985e:	6365      	str	r5, [r4, #52]	; 0x34
 8009860:	63a5      	str	r5, [r4, #56]	; 0x38
 8009862:	64a5      	str	r5, [r4, #72]	; 0x48
 8009864:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009866:	0020      	movs	r0, r4
 8009868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800986a:	3468      	adds	r4, #104	; 0x68
 800986c:	e7d7      	b.n	800981e <__sfp+0x1e>
 800986e:	2104      	movs	r1, #4
 8009870:	0038      	movs	r0, r7
 8009872:	f7ff ff57 	bl	8009724 <__sfmoreglue>
 8009876:	1e04      	subs	r4, r0, #0
 8009878:	6030      	str	r0, [r6, #0]
 800987a:	d1d5      	bne.n	8009828 <__sfp+0x28>
 800987c:	f7ff ff70 	bl	8009760 <__sfp_lock_release>
 8009880:	230c      	movs	r3, #12
 8009882:	603b      	str	r3, [r7, #0]
 8009884:	e7ef      	b.n	8009866 <__sfp+0x66>
 8009886:	46c0      	nop			; (mov r8, r8)
 8009888:	08009d6c 	.word	0x08009d6c
 800988c:	ffff0001 	.word	0xffff0001

08009890 <_fwalk_reent>:
 8009890:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009892:	0004      	movs	r4, r0
 8009894:	0006      	movs	r6, r0
 8009896:	2700      	movs	r7, #0
 8009898:	9101      	str	r1, [sp, #4]
 800989a:	3448      	adds	r4, #72	; 0x48
 800989c:	6863      	ldr	r3, [r4, #4]
 800989e:	68a5      	ldr	r5, [r4, #8]
 80098a0:	9300      	str	r3, [sp, #0]
 80098a2:	9b00      	ldr	r3, [sp, #0]
 80098a4:	3b01      	subs	r3, #1
 80098a6:	9300      	str	r3, [sp, #0]
 80098a8:	d504      	bpl.n	80098b4 <_fwalk_reent+0x24>
 80098aa:	6824      	ldr	r4, [r4, #0]
 80098ac:	2c00      	cmp	r4, #0
 80098ae:	d1f5      	bne.n	800989c <_fwalk_reent+0xc>
 80098b0:	0038      	movs	r0, r7
 80098b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80098b4:	89ab      	ldrh	r3, [r5, #12]
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	d908      	bls.n	80098cc <_fwalk_reent+0x3c>
 80098ba:	220e      	movs	r2, #14
 80098bc:	5eab      	ldrsh	r3, [r5, r2]
 80098be:	3301      	adds	r3, #1
 80098c0:	d004      	beq.n	80098cc <_fwalk_reent+0x3c>
 80098c2:	0029      	movs	r1, r5
 80098c4:	0030      	movs	r0, r6
 80098c6:	9b01      	ldr	r3, [sp, #4]
 80098c8:	4798      	blx	r3
 80098ca:	4307      	orrs	r7, r0
 80098cc:	3568      	adds	r5, #104	; 0x68
 80098ce:	e7e8      	b.n	80098a2 <_fwalk_reent+0x12>

080098d0 <__retarget_lock_init_recursive>:
 80098d0:	4770      	bx	lr

080098d2 <__retarget_lock_acquire_recursive>:
 80098d2:	4770      	bx	lr

080098d4 <__retarget_lock_release_recursive>:
 80098d4:	4770      	bx	lr
	...

080098d8 <__swhatbuf_r>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	000e      	movs	r6, r1
 80098dc:	001d      	movs	r5, r3
 80098de:	230e      	movs	r3, #14
 80098e0:	5ec9      	ldrsh	r1, [r1, r3]
 80098e2:	0014      	movs	r4, r2
 80098e4:	b096      	sub	sp, #88	; 0x58
 80098e6:	2900      	cmp	r1, #0
 80098e8:	da08      	bge.n	80098fc <__swhatbuf_r+0x24>
 80098ea:	220c      	movs	r2, #12
 80098ec:	5eb3      	ldrsh	r3, [r6, r2]
 80098ee:	2200      	movs	r2, #0
 80098f0:	602a      	str	r2, [r5, #0]
 80098f2:	061b      	lsls	r3, r3, #24
 80098f4:	d411      	bmi.n	800991a <__swhatbuf_r+0x42>
 80098f6:	2380      	movs	r3, #128	; 0x80
 80098f8:	00db      	lsls	r3, r3, #3
 80098fa:	e00f      	b.n	800991c <__swhatbuf_r+0x44>
 80098fc:	466a      	mov	r2, sp
 80098fe:	f000 f91b 	bl	8009b38 <_fstat_r>
 8009902:	2800      	cmp	r0, #0
 8009904:	dbf1      	blt.n	80098ea <__swhatbuf_r+0x12>
 8009906:	23f0      	movs	r3, #240	; 0xf0
 8009908:	9901      	ldr	r1, [sp, #4]
 800990a:	021b      	lsls	r3, r3, #8
 800990c:	4019      	ands	r1, r3
 800990e:	4b05      	ldr	r3, [pc, #20]	; (8009924 <__swhatbuf_r+0x4c>)
 8009910:	18c9      	adds	r1, r1, r3
 8009912:	424b      	negs	r3, r1
 8009914:	4159      	adcs	r1, r3
 8009916:	6029      	str	r1, [r5, #0]
 8009918:	e7ed      	b.n	80098f6 <__swhatbuf_r+0x1e>
 800991a:	2340      	movs	r3, #64	; 0x40
 800991c:	2000      	movs	r0, #0
 800991e:	6023      	str	r3, [r4, #0]
 8009920:	b016      	add	sp, #88	; 0x58
 8009922:	bd70      	pop	{r4, r5, r6, pc}
 8009924:	ffffe000 	.word	0xffffe000

08009928 <__smakebuf_r>:
 8009928:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800992a:	2602      	movs	r6, #2
 800992c:	898b      	ldrh	r3, [r1, #12]
 800992e:	0005      	movs	r5, r0
 8009930:	000c      	movs	r4, r1
 8009932:	4233      	tst	r3, r6
 8009934:	d006      	beq.n	8009944 <__smakebuf_r+0x1c>
 8009936:	0023      	movs	r3, r4
 8009938:	3347      	adds	r3, #71	; 0x47
 800993a:	6023      	str	r3, [r4, #0]
 800993c:	6123      	str	r3, [r4, #16]
 800993e:	2301      	movs	r3, #1
 8009940:	6163      	str	r3, [r4, #20]
 8009942:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009944:	466a      	mov	r2, sp
 8009946:	ab01      	add	r3, sp, #4
 8009948:	f7ff ffc6 	bl	80098d8 <__swhatbuf_r>
 800994c:	9900      	ldr	r1, [sp, #0]
 800994e:	0007      	movs	r7, r0
 8009950:	0028      	movs	r0, r5
 8009952:	f7ff f92d 	bl	8008bb0 <_malloc_r>
 8009956:	2800      	cmp	r0, #0
 8009958:	d108      	bne.n	800996c <__smakebuf_r+0x44>
 800995a:	220c      	movs	r2, #12
 800995c:	5ea3      	ldrsh	r3, [r4, r2]
 800995e:	059a      	lsls	r2, r3, #22
 8009960:	d4ef      	bmi.n	8009942 <__smakebuf_r+0x1a>
 8009962:	2203      	movs	r2, #3
 8009964:	4393      	bics	r3, r2
 8009966:	431e      	orrs	r6, r3
 8009968:	81a6      	strh	r6, [r4, #12]
 800996a:	e7e4      	b.n	8009936 <__smakebuf_r+0xe>
 800996c:	4b0f      	ldr	r3, [pc, #60]	; (80099ac <__smakebuf_r+0x84>)
 800996e:	62ab      	str	r3, [r5, #40]	; 0x28
 8009970:	2380      	movs	r3, #128	; 0x80
 8009972:	89a2      	ldrh	r2, [r4, #12]
 8009974:	6020      	str	r0, [r4, #0]
 8009976:	4313      	orrs	r3, r2
 8009978:	81a3      	strh	r3, [r4, #12]
 800997a:	9b00      	ldr	r3, [sp, #0]
 800997c:	6120      	str	r0, [r4, #16]
 800997e:	6163      	str	r3, [r4, #20]
 8009980:	9b01      	ldr	r3, [sp, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d00d      	beq.n	80099a2 <__smakebuf_r+0x7a>
 8009986:	0028      	movs	r0, r5
 8009988:	230e      	movs	r3, #14
 800998a:	5ee1      	ldrsh	r1, [r4, r3]
 800998c:	f000 f8e6 	bl	8009b5c <_isatty_r>
 8009990:	2800      	cmp	r0, #0
 8009992:	d006      	beq.n	80099a2 <__smakebuf_r+0x7a>
 8009994:	2203      	movs	r2, #3
 8009996:	89a3      	ldrh	r3, [r4, #12]
 8009998:	4393      	bics	r3, r2
 800999a:	001a      	movs	r2, r3
 800999c:	2301      	movs	r3, #1
 800999e:	4313      	orrs	r3, r2
 80099a0:	81a3      	strh	r3, [r4, #12]
 80099a2:	89a0      	ldrh	r0, [r4, #12]
 80099a4:	4307      	orrs	r7, r0
 80099a6:	81a7      	strh	r7, [r4, #12]
 80099a8:	e7cb      	b.n	8009942 <__smakebuf_r+0x1a>
 80099aa:	46c0      	nop			; (mov r8, r8)
 80099ac:	08009715 	.word	0x08009715

080099b0 <_malloc_usable_size_r>:
 80099b0:	1f0b      	subs	r3, r1, #4
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	1f18      	subs	r0, r3, #4
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	da01      	bge.n	80099be <_malloc_usable_size_r+0xe>
 80099ba:	580b      	ldr	r3, [r1, r0]
 80099bc:	18c0      	adds	r0, r0, r3
 80099be:	4770      	bx	lr

080099c0 <_raise_r>:
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	0004      	movs	r4, r0
 80099c4:	000d      	movs	r5, r1
 80099c6:	291f      	cmp	r1, #31
 80099c8:	d904      	bls.n	80099d4 <_raise_r+0x14>
 80099ca:	2316      	movs	r3, #22
 80099cc:	6003      	str	r3, [r0, #0]
 80099ce:	2001      	movs	r0, #1
 80099d0:	4240      	negs	r0, r0
 80099d2:	bd70      	pop	{r4, r5, r6, pc}
 80099d4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d004      	beq.n	80099e4 <_raise_r+0x24>
 80099da:	008a      	lsls	r2, r1, #2
 80099dc:	189b      	adds	r3, r3, r2
 80099de:	681a      	ldr	r2, [r3, #0]
 80099e0:	2a00      	cmp	r2, #0
 80099e2:	d108      	bne.n	80099f6 <_raise_r+0x36>
 80099e4:	0020      	movs	r0, r4
 80099e6:	f000 f831 	bl	8009a4c <_getpid_r>
 80099ea:	002a      	movs	r2, r5
 80099ec:	0001      	movs	r1, r0
 80099ee:	0020      	movs	r0, r4
 80099f0:	f000 f81a 	bl	8009a28 <_kill_r>
 80099f4:	e7ed      	b.n	80099d2 <_raise_r+0x12>
 80099f6:	2000      	movs	r0, #0
 80099f8:	2a01      	cmp	r2, #1
 80099fa:	d0ea      	beq.n	80099d2 <_raise_r+0x12>
 80099fc:	1c51      	adds	r1, r2, #1
 80099fe:	d103      	bne.n	8009a08 <_raise_r+0x48>
 8009a00:	2316      	movs	r3, #22
 8009a02:	3001      	adds	r0, #1
 8009a04:	6023      	str	r3, [r4, #0]
 8009a06:	e7e4      	b.n	80099d2 <_raise_r+0x12>
 8009a08:	2400      	movs	r4, #0
 8009a0a:	0028      	movs	r0, r5
 8009a0c:	601c      	str	r4, [r3, #0]
 8009a0e:	4790      	blx	r2
 8009a10:	0020      	movs	r0, r4
 8009a12:	e7de      	b.n	80099d2 <_raise_r+0x12>

08009a14 <raise>:
 8009a14:	b510      	push	{r4, lr}
 8009a16:	4b03      	ldr	r3, [pc, #12]	; (8009a24 <raise+0x10>)
 8009a18:	0001      	movs	r1, r0
 8009a1a:	6818      	ldr	r0, [r3, #0]
 8009a1c:	f7ff ffd0 	bl	80099c0 <_raise_r>
 8009a20:	bd10      	pop	{r4, pc}
 8009a22:	46c0      	nop			; (mov r8, r8)
 8009a24:	2000000c 	.word	0x2000000c

08009a28 <_kill_r>:
 8009a28:	2300      	movs	r3, #0
 8009a2a:	b570      	push	{r4, r5, r6, lr}
 8009a2c:	4d06      	ldr	r5, [pc, #24]	; (8009a48 <_kill_r+0x20>)
 8009a2e:	0004      	movs	r4, r0
 8009a30:	0008      	movs	r0, r1
 8009a32:	0011      	movs	r1, r2
 8009a34:	602b      	str	r3, [r5, #0]
 8009a36:	f7f9 fdaf 	bl	8003598 <_kill>
 8009a3a:	1c43      	adds	r3, r0, #1
 8009a3c:	d103      	bne.n	8009a46 <_kill_r+0x1e>
 8009a3e:	682b      	ldr	r3, [r5, #0]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d000      	beq.n	8009a46 <_kill_r+0x1e>
 8009a44:	6023      	str	r3, [r4, #0]
 8009a46:	bd70      	pop	{r4, r5, r6, pc}
 8009a48:	2000052c 	.word	0x2000052c

08009a4c <_getpid_r>:
 8009a4c:	b510      	push	{r4, lr}
 8009a4e:	f7f9 fd9d 	bl	800358c <_getpid>
 8009a52:	bd10      	pop	{r4, pc}

08009a54 <__sread>:
 8009a54:	b570      	push	{r4, r5, r6, lr}
 8009a56:	000c      	movs	r4, r1
 8009a58:	250e      	movs	r5, #14
 8009a5a:	5f49      	ldrsh	r1, [r1, r5]
 8009a5c:	f000 f8a4 	bl	8009ba8 <_read_r>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	db03      	blt.n	8009a6c <__sread+0x18>
 8009a64:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009a66:	181b      	adds	r3, r3, r0
 8009a68:	6563      	str	r3, [r4, #84]	; 0x54
 8009a6a:	bd70      	pop	{r4, r5, r6, pc}
 8009a6c:	89a3      	ldrh	r3, [r4, #12]
 8009a6e:	4a02      	ldr	r2, [pc, #8]	; (8009a78 <__sread+0x24>)
 8009a70:	4013      	ands	r3, r2
 8009a72:	81a3      	strh	r3, [r4, #12]
 8009a74:	e7f9      	b.n	8009a6a <__sread+0x16>
 8009a76:	46c0      	nop			; (mov r8, r8)
 8009a78:	ffffefff 	.word	0xffffefff

08009a7c <__swrite>:
 8009a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7e:	001f      	movs	r7, r3
 8009a80:	898b      	ldrh	r3, [r1, #12]
 8009a82:	0005      	movs	r5, r0
 8009a84:	000c      	movs	r4, r1
 8009a86:	0016      	movs	r6, r2
 8009a88:	05db      	lsls	r3, r3, #23
 8009a8a:	d505      	bpl.n	8009a98 <__swrite+0x1c>
 8009a8c:	230e      	movs	r3, #14
 8009a8e:	5ec9      	ldrsh	r1, [r1, r3]
 8009a90:	2200      	movs	r2, #0
 8009a92:	2302      	movs	r3, #2
 8009a94:	f000 f874 	bl	8009b80 <_lseek_r>
 8009a98:	89a3      	ldrh	r3, [r4, #12]
 8009a9a:	4a05      	ldr	r2, [pc, #20]	; (8009ab0 <__swrite+0x34>)
 8009a9c:	0028      	movs	r0, r5
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	81a3      	strh	r3, [r4, #12]
 8009aa2:	0032      	movs	r2, r6
 8009aa4:	230e      	movs	r3, #14
 8009aa6:	5ee1      	ldrsh	r1, [r4, r3]
 8009aa8:	003b      	movs	r3, r7
 8009aaa:	f000 f81f 	bl	8009aec <_write_r>
 8009aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ab0:	ffffefff 	.word	0xffffefff

08009ab4 <__sseek>:
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	000c      	movs	r4, r1
 8009ab8:	250e      	movs	r5, #14
 8009aba:	5f49      	ldrsh	r1, [r1, r5]
 8009abc:	f000 f860 	bl	8009b80 <_lseek_r>
 8009ac0:	89a3      	ldrh	r3, [r4, #12]
 8009ac2:	1c42      	adds	r2, r0, #1
 8009ac4:	d103      	bne.n	8009ace <__sseek+0x1a>
 8009ac6:	4a05      	ldr	r2, [pc, #20]	; (8009adc <__sseek+0x28>)
 8009ac8:	4013      	ands	r3, r2
 8009aca:	81a3      	strh	r3, [r4, #12]
 8009acc:	bd70      	pop	{r4, r5, r6, pc}
 8009ace:	2280      	movs	r2, #128	; 0x80
 8009ad0:	0152      	lsls	r2, r2, #5
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	81a3      	strh	r3, [r4, #12]
 8009ad6:	6560      	str	r0, [r4, #84]	; 0x54
 8009ad8:	e7f8      	b.n	8009acc <__sseek+0x18>
 8009ada:	46c0      	nop			; (mov r8, r8)
 8009adc:	ffffefff 	.word	0xffffefff

08009ae0 <__sclose>:
 8009ae0:	b510      	push	{r4, lr}
 8009ae2:	230e      	movs	r3, #14
 8009ae4:	5ec9      	ldrsh	r1, [r1, r3]
 8009ae6:	f000 f815 	bl	8009b14 <_close_r>
 8009aea:	bd10      	pop	{r4, pc}

08009aec <_write_r>:
 8009aec:	b570      	push	{r4, r5, r6, lr}
 8009aee:	0004      	movs	r4, r0
 8009af0:	0008      	movs	r0, r1
 8009af2:	0011      	movs	r1, r2
 8009af4:	001a      	movs	r2, r3
 8009af6:	2300      	movs	r3, #0
 8009af8:	4d05      	ldr	r5, [pc, #20]	; (8009b10 <_write_r+0x24>)
 8009afa:	602b      	str	r3, [r5, #0]
 8009afc:	f7f9 fd85 	bl	800360a <_write>
 8009b00:	1c43      	adds	r3, r0, #1
 8009b02:	d103      	bne.n	8009b0c <_write_r+0x20>
 8009b04:	682b      	ldr	r3, [r5, #0]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d000      	beq.n	8009b0c <_write_r+0x20>
 8009b0a:	6023      	str	r3, [r4, #0]
 8009b0c:	bd70      	pop	{r4, r5, r6, pc}
 8009b0e:	46c0      	nop			; (mov r8, r8)
 8009b10:	2000052c 	.word	0x2000052c

08009b14 <_close_r>:
 8009b14:	2300      	movs	r3, #0
 8009b16:	b570      	push	{r4, r5, r6, lr}
 8009b18:	4d06      	ldr	r5, [pc, #24]	; (8009b34 <_close_r+0x20>)
 8009b1a:	0004      	movs	r4, r0
 8009b1c:	0008      	movs	r0, r1
 8009b1e:	602b      	str	r3, [r5, #0]
 8009b20:	f7f9 fd8f 	bl	8003642 <_close>
 8009b24:	1c43      	adds	r3, r0, #1
 8009b26:	d103      	bne.n	8009b30 <_close_r+0x1c>
 8009b28:	682b      	ldr	r3, [r5, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d000      	beq.n	8009b30 <_close_r+0x1c>
 8009b2e:	6023      	str	r3, [r4, #0]
 8009b30:	bd70      	pop	{r4, r5, r6, pc}
 8009b32:	46c0      	nop			; (mov r8, r8)
 8009b34:	2000052c 	.word	0x2000052c

08009b38 <_fstat_r>:
 8009b38:	2300      	movs	r3, #0
 8009b3a:	b570      	push	{r4, r5, r6, lr}
 8009b3c:	4d06      	ldr	r5, [pc, #24]	; (8009b58 <_fstat_r+0x20>)
 8009b3e:	0004      	movs	r4, r0
 8009b40:	0008      	movs	r0, r1
 8009b42:	0011      	movs	r1, r2
 8009b44:	602b      	str	r3, [r5, #0]
 8009b46:	f7f9 fd86 	bl	8003656 <_fstat>
 8009b4a:	1c43      	adds	r3, r0, #1
 8009b4c:	d103      	bne.n	8009b56 <_fstat_r+0x1e>
 8009b4e:	682b      	ldr	r3, [r5, #0]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d000      	beq.n	8009b56 <_fstat_r+0x1e>
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	bd70      	pop	{r4, r5, r6, pc}
 8009b58:	2000052c 	.word	0x2000052c

08009b5c <_isatty_r>:
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	b570      	push	{r4, r5, r6, lr}
 8009b60:	4d06      	ldr	r5, [pc, #24]	; (8009b7c <_isatty_r+0x20>)
 8009b62:	0004      	movs	r4, r0
 8009b64:	0008      	movs	r0, r1
 8009b66:	602b      	str	r3, [r5, #0]
 8009b68:	f7f9 fd83 	bl	8003672 <_isatty>
 8009b6c:	1c43      	adds	r3, r0, #1
 8009b6e:	d103      	bne.n	8009b78 <_isatty_r+0x1c>
 8009b70:	682b      	ldr	r3, [r5, #0]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d000      	beq.n	8009b78 <_isatty_r+0x1c>
 8009b76:	6023      	str	r3, [r4, #0]
 8009b78:	bd70      	pop	{r4, r5, r6, pc}
 8009b7a:	46c0      	nop			; (mov r8, r8)
 8009b7c:	2000052c 	.word	0x2000052c

08009b80 <_lseek_r>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	0004      	movs	r4, r0
 8009b84:	0008      	movs	r0, r1
 8009b86:	0011      	movs	r1, r2
 8009b88:	001a      	movs	r2, r3
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	4d05      	ldr	r5, [pc, #20]	; (8009ba4 <_lseek_r+0x24>)
 8009b8e:	602b      	str	r3, [r5, #0]
 8009b90:	f7f9 fd78 	bl	8003684 <_lseek>
 8009b94:	1c43      	adds	r3, r0, #1
 8009b96:	d103      	bne.n	8009ba0 <_lseek_r+0x20>
 8009b98:	682b      	ldr	r3, [r5, #0]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d000      	beq.n	8009ba0 <_lseek_r+0x20>
 8009b9e:	6023      	str	r3, [r4, #0]
 8009ba0:	bd70      	pop	{r4, r5, r6, pc}
 8009ba2:	46c0      	nop			; (mov r8, r8)
 8009ba4:	2000052c 	.word	0x2000052c

08009ba8 <_read_r>:
 8009ba8:	b570      	push	{r4, r5, r6, lr}
 8009baa:	0004      	movs	r4, r0
 8009bac:	0008      	movs	r0, r1
 8009bae:	0011      	movs	r1, r2
 8009bb0:	001a      	movs	r2, r3
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	4d05      	ldr	r5, [pc, #20]	; (8009bcc <_read_r+0x24>)
 8009bb6:	602b      	str	r3, [r5, #0]
 8009bb8:	f7f9 fd0a 	bl	80035d0 <_read>
 8009bbc:	1c43      	adds	r3, r0, #1
 8009bbe:	d103      	bne.n	8009bc8 <_read_r+0x20>
 8009bc0:	682b      	ldr	r3, [r5, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d000      	beq.n	8009bc8 <_read_r+0x20>
 8009bc6:	6023      	str	r3, [r4, #0]
 8009bc8:	bd70      	pop	{r4, r5, r6, pc}
 8009bca:	46c0      	nop			; (mov r8, r8)
 8009bcc:	2000052c 	.word	0x2000052c

08009bd0 <_init>:
 8009bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bd2:	46c0      	nop			; (mov r8, r8)
 8009bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bd6:	bc08      	pop	{r3}
 8009bd8:	469e      	mov	lr, r3
 8009bda:	4770      	bx	lr

08009bdc <_fini>:
 8009bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bde:	46c0      	nop			; (mov r8, r8)
 8009be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009be2:	bc08      	pop	{r3}
 8009be4:	469e      	mov	lr, r3
 8009be6:	4770      	bx	lr
