{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv " "Source file: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1727619301330 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1727619301330 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv " "Source file: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1727619301403 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1727619301403 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv " "Source file: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1727619301476 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1727619301476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727619301830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727619301831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 10:15:01 2024 " "Processing started: Sun Sep 29 10:15:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727619301831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619301831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hack_the_hill -c hack_the_hill " "Command: quartus_map --read_settings_files=on --write_settings_files=off hack_the_hill -c hack_the_hill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619301831 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619302134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727619302156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727619302157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/complement2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/complement2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement2 " "Found entity 1: complement2" {  } { { "rtl/complement2.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/complement2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/verticalmodifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/verticalmodifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verticalModifier " "Found entity 1: verticalModifier" {  } { { "rtl/verticalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "downCounterSetStart.sv(14) " "Verilog HDL information at downCounterSetStart.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727619307334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/downcountersetstart.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/downcountersetstart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downCounterSetStart " "Found entity 1: downCounterSetStart" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/signalmodifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/signalmodifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signalModifier " "Found entity 1: signalModifier" {  } { { "rtl/signalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "rtl/mux2.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307336 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "downCounterEnabler.sv(13) " "Verilog HDL information at downCounterEnabler.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/downCounterEnabler.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterEnabler.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727619307337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/downcounterenabler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/downcounterenabler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downCounterEnabler " "Found entity 1: downCounterEnabler" {  } { { "rtl/downCounterEnabler.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterEnabler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/video_uut.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/video_uut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_uut " "Found entity 1: video_uut" {  } { { "rtl/video_uut.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/video_uut.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "probes/synthesis/probes.v 1 1 " "Found 1 design units, including 1 entities, in source file probes/synthesis/probes.v" { { "Info" "ISGN_ENTITY_NAME" "1 probes " "Found entity 1: probes" {  } { { "probes/synthesis/probes.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/probes/synthesis/probes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "probes/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file probes/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/probes/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/ultrix_iob_enc.sv 3 3 " "Found 3 design units, including 3 entities, in source file rtl_ross/ultrix_iob_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ultrix_iob " "Found entity 1: ultrix_iob" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307442 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdi12_tx_hac " "Found entity 2: sdi12_tx_hac" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307442 ""} { "Info" "ISGN_ENTITY_NAME" "3 tpg_top " "Found entity 3: tpg_top" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/tpg_bars_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/tpg_bars_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tpg_bars " "Found entity 1: tpg_bars" {  } { { "rtl_Ross/tpg_bars_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/tpg_bars_enc.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_tx_order_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_tx_order_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_tx_order " "Found entity 1: sdi12_tx_order" {  } { { "rtl_Ross/sdi12_tx_order_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_order_enc.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_tx_encode_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_tx_encode_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_tx_encode " "Found entity 1: sdi12_tx_encode" {  } { { "rtl_Ross/sdi12_tx_encode_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_encode_enc.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_tx_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_tx_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_tx " "Found entity 1: sdi12_tx" {  } { { "rtl_Ross/sdi12_tx_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_enc.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_tx_bitrep_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_tx_bitrep_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_tx_bitrep " "Found entity 1: sdi12_tx_bitrep" {  } { { "rtl_Ross/sdi12_tx_bitrep_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_bitrep_enc.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_trs_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_trs_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_trs " "Found entity 1: sdi12_trs" {  } { { "rtl_Ross/sdi12_trs_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_trs_enc.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_tpg_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_tpg_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_tpg " "Found entity 1: sdi12_tpg" {  } { { "rtl_Ross/sdi12_tpg_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tpg_enc.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_spg_enc.sv 2 2 " "Found 2 design units, including 2 entities, in source file rtl_ross/sdi12_spg_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_spg " "Found entity 1: sdi12_spg" {  } { { "rtl_Ross/sdi12_spg_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_spg_enc.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307760 ""} { "Info" "ISGN_ENTITY_NAME" "2 moving_box " "Found entity 2: moving_box" {  } { { "rtl_Ross/sdi12_spg_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_spg_enc.sv" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_slotify_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_slotify_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_slotify " "Found entity 1: sdi12_slotify" {  } { { "rtl_Ross/sdi12_slotify_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_slotify_enc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_pslotify_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_pslotify_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_pslotify " "Found entity 1: sdi12_pslotify" {  } { { "rtl_Ross/sdi12_pslotify_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_pslotify_enc.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_pfd_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_pfd_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_pfd " "Found entity 1: sdi12_pfd" {  } { { "rtl_Ross/sdi12_pfd_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_pfd_enc.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_dslotify_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi12_dslotify_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_dslotify " "Found entity 1: sdi12_dslotify" {  } { { "rtl_Ross/sdi12_dslotify_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_dslotify_enc.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi12_crc_enc.sv 2 2 " "Found 2 design units, including 2 entities, in source file rtl_ross/sdi12_crc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi12_crc " "Found entity 1: sdi12_crc" {  } { { "rtl_Ross/sdi12_crc_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_crc_enc.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307920 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdi12_crc18_calc " "Found entity 2: sdi12_crc18_calc" {  } { { "rtl_Ross/sdi12_crc_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_crc_enc.sv" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi_insert_smpte352_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi_insert_smpte352_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi_insert_smpte352 " "Found entity 1: sdi_insert_smpte352" {  } { { "rtl_Ross/sdi_insert_smpte352_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi_insert_smpte352_enc.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619307967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619307967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi_fs_spg_control_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi_fs_spg_control_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi_fs_spg_control " "Found entity 1: sdi_fs_spg_control" {  } { { "rtl_Ross/sdi_fs_spg_control_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi_fs_spg_control_enc.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/sdi_20b_to_10b_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/sdi_20b_to_10b_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdi_20b_to_10b " "Found entity 1: sdi_20b_to_10b" {  } { { "rtl_Ross/sdi_20b_to_10b_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi_20b_to_10b_enc.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/reset_syncer_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/reset_syncer_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_syncer " "Found entity 1: reset_syncer" {  } { { "rtl_Ross/reset_syncer_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/reset_syncer_enc.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/ref_select_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/ref_select_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ref_select " "Found entity 1: ref_select" {  } { { "rtl_Ross/ref_select_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_select_enc.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/ref_link_to_ref_enc.sv 2 2 " "Found 2 design units, including 2 entities, in source file rtl_ross/ref_link_to_ref_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ref_link_to_ref " "Found entity 1: ref_link_to_ref" {  } { { "rtl_Ross/ref_link_to_ref_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_link_to_ref_enc.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308167 ""} { "Info" "ISGN_ENTITY_NAME" "2 ref_audio_48k " "Found entity 2: ref_audio_48k" {  } { { "rtl_Ross/ref_link_to_ref_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_link_to_ref_enc.sv" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/ref_link_rx_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/ref_link_rx_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ref_link_rx " "Found entity 1: ref_link_rx" {  } { { "rtl_Ross/ref_link_rx_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_link_rx_enc.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/rate_gen_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/rate_gen_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rate_gen " "Found entity 1: rate_gen" {  } { { "rtl_Ross/rate_gen_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/rate_gen_enc.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/pipe_delay_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/pipe_delay_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_delay " "Found entity 1: pipe_delay" {  } { { "rtl_Ross/pipe_delay_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/pipe_delay_enc.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/inf_dpram_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/inf_dpram_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inf_dpram " "Found entity 1: inf_dpram" {  } { { "rtl_Ross/inf_dpram_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/inf_dpram_enc.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/ifs_sdi_flop_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/ifs_sdi_flop_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifs_sdi_flop " "Found entity 1: ifs_sdi_flop" {  } { { "rtl_Ross/ifs_sdi_flop_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ifs_sdi_flop_enc.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/ifs_sdi_enc.sv 1 0 " "Found 1 design units, including 0 entities, in source file rtl_ross/ifs_sdi_enc.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_ifs_sdi (SystemVerilog) " "Found design unit 1: pkg_ifs_sdi (SystemVerilog)" {  } { { "rtl_Ross/ifs_sdi_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ifs_sdi_enc.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/global_reset_gen_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/global_reset_gen_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 global_reset_gen " "Found entity 1: global_reset_gen" {  } { { "rtl_Ross/global_reset_gen_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/global_reset_gen_enc.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/fifo_sync_enc.sv 2 2 " "Found 2 design units, including 2 entities, in source file rtl_ross/fifo_sync_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_sync " "Found entity 1: fifo_sync" {  } { { "rtl_Ross/fifo_sync_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/fifo_sync_enc.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308572 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_sync_controller " "Found entity 2: fifo_sync_controller" {  } { { "rtl_Ross/fifo_sync_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/fifo_sync_enc.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/fifo_cdc_align_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/fifo_cdc_align_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_cdc_align " "Found entity 1: fifo_cdc_align" {  } { { "rtl_Ross/fifo_cdc_align_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/fifo_cdc_align_enc.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/edge_detect_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/edge_detect_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "rtl_Ross/edge_detect_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/edge_detect_enc.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/cdc_sync_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/cdc_sync_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_sync " "Found entity 1: cdc_sync" {  } { { "rtl_Ross/cdc_sync_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/cdc_sync_enc.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_ross/cdc_proc2sdi_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_ross/cdc_proc2sdi_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_proc2sdi " "Found entity 1: cdc_proc2sdi" {  } { { "rtl_Ross/cdc_proc2sdi_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/cdc_proc2sdi_enc.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/clk125_pll/synthesis/clk125_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/clk125_pll/synthesis/clk125_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk125_pll " "Found entity 1: clk125_pll" {  } { { "cores/clk125_pll/synthesis/clk125_pll.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/clk125_pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk125_pll_pll_0 " "Found entity 1: clk125_pll_pll_0" {  } { { "cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 s5_iob_sdi_tx " "Found entity 1: s5_iob_sdi_tx" {  } { { "qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (s5_iob_sdi_tx) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (s5_iob_sdi_tx)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_reset_counter.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308731 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1727619308732 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1727619308732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_rx_pma.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (s5_iob_sdi_tx) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (s5_iob_sdi_tx)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_h.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_csr.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_dcd.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_data_adapter.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_sv_functions_h (SystemVerilog) (s5_iob_sdi_tx) " "Found design unit 1: altera_xcvr_native_sv_functions_h (SystemVerilog) (s5_iob_sdi_tx)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv_functions_h.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_sv " "Found entity 1: altera_xcvr_native_sv" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hack_the_hill.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hack_the_hill.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hack_the_hill " "Found entity 1: hack_the_hill" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619308785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619308785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hack_the_hill " "Elaborating entity \"hack_the_hill\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727619308937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hack_the_hill.sv(106) " "Verilog HDL assignment warning at hack_the_hill.sv(106): truncated value with size 32 to match size of target (5)" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619308942 "|hack_the_hill"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_reset_gen global_reset_gen:global_reset_gen " "Elaborating entity \"global_reset_gen\" for hierarchy \"global_reset_gen:global_reset_gen\"" {  } { { "rtl/hack_the_hill.sv" "global_reset_gen" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619308973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk125_pll clk125_pll:clk125_pll " "Elaborating entity \"clk125_pll\" for hierarchy \"clk125_pll:clk125_pll\"" {  } { { "rtl/hack_the_hill.sv" "clk125_pll" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619308990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk125_pll_pll_0 clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0 " "Elaborating entity \"clk125_pll_pll_0\" for hierarchy \"clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\"" {  } { { "cores/clk125_pll/synthesis/clk125_pll.v" "pll_0" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/clk125_pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619308994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" "altera_pll_i" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309017 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727619309033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 300.000000 MHz " "Parameter \"output_clock_frequency0\" = \"300.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 150.000000 MHz " "Parameter \"output_clock_frequency1\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 125.000000 MHz " "Parameter \"output_clock_frequency2\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 214.285714 MHz " "Parameter \"output_clock_frequency3\" = \"214.285714 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619309042 ""}  } { { "cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727619309042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_syncer reset_syncer:reset_syncer_lvds_clk " "Elaborating entity \"reset_syncer\" for hierarchy \"reset_syncer:reset_syncer_lvds_clk\"" {  } { { "rtl/hack_the_hill.sv" "reset_syncer_lvds_clk" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrix_iob ultrix_iob:ultrix_iob " "Elaborating entity \"ultrix_iob\" for hierarchy \"ultrix_iob:ultrix_iob\"" {  } { { "rtl/hack_the_hill.sv" "ultrix_iob" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ref_link_rx ultrix_iob:ultrix_iob\|ref_link_rx:ref_link_rx1 " "Elaborating entity \"ref_link_rx\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_link_rx:ref_link_rx1\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "ref_link_rx1" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect ultrix_iob:ultrix_iob\|ref_link_rx:ref_link_rx1\|edge_detect:edge_detect_tof " "Elaborating entity \"edge_detect\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_link_rx:ref_link_rx1\|edge_detect:edge_detect_tof\"" {  } { { "rtl_Ross/ref_link_rx_enc.sv" "edge_detect_tof" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_link_rx_enc.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync ultrix_iob:ultrix_iob\|ref_link_rx:ref_link_rx1\|edge_detect:edge_detect_tof\|cdc_sync:cdc_sync " "Elaborating entity \"cdc_sync\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_link_rx:ref_link_rx1\|edge_detect:edge_detect_tof\|cdc_sync:cdc_sync\"" {  } { { "rtl_Ross/edge_detect_enc.sv" "cdc_sync" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/edge_detect_enc.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ref_link_to_ref ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1 " "Elaborating entity \"ref_link_to_ref\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "ref_link_to_ref1" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_gen ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1\|rate_gen:rate_gen_27m00 " "Elaborating entity \"rate_gen\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1\|rate_gen:rate_gen_27m00\"" {  } { { "rtl_Ross/ref_link_to_ref_enc.sv" "rate_gen_27m00" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_link_to_ref_enc.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ref_audio_48k ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1\|ref_audio_48k:ref_audio_48k " "Elaborating entity \"ref_audio_48k\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1\|ref_audio_48k:ref_audio_48k\"" {  } { { "rtl_Ross/ref_link_to_ref_enc.sv" "ref_audio_48k" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_link_to_ref_enc.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_gen ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1\|ref_audio_48k:ref_audio_48k\|rate_gen:rate_gen_ref_48k " "Elaborating entity \"rate_gen\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_link_to_ref:ref_link_to_ref1\|ref_audio_48k:ref_audio_48k\|rate_gen:rate_gen_ref_48k\"" {  } { { "rtl_Ross/ref_link_to_ref_enc.sv" "rate_gen_ref_48k" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ref_link_to_ref_enc.sv" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ref_select ultrix_iob:ultrix_iob\|ref_select:ref_select_tx " "Elaborating entity \"ref_select\" for hierarchy \"ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "ref_select_tx" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpg_top ultrix_iob:ultrix_iob\|tpg_top:tpg_top " "Elaborating entity \"tpg_top\" for hierarchy \"ultrix_iob:ultrix_iob\|tpg_top:tpg_top\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "tpg_top" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_tpg ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg " "Elaborating entity \"sdi12_tpg\" for hierarchy \"ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "sdi12_tpg" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi_fs_spg_control ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|sdi_fs_spg_control:sdi_fs_spg_control " "Elaborating entity \"sdi_fs_spg_control\" for hierarchy \"ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|sdi_fs_spg_control:sdi_fs_spg_control\"" {  } { { "rtl_Ross/sdi12_tpg_enc.sv" "sdi_fs_spg_control" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tpg_enc.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_spg ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|sdi12_spg:spg " "Elaborating entity \"sdi12_spg\" for hierarchy \"ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|sdi12_spg:spg\"" {  } { { "rtl_Ross/sdi12_tpg_enc.sv" "spg" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tpg_enc.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619309946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_box ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|sdi12_spg:spg\|moving_box:moving_box " "Elaborating entity \"moving_box\" for hierarchy \"ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|sdi12_spg:spg\|moving_box:moving_box\"" {  } { { "rtl_Ross/sdi12_spg_enc.sv" "moving_box" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_spg_enc.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifs_sdi_flop ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg " "Elaborating entity \"ifs_sdi_flop\" for hierarchy \"ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "ifs_sdi_flop_tpg" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpg_bars ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars " "Elaborating entity \"tpg_bars\" for hierarchy \"ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "tpg_bars" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_proc2sdi ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0 " "Elaborating entity \"cdc_proc2sdi\" for hierarchy \"ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "cdc_proc2sdi0" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_cdc_align ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align " "Elaborating entity \"fifo_cdc_align\" for hierarchy \"ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\"" {  } { { "rtl_Ross/cdc_proc2sdi_enc.sv" "fifo_cdc_align" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/cdc_proc2sdi_enc.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inf_dpram ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram " "Elaborating entity \"inf_dpram\" for hierarchy \"ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram\"" {  } { { "rtl_Ross/fifo_cdc_align_enc.sv" "fifo_ram" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/fifo_cdc_align_enc.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_tx_hac ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0 " "Elaborating entity \"sdi12_tx_hac\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "sdi12_tx0" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_pfd ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd " "Elaborating entity \"sdi12_pfd\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "sdi12_pfd" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_gen ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|rate_gen:sdi12_tx_rate_gen " "Elaborating entity \"rate_gen\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|rate_gen:sdi12_tx_rate_gen\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "sdi12_tx_rate_gen" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi_insert_smpte352 ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi_insert_smpte352:sdi_insert_smpte352 " "Elaborating entity \"sdi_insert_smpte352\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi_insert_smpte352:sdi_insert_smpte352\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "sdi_insert_smpte352" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_slotify ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_slotify:DWMISMATCH.sdi12_slotify " "Elaborating entity \"sdi12_slotify\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_slotify:DWMISMATCH.sdi12_slotify\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "DWMISMATCH.sdi12_slotify" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_tx ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx " "Elaborating entity \"sdi12_tx\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\"" {  } { { "rtl_Ross/ultrix_iob_enc.sv" "sdi12_tx" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/ultrix_iob_enc.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_trs ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_trs:sdi12_trs " "Elaborating entity \"sdi12_trs\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_trs:sdi12_trs\"" {  } { { "rtl_Ross/sdi12_tx_enc.sv" "sdi12_trs" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_enc.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_crc ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_crc:sdi12_crc " "Elaborating entity \"sdi12_crc\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_crc:sdi12_crc\"" {  } { { "rtl_Ross/sdi12_tx_enc.sv" "sdi12_crc" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_enc.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_crc18_calc ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_crc:sdi12_crc\|sdi12_crc18_calc:FOR_DL\[0\].sdi12_crc18_calc " "Elaborating entity \"sdi12_crc18_calc\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_crc:sdi12_crc\|sdi12_crc18_calc:FOR_DL\[0\].sdi12_crc18_calc\"" {  } { { "rtl_Ross/sdi12_crc_enc.sv" "FOR_DL\[0\].sdi12_crc18_calc" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_crc_enc.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_tx_order ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_order:sdi12_tx_order " "Elaborating entity \"sdi12_tx_order\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_order:sdi12_tx_order\"" {  } { { "rtl_Ross/sdi12_tx_enc.sv" "sdi12_tx_order" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_enc.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_tx_encode ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_encode:sdi12_tx_encode " "Elaborating entity \"sdi12_tx_encode\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_encode:sdi12_tx_encode\"" {  } { { "rtl_Ross/sdi12_tx_enc.sv" "sdi12_tx_encode" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_enc.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdi12_tx_bitrep ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_bitrep:sdi12_tx_bitrep " "Elaborating entity \"sdi12_tx_bitrep\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_bitrep:sdi12_tx_bitrep\"" {  } { { "rtl_Ross/sdi12_tx_enc.sv" "sdi12_tx_bitrep" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_enc.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_gen ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_bitrep:sdi12_tx_bitrep\|rate_gen:TWO_STAGE.rate_gen " "Elaborating entity \"rate_gen\" for hierarchy \"ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_tx:sdi12_tx\|sdi12_tx_bitrep:sdi12_tx_bitrep\|rate_gen:TWO_STAGE.rate_gen\"" {  } { { "rtl_Ross/sdi12_tx_bitrep_enc.sv" "TWO_STAGE.rate_gen" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tx_bitrep_enc.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "probes probes:u0 " "Elaborating entity \"probes\" for hierarchy \"probes:u0\"" {  } { { "rtl/hack_the_hill.sv" "u0" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top probes:u0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "probes/synthesis/probes.v" "in_system_sources_probes_0" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/probes/synthesis/probes.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "probes/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619310890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 511 " "Parameter \"probe_width\" = \"511\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 511 " "Parameter \"source_width\" = \"511\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619310890 ""}  } { { "probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727619310890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"probes:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_uut video_uut:video_uut " "Elaborating entity \"video_uut\" for hierarchy \"video_uut:video_uut\"" {  } { { "rtl/hack_the_hill.sv" "video_uut" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalModifier video_uut:video_uut\|signalModifier:image1Modifier " "Elaborating entity \"signalModifier\" for hierarchy \"video_uut:video_uut\|signalModifier:image1Modifier\"" {  } { { "rtl/video_uut.sv" "image1Modifier" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/video_uut.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 signalModifier.sv(90) " "Verilog HDL assignment warning at signalModifier.sv(90): truncated value with size 32 to match size of target (13)" {  } { { "rtl/signalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311495 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 signalModifier.sv(93) " "Verilog HDL assignment warning at signalModifier.sv(93): truncated value with size 32 to match size of target (13)" {  } { { "rtl/signalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311495 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 signalModifier.sv(96) " "Verilog HDL assignment warning at signalModifier.sv(96): truncated value with size 32 to match size of target (13)" {  } { { "rtl/signalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311495 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 signalModifier.sv(98) " "Verilog HDL assignment warning at signalModifier.sv(98): truncated value with size 32 to match size of target (13)" {  } { { "rtl/signalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311495 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounterEnabler video_uut:video_uut\|signalModifier:image1Modifier\|downCounterEnabler:downCounterEnabler " "Elaborating entity \"downCounterEnabler\" for hierarchy \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterEnabler:downCounterEnabler\"" {  } { { "rtl/signalModifier.sv" "downCounterEnabler" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 downCounterEnabler.sv(18) " "Verilog HDL assignment warning at downCounterEnabler.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "rtl/downCounterEnabler.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterEnabler.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311501 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterEnabler:downCounterEnabler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 video_uut:video_uut\|signalModifier:image1Modifier\|mux2:selectOutdata " "Elaborating entity \"mux2\" for hierarchy \"video_uut:video_uut\|signalModifier:image1Modifier\|mux2:selectOutdata\"" {  } { { "rtl/signalModifier.sv" "selectOutdata" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement2 video_uut:video_uut\|signalModifier:image1Modifier\|complement2:colourInverter " "Elaborating entity \"complement2\" for hierarchy \"video_uut:video_uut\|signalModifier:image1Modifier\|complement2:colourInverter\"" {  } { { "rtl/signalModifier.sv" "colourInverter" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounterSetStart video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer " "Elaborating entity \"downCounterSetStart\" for hierarchy \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\"" {  } { { "rtl/signalModifier.sv" "delayer" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 downCounterSetStart.sv(19) " "Verilog HDL assignment warning at downCounterSetStart.sv(19): truncated value with size 32 to match size of target (12)" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311514 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verticalModifier video_uut:video_uut\|verticalModifier:image1Vmod " "Elaborating entity \"verticalModifier\" for hierarchy \"video_uut:video_uut\|verticalModifier:image1Vmod\"" {  } { { "rtl/video_uut.sv" "image1Vmod" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/video_uut.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 verticalModifier.sv(70) " "Verilog HDL assignment warning at verticalModifier.sv(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/verticalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311520 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 verticalModifier.sv(73) " "Verilog HDL assignment warning at verticalModifier.sv(73): truncated value with size 32 to match size of target (11)" {  } { { "rtl/verticalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311520 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 verticalModifier.sv(76) " "Verilog HDL assignment warning at verticalModifier.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "rtl/verticalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311520 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 verticalModifier.sv(78) " "Verilog HDL assignment warning at verticalModifier.sv(78): truncated value with size 32 to match size of target (11)" {  } { { "rtl/verticalModifier.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311520 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounterSetStart video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer " "Elaborating entity \"downCounterSetStart\" for hierarchy \"video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\"" {  } { { "rtl/verticalModifier.sv" "delayer" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 downCounterSetStart.sv(19) " "Verilog HDL assignment warning at downCounterSetStart.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311527 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod|downCounterSetStart:delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s5_iob_sdi_tx s5_iob_sdi_tx:sdi_tx_phy " "Elaborating entity \"s5_iob_sdi_tx\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\"" {  } { { "rtl/hack_the_hill.sv" "sdi_tx_phy" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_native_sv s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0 " "Elaborating entity \"altera_xcvr_native_sv\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v" "xcvr_native_avgz_0" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(220) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311701 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 40 altera_xcvr_native_sv.sv(503) " "Verilog HDL assignment warning at altera_xcvr_native_sv.sv(503): truncated value with size 64 to match size of target (40)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311702 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_xcvr_native_sv.sv(510) " "Verilog HDL assignment warning at altera_xcvr_native_sv.sv(510): truncated value with size 32 to match size of target (6)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311702 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 20 altera_xcvr_native_sv.sv(513) " "Verilog HDL assignment warning at altera_xcvr_native_sv.sv(513): truncated value with size 64 to match size of target (20)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311703 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 20 altera_xcvr_native_sv.sv(514) " "Verilog HDL assignment warning at altera_xcvr_native_sv.sv(514): truncated value with size 64 to match size of target (20)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311705 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 20 altera_xcvr_native_sv.sv(521) " "Verilog HDL assignment warning at altera_xcvr_native_sv.sv(521): truncated value with size 64 to match size of target (20)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311706 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 10 altera_xcvr_native_sv.sv(522) " "Verilog HDL assignment warning at altera_xcvr_native_sv.sv(522): truncated value with size 64 to match size of target (10)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311707 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 58 altera_xcvr_native_sv.sv(590) " "Verilog HDL assignment warning at altera_xcvr_native_sv.sv(590): truncated value with size 64 to match size of target (58)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311709 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(224) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(224): truncated value with size 32 to match size of target (4)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_functions.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619311710 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_plls s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls " "Elaborating entity \"sv_xcvr_plls\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619311846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "688 86 sv_xcvr_plls.sv(649) " "Verilog HDL assignment warning at sv_xcvr_plls.sv(649): truncated value with size 688 to match size of target (86)" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727619312540 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "atx_mux_avmm_blockselect sv_xcvr_plls.sv(133) " "Verilog HDL warning at sv_xcvr_plls.sv(133): object atx_mux_avmm_blockselect used but never assigned" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1727619313090 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "atx_mux_avmm_readdata sv_xcvr_plls.sv(134) " "Verilog HDL warning at sv_xcvr_plls.sv(134): object atx_mux_avmm_readdata used but never assigned" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 134 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1727619313090 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll\[0\].atx_mux_avmm_readdata 0 sv_xcvr_plls.sv(134) " "Net \"pll\[0\].atx_mux_avmm_readdata\" at sv_xcvr_plls.sv(134) has no driver or initial value, using a default initial value '0'" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 134 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727619313162 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll\[0\].atx_mux_avmm_blockselect 0 sv_xcvr_plls.sv(133) " "Net \"pll\[0\].atx_mux_avmm_blockselect\" at sv_xcvr_plls.sv(133) has no driver or initial value, using a default initial value '0'" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 133 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727619313162 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_plls:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_xcvr s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|sv_reconfig_bundle_to_xcvr:pll\[0\].avmm.sv_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"sv_reconfig_bundle_to_xcvr\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|sv_reconfig_bundle_to_xcvr:pll\[0\].avmm.sv_reconfig_bundle_to_xcvr_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "pll\[0\].avmm.sv_reconfig_bundle_to_xcvr_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" "pll\[0\].avmm.sv_xcvr_avmm_csr_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_plls.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm_csr.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_native s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst " "Elaborating entity \"sv_xcvr_native\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pma s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma " "Elaborating entity \"sv_pma\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" "inst_sv_pma" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313395 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "refclk_to_rxdet sv_pma.sv(201) " "Verilog HDL warning at sv_pma.sv(201): object refclk_to_rxdet used but never assigned" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv" 201 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1727619313419 "|hack_the_hill|s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst " "Elaborating entity \"sv_tx_pma\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv" "tx_pma.sv_tx_pma_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pma.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma.sv" "tx_pma_insts\[0\].sv_tx_pma_ch_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs " "Elaborating entity \"sv_pcs\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" "inst_sv_pcs" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619313958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs.sv" "ch\[0\].inst_sv_pcs_ch" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619314126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pcs_pma_interface_rbc s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface " "Elaborating entity \"sv_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pcs_pma_interface" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619314240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pld_pcs_interface_rbc s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface " "Elaborating entity \"sv_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pld_pcs_interface" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619314343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_10g_tx_pcs_rbc s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs " "Elaborating entity \"sv_hssi_10g_tx_pcs_rbc\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_10g_tx_pcs" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_pcs_ch.sv" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619314538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm " "Elaborating entity \"sv_xcvr_avmm\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" "inst_sv_xcvr_avmm" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_native.sv" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/sv_xcvr_avmm.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_reconfig_bundle_merger:sv_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_reconfig_bundle_merger:sv_reconfig_bundle_merger_inst\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" "sv_reconfig_bundle_merger_inst" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_native_sv.sv" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v" "xcvr_reset_control_tx" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/s5_iob_sdi_tx.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" "g_reset_sync.alt_xcvr_resync_reset" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_reset_control:xcvr_reset_control_tx\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/qsys/s5_iob_sdi_tx/synthesis/submodules/altera_xcvr_reset_control.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619315344 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable delayer 32 1 " "Port \"enable\" on the entity instantiation of \"delayer\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "rtl/verticalModifier.sv" "delayer" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727619315907 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod|downCounterSetStart:delayer"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "start delayer 11 10 " "Port \"start\" on the entity instantiation of \"delayer\" is connected to a signal of width 11. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "rtl/verticalModifier.sv" "delayer" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727619315907 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod|downCounterSetStart:delayer"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i colourInverter 10 20 " "Port \"i\" on the entity instantiation of \"colourInverter\" is connected to a signal of width 10. The formal width of the signal in the module is 20.  The extra bits will be driven by GND." {  } { { "rtl/verticalModifier.sv" "colourInverter" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1727619315907 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod|complement2:colourInverter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o colourInverter 10 20 " "Port \"o\" on the entity instantiation of \"colourInverter\" is connected to a signal of width 10. The formal width of the signal in the module is 20.  The extra bits will be left dangling without any fan-out logic." {  } { { "rtl/verticalModifier.sv" "colourInverter" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/verticalModifier.sv" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1727619315907 "|hack_the_hill|video_uut:video_uut|verticalModifier:image1Vmod|complement2:colourInverter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "enable delayer 32 1 " "Port \"enable\" on the entity instantiation of \"delayer\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "rtl/signalModifier.sv" "delayer" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727619315908 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "start delayer 13 12 " "Port \"start\" on the entity instantiation of \"delayer\" is connected to a signal of width 13. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "rtl/signalModifier.sv" "delayer" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 47 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727619315908 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i colourInverter 10 20 " "Port \"i\" on the entity instantiation of \"colourInverter\" is connected to a signal of width 10. The formal width of the signal in the module is 20.  The extra bits will be driven by GND." {  } { { "rtl/signalModifier.sv" "colourInverter" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1727619315909 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|complement2:colourInverter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o colourInverter 10 20 " "Port \"o\" on the entity instantiation of \"colourInverter\" is connected to a signal of width 10. The formal width of the signal in the module is 20.  The extra bits will be left dangling without any fan-out logic." {  } { { "rtl/signalModifier.sv" "colourInverter" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/signalModifier.sv" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1727619315909 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|complement2:colourInverter"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RS_reg_prob\[511\] " "Net \"RS_reg_prob\[511\]\" is missing source, defaulting to GND" {  } { { "rtl/hack_the_hill.sv" "RS_reg_prob\[511\]" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 157 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727619315932 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727619315932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RS_reg_prob\[511\] " "Net \"RS_reg_prob\[511\]\" is missing source, defaulting to GND" {  } { { "rtl/hack_the_hill.sv" "RS_reg_prob\[511\]" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 157 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727619315945 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727619315945 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RS_reg_prob\[511\] " "Net \"RS_reg_prob\[511\]\" is missing source, defaulting to GND" {  } { { "rtl/hack_the_hill.sv" "RS_reg_prob\[511\]" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 157 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727619315946 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727619315946 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RS_reg_prob\[511\] " "Net \"RS_reg_prob\[511\]\" is missing source, defaulting to GND" {  } { { "rtl/hack_the_hill.sv" "RS_reg_prob\[511\]" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 157 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727619315946 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727619315946 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RS_reg_prob\[511\] " "Net \"RS_reg_prob\[511\]\" is missing source, defaulting to GND" {  } { { "rtl/hack_the_hill.sv" "RS_reg_prob\[511\]" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 157 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727619315947 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727619315947 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RS_reg_prob\[511\] " "Net \"RS_reg_prob\[511\]\" is missing source, defaulting to GND" {  } { { "rtl/hack_the_hill.sv" "RS_reg_prob\[511\]" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 157 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727619315947 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727619315947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90d4 " "Found entity 1: altsyncram_90d4" {  } { { "db/altsyncram_90d4.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/altsyncram_90d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kmc " "Found entity 1: mux_kmc" {  } { { "db/mux_kmc.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/mux_kmc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2pf " "Found entity 1: decode_2pf" {  } { { "db/decode_2pf.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/decode_2pf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fai " "Found entity 1: cntr_fai" {  } { { "db/cntr_fai.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/cntr_fai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_iac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_iac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_iac " "Found entity 1: cmpr_iac" {  } { { "db/cmpr_iac.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/cmpr_iac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d3j " "Found entity 1: cntr_d3j" {  } { { "db/cntr_d3j.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/cntr_d3j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ai " "Found entity 1: cntr_7ai" {  } { { "db/cntr_7ai.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/cntr_7ai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gac " "Found entity 1: cmpr_gac" {  } { { "db/cmpr_gac.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/cmpr_gac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nsi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nsi " "Found entity 1: cntr_nsi" {  } { { "db/cntr_nsi.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/cntr_nsi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cac " "Found entity 1: cmpr_cac" {  } { { "db/cmpr_cac.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/cmpr_cac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619317511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619317511 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619317602 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727619317700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.29.10:15:19 Progress: Loading sldddfbaff6/alt_sld_fab_wrapper_hw.tcl " "2024.09.29.10:15:19 Progress: Loading sldddfbaff6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619319671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619321109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619321175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619322892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619322962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323109 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1727619323778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddfbaff6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddfbaff6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldddfbaff6/alt_sld_fab.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/ip/sldddfbaff6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619323905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619323951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619323952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619323982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619323982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619324026 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619324026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619324026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/ip/sldddfbaff6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619324058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619324058 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" 94 0 0 } } { "cores/clk125_pll/synthesis/clk125_pll.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/clk125_pll.v" 24 0 0 } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727619324970 "|hack_the_hill|clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/submodules/clk125_pll_pll_0.v" 94 0 0 } } { "cores/clk125_pll/synthesis/clk125_pll.v" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/cores/clk125_pll/synthesis/clk125_pll.v" 24 0 0 } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727619324970 "|hack_the_hill|clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[3].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1727619324970 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1727619324970 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|vcxo_ref " "Found clock multiplexer ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|vcxo_ref" {  } { { "rtl_Ross/sdi12_tpg_enc.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl_Ross/sdi12_tpg_enc.sv" 113 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1727619325196 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|vcxo_ref"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|comb~0 " "Found clock multiplexer ultrix_iob:ultrix_iob\|tpg_top:tpg_top\|sdi12_tpg:sdi12_tpg\|comb~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1727619325196 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_top:tpg_top|sdi12_tpg:sdi12_tpg|comb~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1727619325196 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTDPRAM_INFERRED" "ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram\|ram_rtl_0 " "Inferred altdpram megafunction from the following logic: \"ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 84 " "Parameter WIDTH set to 84" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD 5 " "Parameter WIDTHAD set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS 32 " "Parameter NUMWORDS set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_REG INCLOCK " "Parameter WRADDRESS_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_ACLR OFF " "Parameter WRADDRESS_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_REG INCLOCK " "Parameter WRCONTROL_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR OFF " "Parameter WRCONTROL_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_REG UNREGISTERED " "Parameter RDADDRESS_REG set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_ACLR OFF " "Parameter RDADDRESS_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG UNREGISTERED " "Parameter RDCONTROL_REG set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_ACLR OFF " "Parameter RDCONTROL_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG INCLOCK " "Parameter INDATA_REG set to INCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR OFF " "Parameter INDATA_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG OUTCLOCK " "Parameter OUTDATA_REG set to OUTCLOCK" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR OFF " "Parameter OUTDATA_ACLR set to OFF" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "LPM_FILE db/hack_the_hill.ram0_inf_dpram_1f394a32.hdl.mif " "Parameter LPM_FILE set to db/hack_the_hill.ram0_inf_dpram_1f394a32.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE LUTRAM " "Parameter RAM_BLOCK_TYPE set to LUTRAM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1727619326265 ""}  } {  } 0 276038 "Inferred altdpram megafunction from the following logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1727619326265 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727619326265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram\|altdpram:ram_rtl_0 " "Elaborated megafunction instantiation \"ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram\|altdpram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619326297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram\|altdpram:ram_rtl_0 " "Instantiated megafunction \"ultrix_iob:ultrix_iob\|cdc_proc2sdi:cdc_proc2sdi0\|fifo_cdc_align:fifo_cdc_align\|inf_dpram:fifo_ram\|altdpram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 84 " "Parameter \"WIDTH\" = \"84\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_REG INCLOCK " "Parameter \"WRADDRESS_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_ACLR OFF " "Parameter \"WRADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_REG INCLOCK " "Parameter \"WRCONTROL_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR OFF " "Parameter \"WRCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG UNREGISTERED " "Parameter \"RDADDRESS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR OFF " "Parameter \"RDADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR OFF " "Parameter \"INDATA_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG OUTCLOCK " "Parameter \"OUTDATA_REG\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR OFF " "Parameter \"OUTDATA_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE db/hack_the_hill.ram0_inf_dpram_1f394a32.hdl.mif " "Parameter \"LPM_FILE\" = \"db/hack_the_hill.ram0_inf_dpram_1f394a32.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE LUTRAM " "Parameter \"RAM_BLOCK_TYPE\" = \"LUTRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727619326298 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727619326298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_tc22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_tc22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tc22 " "Found entity 1: dpram_tc22" {  } { { "db/dpram_tc22.tdf" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/db/dpram_tc22.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727619326327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619326327 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727619326580 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1727619326743 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1727619326743 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[0\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[0\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[0\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[0\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[0\]~1\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[11\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[11\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[11\]~5 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[11\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[11\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[11\]~5\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[10\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[10\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[10\]~9 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[10\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[10\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[10\]~9\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[9\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[9\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[9\]~13 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[9\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[9\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[9\]~13\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[8\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[8\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[8\]~17 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[8\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[8\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[8\]~17\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[7\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[7\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[7\]~21 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[7\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[7\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[7\]~21\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[6\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[6\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[6\]~25 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[6\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[6\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[6\]~25\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[5\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[5\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[5\]~29 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[5\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[5\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[5\]~29\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[4\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[4\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[4\]~33 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[4\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[4\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[4\]~33\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[3\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[3\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[3\]~37 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[3\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[3\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[3\]~37\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[2\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[2\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[2\]~41 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[2\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[2\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[2\]~41\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\] video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~_emulated video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 " "Register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image2Modifier\|downCounterSetStart:delayer\|counter\[1\]~45\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[11\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[11\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[11\]~5 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[11\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[11\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[11\]~5\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[10\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[10\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[10\]~9 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[10\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[10\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[10\]~9\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[9\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[9\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[9\]~13 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[9\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[9\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[9\]~13\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[8\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[8\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[8\]~17 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[8\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[8\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[8\]~17\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~21 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~21\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[6\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[6\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[6\]~25 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[6\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[6\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[6\]~25\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[5\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[5\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[5\]~29 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[5\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[5\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[5\]~29\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[4\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[4\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[4\]~33 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[4\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[4\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[4\]~33\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[3\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[3\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[3\]~37 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[3\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[3\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[3\]~37\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[2\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[2\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[2\]~41 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[2\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[2\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[2\]~41\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[1\] video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[1\]~_emulated video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[1\]~45 " "Register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[1\]\" is converted into an equivalent circuit using register \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[1\]~_emulated\" and latch \"video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[1\]~45\"" {  } { { "rtl/downCounterSetStart.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/downCounterSetStart.sv" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727619326744 "|hack_the_hill|video_uut:video_uut|signalModifier:image1Modifier|downCounterSetStart:delayer|counter[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727619326744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "gclk_sel_o\[0\] GND " "Pin \"gclk_sel_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|gclk_sel_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gclk_sel_o\[1\] GND " "Pin \"gclk_sel_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|gclk_sel_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_up_o\[0\] GND " "Pin \"vcxo_up_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_up_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_up_o\[1\] GND " "Pin \"vcxo_up_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_up_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_up_o\[2\] GND " "Pin \"vcxo_up_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_up_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_up_o\[3\] GND " "Pin \"vcxo_up_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_up_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_up_o\[4\] GND " "Pin \"vcxo_up_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_up_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_up_o\[5\] GND " "Pin \"vcxo_up_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_up_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_dn_o\[0\] GND " "Pin \"vcxo_dn_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_dn_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_dn_o\[1\] GND " "Pin \"vcxo_dn_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_dn_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_dn_o\[2\] GND " "Pin \"vcxo_dn_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_dn_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_dn_o\[3\] GND " "Pin \"vcxo_dn_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_dn_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_dn_o\[4\] GND " "Pin \"vcxo_dn_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_dn_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_dn_o\[5\] GND " "Pin \"vcxo_dn_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_dn_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[0\] GND " "Pin \"vcxo_fs_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[1\] GND " "Pin \"vcxo_fs_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[2\] GND " "Pin \"vcxo_fs_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[3\] GND " "Pin \"vcxo_fs_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[4\] GND " "Pin \"vcxo_fs_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[5\] GND " "Pin \"vcxo_fs_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[12\] GND " "Pin \"vcxo_fs_o\[12\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcxo_fs_o\[13\] GND " "Pin \"vcxo_fs_o\[13\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|vcxo_fs_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_cs_n_o\[0\] GND " "Pin \"eq_cs_n_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_cs_n_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_cs_n_o\[1\] GND " "Pin \"eq_cs_n_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_cs_n_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_cs_n_o\[2\] GND " "Pin \"eq_cs_n_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_cs_n_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_cs_n_o\[3\] GND " "Pin \"eq_cs_n_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_cs_n_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_cs_n_o\[4\] GND " "Pin \"eq_cs_n_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_cs_n_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_cs_n_o\[5\] GND " "Pin \"eq_cs_n_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_cs_n_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_sclk_o GND " "Pin \"eq_sclk_o\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_sclk_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq_din_o GND " "Pin \"eq_din_o\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|eq_din_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_slew_o\[0\] GND " "Pin \"cd_slew_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_slew_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_slew_o\[1\] GND " "Pin \"cd_slew_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_slew_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_slew_o\[2\] GND " "Pin \"cd_slew_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_slew_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_slew_o\[3\] GND " "Pin \"cd_slew_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_slew_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_slew_o\[4\] GND " "Pin \"cd_slew_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_slew_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_slew_o\[5\] GND " "Pin \"cd_slew_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_slew_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_mute_sclk_o\[0\] GND " "Pin \"cd_mute_sclk_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_mute_sclk_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_mute_sclk_o\[1\] GND " "Pin \"cd_mute_sclk_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_mute_sclk_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_mute_sclk_o\[2\] GND " "Pin \"cd_mute_sclk_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_mute_sclk_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_mute_sclk_o\[3\] GND " "Pin \"cd_mute_sclk_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_mute_sclk_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_mute_sclk_o\[4\] GND " "Pin \"cd_mute_sclk_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_mute_sclk_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_mute_sclk_o\[5\] GND " "Pin \"cd_mute_sclk_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_mute_sclk_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_cs_n_o\[0\] GND " "Pin \"cd_cs_n_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_cs_n_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_cs_n_o\[1\] GND " "Pin \"cd_cs_n_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_cs_n_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_cs_n_o\[2\] GND " "Pin \"cd_cs_n_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_cs_n_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_cs_n_o\[3\] GND " "Pin \"cd_cs_n_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_cs_n_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_cs_n_o\[4\] GND " "Pin \"cd_cs_n_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_cs_n_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_cs_n_o\[5\] GND " "Pin \"cd_cs_n_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_cs_n_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cd_din_o GND " "Pin \"cd_din_o\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|cd_din_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_pres_o\[0\] GND " "Pin \"sig_pres_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|sig_pres_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_pres_o\[1\] GND " "Pin \"sig_pres_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|sig_pres_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_pres_o\[2\] GND " "Pin \"sig_pres_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|sig_pres_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_pres_o\[3\] GND " "Pin \"sig_pres_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|sig_pres_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_pres_o\[4\] GND " "Pin \"sig_pres_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|sig_pres_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sig_pres_o\[5\] GND " "Pin \"sig_pres_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|sig_pres_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_lock_o\[0\] GND " "Pin \"rx_lock_o\[0\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|rx_lock_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_lock_o\[1\] GND " "Pin \"rx_lock_o\[1\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|rx_lock_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_lock_o\[2\] GND " "Pin \"rx_lock_o\[2\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|rx_lock_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_lock_o\[3\] GND " "Pin \"rx_lock_o\[3\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|rx_lock_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_lock_o\[4\] GND " "Pin \"rx_lock_o\[4\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|rx_lock_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_lock_o\[5\] GND " "Pin \"rx_lock_o\[5\]\" is stuck at GND" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727619327558 "|hack_the_hill|rx_lock_o[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1727619327558 ""}
{ "Warning" "WSTA_COULD_NOT_GET_VALUE_FROM_CLOCK_PERIOD" "destination  set_net_delay \[get_registers \{*w*_x*\}\] \[get_registers \{*w*_cdc*\}\] " "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_registers \{*w*_x*\}\]\" to \"\[get_registers \{*w*_cdc*\}\]\". This assignment will be ignored." {  } {  } 0 17897 "No %1!s!clock period was found satisfying the %2!s! assignment from \"%3!s!\" to \"%4!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727619327720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619327725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "553 " "553 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727619328511 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/output_files/hack_the_hill.map.smsg " "Generated suppressed messages file C:/Users/25820/Documents/Quartus/hack_the_hill_restored/output_files/hack_the_hill.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619329070 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 291 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 291 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1727619330181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "29 0 2 0 0 " "Adding 29 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727619330266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727619330266 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "4 " "Design contains 4 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "gclk_sel_o\[0\] " "Pin \"gclk_sel_o\[0\]\" is virtual output pin" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 20 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1727619330550 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "gclk_sel_o\[1\] " "Pin \"gclk_sel_o\[1\]\" is virtual output pin" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 20 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1727619330550 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "vcxo_fs_o\[12\] " "Pin \"vcxo_fs_o\[12\]\" is virtual output pin" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1727619330550 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "vcxo_fs_o\[13\] " "Pin \"vcxo_fs_o\[13\]\" is virtual output pin" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 33 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1727619330550 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1727619330550 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gclk1_148m50_i " "No output dependent on input pin \"gclk1_148m50_i\"" {  } { { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727619330730 "|hack_the_hill|gclk1_148m50_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1727619330730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6315 " "Implemented 6315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727619330744 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727619330744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6080 " "Implemented 6080 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727619330744 ""} { "Info" "ICUT_CUT_TM_RAMS" "131 " "Implemented 131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1727619330744 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1727619330744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727619330744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5156 " "Peak virtual memory: 5156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727619330786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 10:15:30 2024 " "Processing ended: Sun Sep 29 10:15:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727619330786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727619330786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727619330786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727619330786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727619331897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727619331898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 10:15:31 2024 " "Processing started: Sun Sep 29 10:15:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727619331898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727619331898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hack_the_hill -c hack_the_hill " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hack_the_hill -c hack_the_hill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727619331898 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727619331961 ""}
{ "Info" "0" "" "Project  = hack_the_hill" {  } {  } 0 0 "Project  = hack_the_hill" 0 0 "Fitter" 0 0 1727619331961 ""}
{ "Info" "0" "" "Revision = hack_the_hill" {  } {  } 0 0 "Revision = hack_the_hill" 0 0 "Fitter" 0 0 1727619331961 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1727619332057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727619332062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727619332063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hack_the_hill 5AGZME3H2F35C3 " "Selected device 5AGZME3H2F35C3 for design \"hack_the_hill\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727619332124 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "5AGZME1H2F35C3 " "Selected 5AGZME1H2F35C3 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1727619332224 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "5AGZME5H2F35C3 " "Selected 5AGZME5H2F35C3 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1727619332224 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "5AGZME7H2F35C3 " "Selected 5AGZME7H2F35C3 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1727619332224 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1727619332224 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "430 " "Selected migration device list is legal with 430 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1727619332515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727619332516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727619332516 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1727619333174 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727619333583 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1727619333584 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727619333586 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1727619333775 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "2 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 2 transceiver PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1727619342424 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1727619342424 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! transceiver PHY IP component blocks" 0 0 "Fitter" 0 -1 1727619342424 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "6 " "6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "gclk1_148m50_i gclk1_148m50_i(n) " "differential I/O pin \"gclk1_148m50_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"gclk1_148m50_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk1_148m50_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gclk1_148m50_i" } { 0 "gclk1_148m50_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk1_148m50_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727619342437 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "sdi_o sdi_o(n) " "differential I/O pin \"sdi_o\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sdi_o(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sdi_o } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdi_o" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 18528 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sdi_o(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727619342437 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "memrefclk_i memrefclk_i(n) " "differential I/O pin \"memrefclk_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"memrefclk_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { memrefclk_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memrefclk_i" } { 0 "memrefclk_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { memrefclk_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727619342437 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "egress_refclk_i egress_refclk_i(n) " "differential I/O pin \"egress_refclk_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"egress_refclk_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { egress_refclk_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "egress_refclk_i" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 18530 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { egress_refclk_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727619342437 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "clk_lvds_i clk_lvds_i(n) " "differential I/O pin \"clk_lvds_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"clk_lvds_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { clk_lvds_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_lvds_i" } { 0 "clk_lvds_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { clk_lvds_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727619342437 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "gclk0_148m50_i gclk0_148m50_i(n) " "differential I/O pin \"gclk0_148m50_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"gclk0_148m50_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk0_148m50_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gclk0_148m50_i" } { 0 "gclk0_148m50_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk0_148m50_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727619342437 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1727619342437 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1727619342647 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (2 global, 1 periphery) " "Promoted 3 clocks (2 global, 1 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0 841 periphery CLKCTRL_X185_Y22_N3 " "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0 with 841 fanout uses periphery clock CLKCTRL_X185_Y22_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 4 95 0 185 22 " "Node drives Periphery Clock Region 4 from (95, 0) to (185, 22)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1727619343144 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727619343144 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1925 global CLKCTRL_G1 " "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1925 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727619343144 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 12 global CLKCTRL_G0 " "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 12 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727619343144 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727619343144 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_lvds_i~inputCLKENA0 197 global CLKCTRL_G10 " "clk_lvds_i~inputCLKENA0 with 197 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727619343145 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "memrefclk_i~inputCLKENA0 15 global CLKCTRL_G2 " "memrefclk_i~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727619343145 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "gclk0_148m50_i~inputCLKENA0 2 global CLKCTRL_G8 " "gclk0_148m50_i~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727619343145 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727619343145 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727619343145 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1727619344963 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619344970 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727619344970 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "fifo_cdc_align " "Entity fifo_cdc_align" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6 " "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619344970 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727619344970 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619344970 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619344970 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727619344970 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1727619344970 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_top.sdc " "Reading SDC File: 'fpga_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727619344995 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_bot.sdc " "Reading SDC File: 'fpga_bot.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727619344996 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619345000 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1727619345000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1727619345001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727619345001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727619345001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_rx_phy\|*\|clkout clock " "Ignored filter at fpga_bot.sdc(80): sdi_rx_phy\|*\|clkout could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727619345001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_tx_phy\|*\|pmatestbussel clock " "Ignored filter at fpga_bot.sdc(80): sdi_tx_phy\|*\|pmatestbussel could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727619345001 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n " "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619345001 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727619345001 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727619345002 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727619345002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 116 global_reset_gen:global_reset_gen\|reset_n_o register " "Ignored filter at fpga_bot.sdc(116): global_reset_gen:global_reset_gen\|reset_n_o could not be matched with a register" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727619345002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fpga_bot.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at fpga_bot.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\] " "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\]" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619345002 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727619345002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 127 tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at fpga_bot.sdc(127): tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727619345003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 127 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(127): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619345003 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727619345003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 128 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(128): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619345003 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727619345003 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~21 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~21 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619345022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727619345022 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619345022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727619345022 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619345022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727619345022 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619345022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727619345022 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619345032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619345032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619345032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619345032 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619345032 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1727619345032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727619345074 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1727619345076 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.666 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.666 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   3.333 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734   clk_lvds_i " "   6.734   clk_lvds_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 egress_refclk_0 " "   6.734 egress_refclk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 gclk0_148m50_i " "   6.734 gclk0_148m50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 gclk1_148m50_i " "   6.734 gclk1_148m50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  memrefclk_i " "   8.000  memrefclk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout " "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.683 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   1.683 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   6.734 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727619345076 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1727619345076 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727619345250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727619345274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727619345275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727619345283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727619345310 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727619345326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727619345326 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727619345334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727619345838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 MLAB cell " "Packed 44 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1727619345847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727619345847 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1727619345969 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727619346441 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 303 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 303 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727619348530 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727619348534 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 471 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 471 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727619349106 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727619349107 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727619351188 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727619351192 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727619351950 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1727619352705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727619353064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727619353082 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727619353203 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727619353239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727619353240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727619353258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727619354061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727619354079 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727619354079 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727619354476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727619359939 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1727619361140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727619400049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727619445621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727619454632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727619454632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727619458017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727619469779 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727619469779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727619489846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.42 " "Total time spent on timing analysis during the Fitter is 15.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727619492833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727619492879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727619493427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727619493459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727619493999 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727619498819 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1727619499808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/output_files/hack_the_hill.fit.smsg " "Generated suppressed messages file C:/Users/25820/Documents/Quartus/hack_the_hill_restored/output_files/hack_the_hill.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727619501918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9422 " "Peak virtual memory: 9422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727619503564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 10:18:23 2024 " "Processing ended: Sun Sep 29 10:18:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727619503564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:52 " "Elapsed time: 00:02:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727619503564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:53 " "Total CPU time (on all processors): 00:06:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727619503564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727619503564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727619504896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727619504896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 10:18:24 2024 " "Processing started: Sun Sep 29 10:18:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727619504896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727619504896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hack_the_hill -c hack_the_hill " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hack_the_hill -c hack_the_hill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727619504896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1727619505319 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727619515735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5186 " "Peak virtual memory: 5186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727619517002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 10:18:37 2024 " "Processing ended: Sun Sep 29 10:18:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727619517002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727619517002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727619517002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727619517002 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727619517954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727619518435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727619518435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 10:18:38 2024 " "Processing started: Sun Sep 29 10:18:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727619518435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727619518435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hack_the_hill -c hack_the_hill " "Command: quartus_sta hack_the_hill -c hack_the_hill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727619518435 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727619518503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727619518836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727619518836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619518930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619518930 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1727619519798 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619520008 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727619520008 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "fifo_cdc_align " "Entity fifo_cdc_align" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6 " "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619520008 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727619520008 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619520008 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727619520008 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727619520008 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1727619520008 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_top.sdc " "Reading SDC File: 'fpga_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727619520041 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_bot.sdc " "Reading SDC File: 'fpga_bot.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727619520044 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727619520050 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727619520050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1727619520050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_rx_phy\|*\|clkout clock " "Ignored filter at fpga_bot.sdc(80): sdi_rx_phy\|*\|clkout could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_tx_phy\|*\|pmatestbussel clock " "Ignored filter at fpga_bot.sdc(80): sdi_tx_phy\|*\|pmatestbussel could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520051 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n " "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619520051 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520051 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520051 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 116 global_reset_gen:global_reset_gen\|reset_n_o register " "Ignored filter at fpga_bot.sdc(116): global_reset_gen:global_reset_gen\|reset_n_o could not be matched with a register" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fpga_bot.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at fpga_bot.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\] " "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\]" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619520052 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 127 tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at fpga_bot.sdc(127): tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 127 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(127): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619520053 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 128 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(128): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727619520053 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727619520053 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619520075 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619520075 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619520075 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619520075 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619520075 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619520075 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619520075 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619520075 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619520122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619520122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619520122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619520122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619520122 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727619520122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727619520144 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727619520146 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 85C Model" {  } {  } 0 0 "Analyzing Slow 850mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727619520163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.289 " "Worst-case setup slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.289               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.623               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.113               0.000 clk_lvds_i  " "    4.113               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.065               0.000 gclk0_148m50_i  " "    6.065               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.268               0.000 memrefclk_i  " "    6.268               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.941               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.941               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.658               0.000 n/a  " "   13.658               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.961               0.000 altera_reserved_tck  " "   37.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619520277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.092               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 altera_reserved_tck  " "    0.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 clk_lvds_i  " "    0.137               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.147               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 gclk0_148m50_i  " "    0.191               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 memrefclk_i  " "    0.236               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.518               0.000 n/a  " "   15.518               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619520300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.563 " "Worst-case recovery slack is 1.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.563               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.149               0.000 clk_lvds_i  " "    5.149               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.963               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.963               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.147               0.000 altera_reserved_tck  " "   96.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619520313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.373 " "Worst-case removal slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.373               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clk_lvds_i  " "    0.468               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.477               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 altera_reserved_tck  " "    0.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619520325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.867               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.854               0.000 clk_lvds_i  " "    2.854               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 gclk0_148m50_i  " "    2.877               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.453               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.453               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.506               0.000 memrefclk_i  " "    3.506               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.129               0.000 altera_reserved_tck  " "   49.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619520329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619520329 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619520388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619520388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619520388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619520388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.783 ns " "Worst Case Available Settling Time: 2.783 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619520388 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619520388 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727619520388 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 0C Model" {  } {  } 0 0 "Analyzing Slow 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727619520392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727619520442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727619522611 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619522903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619522903 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619522903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619522903 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619522903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619522903 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619522903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619522903 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619522926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619522926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619522926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619522926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619522926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727619522926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727619522926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.511 " "Worst-case setup slack is 0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.511               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.809               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.184               0.000 clk_lvds_i  " "    4.184               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.140               0.000 gclk0_148m50_i  " "    6.140               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.518               0.000 memrefclk_i  " "    6.518               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.002               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.002               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.669               0.000 n/a  " "   13.669               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.149               0.000 altera_reserved_tck  " "   38.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 altera_reserved_tck  " "    0.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.155               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.157               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 clk_lvds_i  " "    0.220               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.231               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 gclk0_148m50_i  " "    0.266               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 memrefclk_i  " "    0.350               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.541               0.000 n/a  " "   15.541               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.697 " "Worst-case recovery slack is 1.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.697               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.341               0.000 clk_lvds_i  " "    5.341               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.117               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.117               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.400               0.000 altera_reserved_tck  " "   96.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.419 " "Worst-case removal slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.419               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 clk_lvds_i  " "    0.494               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 altera_reserved_tck  " "    0.571               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.579               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.845               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.856               0.000 clk_lvds_i  " "    2.856               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.875               0.000 gclk0_148m50_i  " "    2.875               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.448               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.448               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.504               0.000 memrefclk_i  " "    3.504               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.296               0.000 altera_reserved_tck  " "   49.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523050 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.955 ns " "Worst Case Available Settling Time: 2.955 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523097 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523097 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727619523097 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 0C Model" {  } {  } 0 0 "Analyzing Fast 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727619523100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[0\]~1 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619523411 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619523411 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619523411 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619523411 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619523411 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619523411 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727619523411 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727619523411 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619523457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619523457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619523457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619523457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727619523457 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727619523457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727619523457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.647 " "Worst-case setup slack is 1.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.647               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.647               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.900               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.549               0.000 clk_lvds_i  " "    5.549               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.445               0.000 gclk0_148m50_i  " "    6.445               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.192               0.000 memrefclk_i  " "    7.192               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.578               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.578               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.928               0.000 n/a  " "   15.928               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.741               0.000 altera_reserved_tck  " "   40.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.080               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.115               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_lvds_i  " "    0.126               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 memrefclk_i  " "    0.148               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 gclk0_148m50_i  " "    0.163               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.590               0.000 n/a  " "   13.590               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.335 " "Worst-case recovery slack is 2.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.335               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.335               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.026               0.000 clk_lvds_i  " "    6.026               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.561               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.561               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.867               0.000 altera_reserved_tck  " "   97.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.253 " "Worst-case removal slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.253               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_lvds_i  " "    0.297               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 altera_reserved_tck  " "    0.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.377               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.906               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.936               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098               0.000 clk_lvds_i  " "    3.098               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098               0.000 gclk0_148m50_i  " "    3.098               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.728               0.000 memrefclk_i  " "    3.728               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.741               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.741               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.938               0.000 altera_reserved_tck  " "   48.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727619523535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727619523535 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523582 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523582 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523582 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523582 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.725 ns " "Worst Case Available Settling Time: 4.725 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523582 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727619523582 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727619523582 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727619523969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727619523970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5921 " "Peak virtual memory: 5921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727619524060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 10:18:44 2024 " "Processing ended: Sun Sep 29 10:18:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727619524060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727619524060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727619524060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727619524060 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727619524852 ""}
