

================================================================
== Vitis HLS Report for 'backprop_Pipeline_RELU_loop12'
================================================================
* Date:           Fri May 30 21:43:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.609 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.712 us|  0.712 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU_loop1  |       87|       87|        29|         29|          1|     3|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 29, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 29, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:372]   --->   Operation 32 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dactivations3_0_1 = alloca i32 1"   --->   Operation 33 'alloca' 'dactivations3_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dactivations3_1_1 = alloca i32 1"   --->   Operation 34 'alloca' 'dactivations3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dactivations3_2_1 = alloca i32 1"   --->   Operation 35 'alloca' 'dactivations3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%activations3_0_4 = alloca i32 1"   --->   Operation 36 'alloca' 'activations3_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%activations3_1_4 = alloca i32 1"   --->   Operation 37 'alloca' 'activations3_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%activations3_2_4 = alloca i32 1"   --->   Operation 38 'alloca' 'activations3_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dactivations3_0_01_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_0_01"   --->   Operation 39 'read' 'dactivations3_0_01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dactivations3_1_02_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_1_02"   --->   Operation 40 'read' 'dactivations3_1_02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dactivations3_2_03_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_2_03"   --->   Operation 41 'read' 'dactivations3_2_03_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%activations3_0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0"   --->   Operation 42 'read' 'activations3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%activations3_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1"   --->   Operation 43 'read' 'activations3_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%activations3_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2"   --->   Operation 44 'read' 'activations3_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations3_2_read, i64 %activations3_2_4"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations3_1_read, i64 %activations3_1_4"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations3_0_read, i64 %activations3_0_4"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %dactivations3_2_03_read, i64 %dactivations3_2_1"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %dactivations3_1_02_read, i64 %dactivations3_1_1"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %dactivations3_0_01_read, i64 %dactivations3_0_1"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln34 = store i2 0, i2 %i_17" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:372]   --->   Operation 51 'store' 'store_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i30"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i = load i2 %i_17" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 53 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.43ns)   --->   "%icmp_ln36 = icmp_eq  i2 %i, i2 3" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 54 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.43ns)   --->   "%add_ln36 = add i2 %i, i2 1" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 56 'add' 'add_ln36' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc.i30.split, void %for.inc.i35.preheader.exitStub" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 57 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%activations3_0_4_load_1 = load i64 %activations3_0_4" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 58 'load' 'activations3_0_4_load_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%activations3_1_4_load_1 = load i64 %activations3_1_4" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 59 'load' 'activations3_1_4_load_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%activations3_2_4_load_1 = load i64 %activations3_2_4" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 60 'load' 'activations3_2_4_load_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.41ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_4_load_1, i64 %activations3_1_4_load_1, i64 %activations3_2_4_load_1, i2 %i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 61 'mux' 'tmp_5' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [4/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_5" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 62 'dsub' 'sub_i2' <Predicate = (!icmp_ln36)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %tmp_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 63 'bitcast' 'bitcast_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.28ns)   --->   "%xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 64 'xor' 'xor_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%dactivations3_0_1_load = load i64 %dactivations3_0_1"   --->   Operation 115 'load' 'dactivations3_0_1_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%dactivations3_1_1_load = load i64 %dactivations3_1_1"   --->   Operation 116 'load' 'dactivations3_1_1_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%dactivations3_2_1_load = load i64 %dactivations3_2_1"   --->   Operation 117 'load' 'dactivations3_2_1_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%activations3_0_4_load = load i64 %activations3_0_4"   --->   Operation 118 'load' 'activations3_0_4_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%activations3_1_4_load = load i64 %activations3_1_4"   --->   Operation 119 'load' 'activations3_1_4_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%activations3_2_4_load = load i64 %activations3_2_4"   --->   Operation 120 'load' 'activations3_2_4_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_2_4_out, i64 %activations3_2_4_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_1_4_out, i64 %activations3_1_4_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_0_4_out, i64 %activations3_0_4_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_2_1_out, i64 %dactivations3_2_1_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_1_1_out, i64 %dactivations3_1_1_load"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_0_1_out, i64 %dactivations3_0_1_load"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.24>
ST_3 : Operation 65 [3/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_5" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 65 'dsub' 'sub_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i64 %xor_ln39" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 66 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [10/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 67 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.24>
ST_4 : Operation 68 [2/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_5" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 68 'dsub' 'sub_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [9/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 69 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 70 [1/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_5" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 70 'dsub' 'sub_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [8/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 71 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.24>
ST_6 : Operation 72 [4/4] (4.50ns)   --->   "%dactivations3_1 = dmul i64 %tmp_5, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 72 'dmul' 'dactivations3_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [7/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 73 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.24>
ST_7 : Operation 74 [3/4] (4.50ns)   --->   "%dactivations3_1 = dmul i64 %tmp_5, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 74 'dmul' 'dactivations3_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [6/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 75 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.24>
ST_8 : Operation 76 [2/4] (4.50ns)   --->   "%dactivations3_1 = dmul i64 %tmp_5, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 76 'dmul' 'dactivations3_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [5/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 77 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 78 [1/4] (4.50ns)   --->   "%dactivations3_1 = dmul i64 %tmp_5, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 78 'dmul' 'dactivations3_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [4/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 79 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 80 [3/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 80 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 81 [2/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 81 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.24>
ST_12 : Operation 82 [1/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 82 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 83 [4/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 83 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 84 [3/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 84 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 85 [2/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 85 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 86 [1/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 86 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.22>
ST_17 : Operation 87 [14/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 87 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.22>
ST_18 : Operation 88 [13/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 88 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.22>
ST_19 : Operation 89 [12/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 89 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.22>
ST_20 : Operation 90 [11/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 90 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.22>
ST_21 : Operation 91 [10/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 91 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.22>
ST_22 : Operation 92 [9/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 92 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 93 [8/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 93 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.22>
ST_24 : Operation 94 [7/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 94 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.22>
ST_25 : Operation 95 [6/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 95 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.22>
ST_26 : Operation 96 [5/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 96 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.22>
ST_27 : Operation 97 [4/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 97 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.22>
ST_28 : Operation 98 [3/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 98 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.22>
ST_29 : Operation 99 [2/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 99 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.60>
ST_30 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:372]   --->   Operation 100 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 101 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 102 [1/14] (5.22ns)   --->   "%activations3_1_2 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 102 'ddiv' 'activations3_1_2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 103 [1/1] (0.66ns)   --->   "%switch_ln38 = switch i2 %i, void %branch8, i2 0, void %for.inc.i30.split.for.inc.i30.split9_crit_edge, i2 1, void %for.inc.i30.split.for.inc.i30.split9_crit_edge8" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 103 'switch' 'switch_ln38' <Predicate = true> <Delay = 0.66>
ST_30 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %activations3_1_2, i64 %activations3_1_4" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 104 'store' 'store_ln39' <Predicate = (i == 1)> <Delay = 0.38>
ST_30 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln38 = store i64 %dactivations3_1, i64 %dactivations3_1_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 105 'store' 'store_ln38' <Predicate = (i == 1)> <Delay = 0.38>
ST_30 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc.i30.split9" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 106 'br' 'br_ln38' <Predicate = (i == 1)> <Delay = 0.00>
ST_30 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %activations3_1_2, i64 %activations3_0_4" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 107 'store' 'store_ln39' <Predicate = (i == 0)> <Delay = 0.38>
ST_30 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln38 = store i64 %dactivations3_1, i64 %dactivations3_0_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 108 'store' 'store_ln38' <Predicate = (i == 0)> <Delay = 0.38>
ST_30 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc.i30.split9" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 109 'br' 'br_ln38' <Predicate = (i == 0)> <Delay = 0.00>
ST_30 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln39 = store i64 %activations3_1_2, i64 %activations3_2_4" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 110 'store' 'store_ln39' <Predicate = (i != 0 & i != 1)> <Delay = 0.38>
ST_30 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln38 = store i64 %dactivations3_1, i64 %dactivations3_2_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 111 'store' 'store_ln38' <Predicate = (i != 0 & i != 1)> <Delay = 0.38>
ST_30 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i30.split9"   --->   Operation 112 'br' 'br_ln0' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_30 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln34 = store i2 %add_ln36, i2 %i_17" [data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:372]   --->   Operation 113 'store' 'store_ln34' <Predicate = true> <Delay = 0.38>
ST_30 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i30" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 114 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 64 bit ('activations3_2_4') [19]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'activations3_2_read' on local variable 'activations3_2_4' [26]  (0.387 ns)

 <State 2>: 4.754ns
The critical path consists of the following:
	'load' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372) on local variable 'i', data/benchmarks/backprop/backprop.c:34->data/benchmarks/backprop/backprop.c:372 [35]  (0.000 ns)
	'mux' operation 64 bit ('tmp_5', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372) [46]  (0.420 ns)
	'dsub' operation 64 bit ('sub_i2', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372) [47]  (4.334 ns)

 <State 3>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 4>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 5>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 6>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 7>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 8>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 9>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 10>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 11>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 12>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [52]  (5.242 ns)

 <State 13>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [53]  (4.334 ns)

 <State 14>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [53]  (4.334 ns)

 <State 15>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [53]  (4.334 ns)

 <State 16>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [53]  (4.334 ns)

 <State 17>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 18>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 19>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 20>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 21>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 22>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 23>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 24>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 25>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 26>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 27>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 28>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 29>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)

 <State 30>: 5.609ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [54]  (5.222 ns)
	'store' operation 0 bit ('store_ln39', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) of variable 'activations3[1]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372 on local variable 'activations3_1_4' [57]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
