GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/simple_pattern.v'
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/gowin_clkdiv/gowin_clkdiv.v'
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/gowin_rpll/gowin_rpll.v'
Analyzing Verilog file '/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v'
Compiling module 'top_display'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v":2)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v":25)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v":26)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v":27)
Compiling module 'Gowin_rPLL'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/gowin_rpll/gowin_rpll.v":10)
Compiling module 'Gowin_CLKDIV'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/gowin_clkdiv/gowin_clkdiv.v":10)
Compiling module 'Simple_pattern'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/simple_pattern.v":3)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/simple_pattern.v":29)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/simple_pattern.v":42)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 1 for port 'o_red'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v":55)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 1 for port 'o_green'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v":56)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 1 for port 'o_blue'("/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/src/vga_top.v":57)
NOTE  (EX0101) : Current top module is "top_display"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/impl/gwsynthesis/VGA_Display.vg" completed
[100%] Generate report file "/home/muddassir/Gowin/IDE/bin/FPGA_Projects/VGA_Display/impl/gwsynthesis/VGA_Display_syn.rpt.html" completed
GowinSynthesis finish
