# 0 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk.dts"







/dts-v1/;
# 1 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi" 1







# 1 "arch/arm64/boot/dts/renesas/r8a779g0.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a779g0-cpg-mssr.h" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/renesas-cpg-mssr.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a779g0-cpg-mssr.h" 2
# 9 "arch/arm64/boot/dts/renesas/r8a779g0.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/renesas/r8a779g0.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a779g0-sysc.h" 1
# 11 "arch/arm64/boot/dts/renesas/r8a779g0.dtsi" 2

/ {
 compatible = "renesas,r8a779g0";
 #address-cells = <2>;
 #size-cells = <2>;


 audio_clkin: audio_clkin {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };


 can_clk: can {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 cluster0_opp: opp-table-0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-500000000 {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <825000>;
   clock-latency-ns = <500000>;
  };
  opp-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <825000>;
   clock-latency-ns = <500000>;
  };
  opp-1500000000 {
   opp-hz = /bits/ 64 <1500000000>;
   opp-microvolt = <825000>;
   clock-latency-ns = <500000>;
  };
  opp-1700000000 {
   opp-hz = /bits/ 64 <1700000000>;
   opp-microvolt = <825000>;
   clock-latency-ns = <500000>;
   opp-suspend;
  };
  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <880000>;
   clock-latency-ns = <500000>;
   turbo-mode;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&a76_0>;
    };
    core1 {
     cpu = <&a76_1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&a76_2>;
    };
    core1 {
     cpu = <&a76_3>;
    };
   };
  };

  a76_0: cpu@0 {
   compatible = "arm,cortex-a76";
   reg = <0>;
   device_type = "cpu";
   power-domains = <&sysc 0>;
   next-level-cache = <&L3_CA76_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 43>;
   operating-points-v2 = <&cluster0_opp>;
  };

  a76_1: cpu@100 {
   compatible = "arm,cortex-a76";
   reg = <0x100>;
   device_type = "cpu";
   power-domains = <&sysc 1>;
   next-level-cache = <&L3_CA76_0>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 43>;
   operating-points-v2 = <&cluster0_opp>;
  };

  a76_2: cpu@10000 {
   compatible = "arm,cortex-a76";
   reg = <0x10000>;
   device_type = "cpu";
   power-domains = <&sysc 2>;
   next-level-cache = <&L3_CA76_1>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 43>;
   operating-points-v2 = <&cluster0_opp>;
  };

  a76_3: cpu@10100 {
   compatible = "arm,cortex-a76";
   reg = <0x10100>;
   device_type = "cpu";
   power-domains = <&sysc 3>;
   next-level-cache = <&L3_CA76_1>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   clocks = <&cpg 0 43>;
   operating-points-v2 = <&cluster0_opp>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    local-timer-stop;
    entry-latency-us = <400>;
    exit-latency-us = <500>;
    min-residency-us = <4000>;
   };
        };

  L3_CA76_0: cache-controller-0 {
   compatible = "cache";
   power-domains = <&sysc 16>;
   cache-unified;
   cache-level = <3>;
  };

  L3_CA76_1: cache-controller-1 {
   compatible = "cache";
   power-domains = <&sysc 17>;
   cache-unified;
   cache-level = <3>;
  };
 };

 psci {
  compatible = "arm,psci-1.0", "arm,psci-0.2";
  method = "smc";
 };

 extal_clk: extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 extalr_clk: extalr {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 pmu_a76 {
  compatible = "arm,cortex-a76-pmu";
  interrupts-extended = <&gic 1 7 8>;
 };


 scif_clk: scif {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 soc: soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rwdt: watchdog@e6020000 {
   compatible = "renesas,r8a779g0-wdt",
         "renesas,rcar-gen4-wdt";
   reg = <0 0xe6020000 0 0x0c>;
   interrupts = <0 330 4>;
   clocks = <&cpg 1 907>;
   power-domains = <&sysc 64>;
   resets = <&cpg 907>;
   status = "disabled";
  };

  pfc: pinctrl@e6050000 {
   compatible = "renesas,pfc-r8a779g0";
   reg = <0 0xe6050000 0 0x16c>, <0 0xe6050800 0 0x16c>,
         <0 0xe6058000 0 0x16c>, <0 0xe6058800 0 0x16c>,
         <0 0xe6060000 0 0x16c>, <0 0xe6060800 0 0x16c>,
         <0 0xe6061000 0 0x16c>, <0 0xe6061800 0 0x16c>,
         <0 0xe6068000 0 0x16c>;
  };

  gpio0: gpio@e6050180 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6050180 0 0x54>;
   interrupts = <0 619 4>;
   clocks = <&cpg 1 915>;
   power-domains = <&sysc 64>;
   resets = <&cpg 915>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 0 19>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@e6050980 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6050980 0 0x54>;
   interrupts = <0 623 4>;
   clocks = <&cpg 1 915>;
   power-domains = <&sysc 64>;
   resets = <&cpg 915>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 32 29>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@e6058180 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6058180 0 0x54>;
   interrupts = <0 627 4>;
   clocks = <&cpg 1 916>;
   power-domains = <&sysc 64>;
   resets = <&cpg 916>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 64 20>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@e6058980 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6058980 0 0x54>;
   interrupts = <0 631 4>;
   clocks = <&cpg 1 916>;
   power-domains = <&sysc 64>;
   resets = <&cpg 916>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 96 30>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@e6060180 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6060180 0 0x54>;
   interrupts = <0 635 4>;
   clocks = <&cpg 1 917>;
   power-domains = <&sysc 64>;
   resets = <&cpg 917>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 128 25>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio@e6060980 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6060980 0 0x54>;
   interrupts = <0 639 4>;
   clocks = <&cpg 1 917>;
   power-domains = <&sysc 64>;
   resets = <&cpg 917>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 160 21>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio@e6061180 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6061180 0 0x54>;
   interrupts = <0 643 4>;
   clocks = <&cpg 1 917>;
   power-domains = <&sysc 64>;
   resets = <&cpg 917>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 192 21>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio7: gpio@e6061980 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6061980 0 0x54>;
   interrupts = <0 647 4>;
   clocks = <&cpg 1 917>;
   power-domains = <&sysc 64>;
   resets = <&cpg 917>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 224 21>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio8: gpio@e6068180 {
   compatible = "renesas,gpio-r8a779g0",
         "renesas,rcar-gen4-gpio";
   reg = <0 0xe6068180 0 0x54>;
   interrupts = <0 651 4>;
   clocks = <&cpg 1 918>;
   power-domains = <&sysc 64>;
   resets = <&cpg 918>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pfc 0 256 14>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  cmt0: timer@e60f0000 {
   compatible = "renesas,r8a779g0-cmt0",
         "renesas,rcar-gen4-cmt0";
   reg = <0 0xe60f0000 0 0x1004>;
   interrupts = <0 260 4>,
         <0 261 4>;
   clocks = <&cpg 1 910>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 910>;
   status = "disabled";
  };

  cmt1: timer@e6130000 {
   compatible = "renesas,r8a779g0-cmt1",
         "renesas,rcar-gen4-cmt1";
   reg = <0 0xe6130000 0 0x1004>;
   interrupts = <0 262 4>,
         <0 263 4>,
         <0 264 4>,
         <0 265 4>,
         <0 266 4>,
         <0 267 4>,
         <0 268 4>,
         <0 269 4>;
   clocks = <&cpg 1 911>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 911>;
   status = "disabled";
  };

  cmt2: timer@e6140000 {
   compatible = "renesas,r8a779g0-cmt1",
         "renesas,rcar-gen4-cmt1";
   reg = <0 0xe6140000 0 0x1004>;
   interrupts = <0 270 4>,
         <0 271 4>,
         <0 272 4>,
         <0 273 4>,
         <0 274 4>,
         <0 275 4>,
         <0 276 4>,
         <0 277 4>;
   clocks = <&cpg 1 912>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 912>;
   status = "disabled";
  };

  cmt3: timer@e6148000 {
   compatible = "renesas,r8a779g0-cmt1",
         "renesas,rcar-gen4-cmt1";
   reg = <0 0xe6148000 0 0x1004>;
   interrupts = <0 278 4>,
         <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 285 4>;
   clocks = <&cpg 1 913>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 913>;
   status = "disabled";
  };

  cpg: clock-controller@e6150000 {
   compatible = "renesas,r8a779g0-cpg-mssr";
   reg = <0 0xe6150000 0 0x4000>;
   clocks = <&extal_clk>, <&extalr_clk>;
   clock-names = "extal", "extalr";
   #clock-cells = <2>;
   #power-domain-cells = <0>;
   #reset-cells = <1>;
  };

  rst: reset-controller@e6160000 {
   compatible = "renesas,r8a779g0-rst";
   reg = <0 0xe6160000 0 0x4000>;
  };

  sysc: system-controller@e6180000 {
   compatible = "renesas,r8a779g0-sysc";
   reg = <0 0xe6180000 0 0x4000>;
   #power-domain-cells = <1>;
  };

  tsc: thermal@e6198000 {
   compatible = "renesas,r8a779g0-thermal";
   reg = <0 0xe6198000 0 0x200>,
         <0 0xe61a0000 0 0x200>,
         <0 0xe61a8000 0 0x200>,
         <0 0xe61b0000 0 0x200>;
   clocks = <&cpg 1 919>;
   power-domains = <&sysc 64>;
   resets = <&cpg 919>;
   #thermal-sensor-cells = <1>;
  };

  intc_ex: interrupt-controller@e61c0000 {
   compatible = "renesas,intc-ex-r8a779g0", "renesas,irqc";
   #interrupt-cells = <2>;
   interrupt-controller;
   reg = <0 0xe61c0000 0 0x200>;
   interrupts = <0 0 4>,
         <0 1 4>,
         <0 2 4>,
         <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   clocks = <&cpg 1 611>;
   power-domains = <&sysc 64>;
   resets = <&cpg 611>;
  };

  tmu0: timer@e61e0000 {
   compatible = "renesas,tmu-r8a779g0", "renesas,tmu";
   reg = <0 0xe61e0000 0 0x30>;
   interrupts = <0 289 4>,
         <0 290 4>,
         <0 291 4>;
   clocks = <&cpg 1 713>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 713>;
   status = "disabled";
  };

  tmu1: timer@e6fc0000 {
   compatible = "renesas,tmu-r8a779g0", "renesas,tmu";
   reg = <0 0xe6fc0000 0 0x30>;
   interrupts = <0 292 4>,
         <0 293 4>,
         <0 294 4>;
   clocks = <&cpg 1 714>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 714>;
   status = "disabled";
  };

  tmu2: timer@e6fd0000 {
   compatible = "renesas,tmu-r8a779g0", "renesas,tmu";
   reg = <0 0xe6fd0000 0 0x30>;
   interrupts = <0 296 4>,
         <0 297 4>,
         <0 298 4>;
   clocks = <&cpg 1 715>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 715>;
   status = "disabled";
  };

  tmu3: timer@e6fe0000 {
   compatible = "renesas,tmu-r8a779g0", "renesas,tmu";
   reg = <0 0xe6fe0000 0 0x30>;
   interrupts = <0 300 4>,
         <0 301 4>,
         <0 302 4>;
   clocks = <&cpg 1 716>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 716>;
   status = "disabled";
  };

  tmu4: timer@ffc00000 {
   compatible = "renesas,tmu-r8a779g0", "renesas,tmu";
   reg = <0 0xffc00000 0 0x30>;
   interrupts = <0 304 4>,
         <0 305 4>,
         <0 306 4>;
   clocks = <&cpg 1 717>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 717>;
   status = "disabled";
  };

  i2c0: i2c@e6500000 {
   compatible = "renesas,i2c-r8a779g0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe6500000 0 0x40>;
   interrupts = <0 610 4>;
   clocks = <&cpg 1 518>;
   dmas = <&dmac0 0x91>, <&dmac0 0x90>,
          <&dmac1 0x91>, <&dmac1 0x90>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 518>;
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@e6508000 {
   compatible = "renesas,i2c-r8a779g0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe6508000 0 0x40>;
   interrupts = <0 611 4>;
   clocks = <&cpg 1 519>;
   dmas = <&dmac0 0x93>, <&dmac0 0x92>,
          <&dmac1 0x93>, <&dmac1 0x92>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 519>;
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@e6510000 {
   compatible = "renesas,i2c-r8a779g0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe6510000 0 0x40>;
   interrupts = <0 612 4>;
   clocks = <&cpg 1 520>;
   dmas = <&dmac0 0x95>, <&dmac0 0x94>,
          <&dmac1 0x95>, <&dmac1 0x94>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 520>;
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c3: i2c@e66d0000 {
   compatible = "renesas,i2c-r8a779g0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe66d0000 0 0x40>;
   interrupts = <0 613 4>;
   clocks = <&cpg 1 521>;
   dmas = <&dmac0 0x97>, <&dmac0 0x96>,
          <&dmac1 0x97>, <&dmac1 0x96>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 521>;
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@e66d8000 {
   compatible = "renesas,i2c-r8a779g0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe66d8000 0 0x40>;
   interrupts = <0 614 4>;
   clocks = <&cpg 1 522>;
   dma-names = "tx", "rx", "tx", "rx";
   dmas = <&dmac0 0x99>, <&dmac0 0x98>,
          <&dmac1 0x99>, <&dmac1 0x98>;
   power-domains = <&sysc 64>;
   resets = <&cpg 522>;
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c5: i2c@e66e0000 {
   compatible = "renesas,i2c-r8a779g0",
         "renesas,rcar-gen4-i2c";
   reg = <0 0xe66e0000 0 0x40>;
   interrupts = <0 615 4>;
   clocks = <&cpg 1 523>;
   dmas = <&dmac0 0x9b>, <&dmac0 0x9a>,
          <&dmac1 0x9b>, <&dmac1 0x9a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 523>;
   i2c-scl-internal-delay-ns = <110>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  hscif0: serial@e6540000 {
   compatible = "renesas,hscif-r8a779g0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe6540000 0 0x60>;
   interrupts = <0 246 4>;
   clocks = <&cpg 1 514>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x31>, <&dmac0 0x30>,
          <&dmac1 0x31>, <&dmac1 0x30>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 514>;
   status = "disabled";
  };

  hscif1: serial@e6550000 {
   compatible = "renesas,hscif-r8a779g0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe6550000 0 0x60>;
   interrupts = <0 247 4>;
   clocks = <&cpg 1 515>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x33>, <&dmac0 0x32>,
          <&dmac1 0x33>, <&dmac1 0x32>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 515>;
   status = "disabled";
  };

  hscif2: serial@e6560000 {
   compatible = "renesas,hscif-r8a779g0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe6560000 0 0x60>;
   interrupts = <0 248 4>;
   clocks = <&cpg 1 516>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x35>, <&dmac0 0x34>,
          <&dmac1 0x35>, <&dmac1 0x34>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 516>;
   status = "disabled";
  };

  hscif3: serial@e66a0000 {
   compatible = "renesas,hscif-r8a779g0",
         "renesas,rcar-gen4-hscif", "renesas,hscif";
   reg = <0 0xe66a0000 0 0x60>;
   interrupts = <0 249 4>;
   clocks = <&cpg 1 517>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x37>, <&dmac0 0x36>,
          <&dmac1 0x37>, <&dmac1 0x36>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 517>;
   status = "disabled";
  };

  canfd: can@e6660000 {
   compatible = "renesas,r8a779g0-canfd",
         "renesas,rcar-gen4-canfd";
   reg = <0 0xe6660000 0 0x8500>;
   interrupts = <0 412 4>,
         <0 413 4>;
   interrupt-names = "ch_int", "g_int";
   clocks = <&cpg 1 328>,
     <&cpg 0 53>,
     <&can_clk>;
   clock-names = "fck", "canfd", "can_clk";
   assigned-clocks = <&cpg 0 53>;
   assigned-clock-rates = <80000000>;
   power-domains = <&sysc 64>;
   resets = <&cpg 328>;
   status = "disabled";

   channel0 {
    status = "disabled";
   };

   channel1 {
    status = "disabled";
   };

   channel2 {
    status = "disabled";
   };

   channel3 {
    status = "disabled";
   };

   channel4 {
    status = "disabled";
   };

   channel5 {
    status = "disabled";
   };

   channel6 {
    status = "disabled";
   };

   channel7 {
    status = "disabled";
   };
  };

  avb0: ethernet@e6800000 {
   compatible = "renesas,etheravb-r8a779g0",
         "renesas,etheravb-rcar-gen4";
   reg = <0 0xe6800000 0 0x800>;
   interrupts = <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 346 4>,
         <0 347 4>,
         <0 348 4>,
         <0 349 4>,
         <0 350 4>,
         <0 351 4>,
         <0 352 4>,
         <0 353 4>,
         <0 354 4>,
         <0 355 4>,
         <0 356 4>,
         <0 357 4>,
         <0 358 4>,
         <0 359 4>;
   interrupt-names = "ch0", "ch1", "ch2", "ch3", "ch4",
       "ch5", "ch6", "ch7", "ch8", "ch9",
       "ch10", "ch11", "ch12", "ch13",
       "ch14", "ch15", "ch16", "ch17",
       "ch18", "ch19", "ch20", "ch21",
       "ch22", "ch23", "ch24";
   clocks = <&cpg 1 211>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 211>;
   phy-mode = "rgmii";
   rx-internal-delay-ps = <0>;
   tx-internal-delay-ps = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  avb1: ethernet@e6810000 {
   compatible = "renesas,etheravb-r8a779g0",
         "renesas,etheravb-rcar-gen4";
   reg = <0 0xe6810000 0 0x800>;
   interrupts = <0 360 4>,
         <0 361 4>,
         <0 362 4>,
         <0 363 4>,
         <0 364 4>,
         <0 365 4>,
         <0 366 4>,
         <0 367 4>,
         <0 368 4>,
         <0 369 4>,
         <0 370 4>,
         <0 371 4>,
         <0 372 4>,
         <0 373 4>,
         <0 374 4>,
         <0 375 4>,
         <0 376 4>,
         <0 377 4>,
         <0 378 4>,
         <0 379 4>,
         <0 380 4>,
         <0 381 4>,
         <0 382 4>,
         <0 383 4>,
         <0 384 4>;
   interrupt-names = "ch0", "ch1", "ch2", "ch3", "ch4",
       "ch5", "ch6", "ch7", "ch8", "ch9",
       "ch10", "ch11", "ch12", "ch13",
       "ch14", "ch15", "ch16", "ch17",
       "ch18", "ch19", "ch20", "ch21",
       "ch22", "ch23", "ch24";
   clocks = <&cpg 1 212>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 212>;
   phy-mode = "rgmii";
   rx-internal-delay-ps = <0>;
   tx-internal-delay-ps = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  avb2: ethernet@e6820000 {
   compatible = "renesas,etheravb-r8a779g0",
         "renesas,etheravb-rcar-gen4";
   reg = <0 0xe6820000 0 0x1000>;
   interrupts = <0 385 4>,
         <0 386 4>,
         <0 387 4>,
         <0 388 4>,
         <0 389 4>,
         <0 390 4>,
         <0 391 4>,
         <0 392 4>,
         <0 393 4>,
         <0 394 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>;
   interrupt-names = "ch0", "ch1", "ch2", "ch3", "ch4",
       "ch5", "ch6", "ch7", "ch8", "ch9",
       "ch10", "ch11", "ch12", "ch13",
       "ch14", "ch15", "ch16", "ch17",
       "ch18", "ch19", "ch20", "ch21",
       "ch22", "ch23", "ch24";
   clocks = <&cpg 1 213>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 213>;
   phy-mode = "rgmii";
   rx-internal-delay-ps = <0>;
   tx-internal-delay-ps = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pwm0: pwm@e6e30000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e30000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm1: pwm@e6e31000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e31000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm2: pwm@e6e32000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e32000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm3: pwm@e6e33000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e33000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm4: pwm@e6e34000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e34000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm5: pwm@e6e35000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e35000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm6: pwm@e6e36000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e36000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm7: pwm@e6e37000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e37000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm8: pwm@e6e38000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e38000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  pwm9: pwm@e6e39000 {
   compatible = "renesas,pwm-r8a779g0", "renesas,pwm-rcar";
   reg = <0 0xe6e39000 0 0x10>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 628>;
   power-domains = <&sysc 64>;
   resets = <&cpg 628>;
   status = "disabled";
  };

  scif0: serial@e6e60000 {
   compatible = "renesas,scif-r8a779g0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6e60000 0 64>;
   interrupts = <0 251 4>;
   clocks = <&cpg 1 702>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x51>, <&dmac0 0x50>,
          <&dmac1 0x51>, <&dmac1 0x50>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 702>;
   status = "disabled";
  };

  scif1: serial@e6e68000 {
   compatible = "renesas,scif-r8a779g0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6e68000 0 64>;
   interrupts = <0 252 4>;
   clocks = <&cpg 1 703>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x53>, <&dmac0 0x52>,
          <&dmac1 0x53>, <&dmac1 0x52>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 703>;
   status = "disabled";
  };

  scif3: serial@e6c50000 {
   compatible = "renesas,scif-r8a779g0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6c50000 0 64>;
   interrupts = <0 253 4>;
   clocks = <&cpg 1 704>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x57>, <&dmac0 0x56>,
          <&dmac1 0x57>, <&dmac1 0x56>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 704>;
   status = "disabled";
  };

  scif4: serial@e6c40000 {
   compatible = "renesas,scif-r8a779g0",
         "renesas,rcar-gen4-scif", "renesas,scif";
   reg = <0 0xe6c40000 0 64>;
   interrupts = <0 254 4>;
   clocks = <&cpg 1 705>,
     <&cpg 0 58>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac0 0x59>, <&dmac0 0x58>,
          <&dmac1 0x59>, <&dmac1 0x58>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 705>;
   status = "disabled";
  };

  tpu: pwm@e6e80000 {
   compatible = "renesas,tpu-r8a779g0", "renesas,tpu";
   reg = <0 0xe6e80000 0 0x148>;
   interrupts = <0 308 4>;
   clocks = <&cpg 1 718>;
   power-domains = <&sysc 64>;
   resets = <&cpg 718>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  msiof0: spi@e6e90000 {
   compatible = "renesas,msiof-r8a779g0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6e90000 0 0x0064>;
   interrupts = <0 239 4>;
   clocks = <&cpg 1 618>;
   dmas = <&dmac0 0x41>, <&dmac0 0x40>,
          <&dmac1 0x41>, <&dmac1 0x40>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 618>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof1: spi@e6ea0000 {
   compatible = "renesas,msiof-r8a779g0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6ea0000 0 0x0064>;
   interrupts = <0 240 4>;
   clocks = <&cpg 1 619>;
   dmas = <&dmac0 0x43>, <&dmac0 0x42>,
          <&dmac1 0x43>, <&dmac1 0x42>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 619>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof2: spi@e6c00000 {
   compatible = "renesas,msiof-r8a779g0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6c00000 0 0x0064>;
   interrupts = <0 241 4>;
   clocks = <&cpg 1 620>;
   dmas = <&dmac0 0x45>, <&dmac0 0x44>,
          <&dmac1 0x45>, <&dmac1 0x44>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 620>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof3: spi@e6c10000 {
   compatible = "renesas,msiof-r8a779g0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6c10000 0 0x0064>;
   interrupts = <0 242 4>;
   clocks = <&cpg 1 621>;
   dmas = <&dmac0 0x47>, <&dmac0 0x46>,
          <&dmac1 0x47>, <&dmac1 0x46>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 621>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof4: spi@e6c20000 {
   compatible = "renesas,msiof-r8a779g0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6c20000 0 0x0064>;
   interrupts = <0 243 4>;
   clocks = <&cpg 1 622>;
   dmas = <&dmac0 0x49>, <&dmac0 0x48>,
          <&dmac1 0x49>, <&dmac1 0x48>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 622>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof5: spi@e6c28000 {
   compatible = "renesas,msiof-r8a779g0",
         "renesas,rcar-gen4-msiof";
   reg = <0 0xe6c28000 0 0x0064>;
   interrupts = <0 244 4>;
   clocks = <&cpg 1 623>;
   dmas = <&dmac0 0x4b>, <&dmac0 0x4a>,
          <&dmac1 0x4b>, <&dmac1 0x4a>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 64>;
   resets = <&cpg 623>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  vin00: video@e6ef0000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef0000 0 0x1000>;
   interrupts = <0 529 4>;
   clocks = <&cpg 1 730>;
   power-domains = <&sysc 64>;
   resets = <&cpg 730>;
   renesas,id = <0>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin00isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin00>;
     };
    };
   };
  };

  vin01: video@e6ef1000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef1000 0 0x1000>;
   interrupts = <0 530 4>;
   clocks = <&cpg 1 731>;
   power-domains = <&sysc 64>;
   resets = <&cpg 731>;
   renesas,id = <1>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin01isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin01>;
     };
    };
   };
  };

  vin02: video@e6ef2000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef2000 0 0x1000>;
   interrupts = <0 531 4>;
   clocks = <&cpg 1 800>;
   power-domains = <&sysc 64>;
   resets = <&cpg 800>;
   renesas,id = <2>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin02isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin02>;
     };
    };
   };
  };

  vin03: video@e6ef3000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef3000 0 0x1000>;
   interrupts = <0 532 4>;
   clocks = <&cpg 1 801>;
   power-domains = <&sysc 64>;
   resets = <&cpg 801>;
   renesas,id = <3>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin03isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin03>;
     };
    };
   };
  };

  vin04: video@e6ef4000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef4000 0 0x1000>;
   interrupts = <0 533 4>;
   clocks = <&cpg 1 802>;
   power-domains = <&sysc 64>;
   resets = <&cpg 802>;
   renesas,id = <4>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin04isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin04>;
     };
    };
   };
  };

  vin05: video@e6ef5000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef5000 0 0x1000>;
   interrupts = <0 534 4>;
   clocks = <&cpg 1 803>;
   power-domains = <&sysc 64>;
   resets = <&cpg 803>;
   renesas,id = <5>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin05isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin05>;
     };
    };
   };
  };

  vin06: video@e6ef6000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef6000 0 0x1000>;
   interrupts = <0 535 4>;
   clocks = <&cpg 1 804>;
   power-domains = <&sysc 64>;
   resets = <&cpg 804>;
   renesas,id = <6>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin06isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin06>;
     };
    };
   };
  };

  vin07: video@e6ef7000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef7000 0 0x1000>;
   interrupts = <0 536 4>;
   clocks = <&cpg 1 805>;
   power-domains = <&sysc 64>;
   resets = <&cpg 805>;
   renesas,id = <7>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin07isp0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&isp0vin07>;
     };
    };
   };
  };

  vin08: video@e6ef8000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef8000 0 0x1000>;
   interrupts = <0 537 4>;
   clocks = <&cpg 1 806>;
   power-domains = <&sysc 64>;
   resets = <&cpg 806>;
   renesas,id = <8>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin08isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin08>;
     };
    };
   };
  };

  vin09: video@e6ef9000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6ef9000 0 0x1000>;
   interrupts = <0 538 4>;
   clocks = <&cpg 1 807>;
   power-domains = <&sysc 64>;
   resets = <&cpg 807>;
   renesas,id = <9>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin09isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin09>;
     };
    };
   };
  };

  vin10: video@e6efa000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6efa000 0 0x1000>;
   interrupts = <0 539 4>;
   clocks = <&cpg 1 808>;
   power-domains = <&sysc 64>;
   resets = <&cpg 808>;
   renesas,id = <10>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin10isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin10>;
     };
    };
   };
  };

  vin11: video@e6efb000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6efb000 0 0x1000>;
   interrupts = <0 540 4>;
   clocks = <&cpg 1 809>;
   power-domains = <&sysc 64>;
   resets = <&cpg 809>;
   renesas,id = <11>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin11isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin11>;
     };
    };
   };
  };

  vin12: video@e6efc000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6efc000 0 0x1000>;
   interrupts = <0 541 4>;
   clocks = <&cpg 1 810>;
   power-domains = <&sysc 64>;
   resets = <&cpg 810>;
   renesas,id = <12>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin12isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin12>;
     };
    };
   };
  };

  vin13: video@e6efd000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6efd000 0 0x1000>;
   interrupts = <0 542 4>;
   clocks = <&cpg 1 811>;
   power-domains = <&sysc 64>;
   resets = <&cpg 811>;
   renesas,id = <13>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin13isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin13>;
     };
    };
   };
  };

  vin14: video@e6efe000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6efe000 0 0x1000>;
   interrupts = <0 543 4>;
   clocks = <&cpg 1 812>;
   power-domains = <&sysc 64>;
   resets = <&cpg 812>;
   renesas,id = <14>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin14isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin14>;
     };
    };
   };
  };

  vin15: video@e6eff000 {
   compatible = "renesas,vin-r8a779g0";
   reg = <0 0xe6eff000 0 0x1000>;
   interrupts = <0 544 4>;
   clocks = <&cpg 1 813>;
   power-domains = <&sysc 64>;
   resets = <&cpg 813>;
   renesas,id = <15>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <2>;

     vin15isp1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&isp1vin15>;
     };
    };
   };
  };

  dmac0: dma-controller@e7350000 {
   compatible = "renesas,dmac-r8a779g0",
         "renesas,rcar-gen4-dmac";
   reg = <0 0xe7350000 0 0x1000>,
         <0 0xe7300000 0 0x10000>;
   interrupts = <0 80 4>,
         <0 82 4>,
         <0 83 4>,
         <0 84 4>,
         <0 85 4>,
         <0 86 4>,
         <0 87 4>,
         <0 88 4>,
         <0 89 4>,
         <0 90 4>,
         <0 91 4>,
         <0 92 4>,
         <0 93 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3", "ch4",
       "ch5", "ch6", "ch7", "ch8", "ch9",
       "ch10", "ch11", "ch12", "ch13",
       "ch14", "ch15";
   clocks = <&cpg 1 709>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 709>;
   #dma-cells = <1>;
   dma-channels = <16>;
   iommus = <&ipmmu_ds0 0>, <&ipmmu_ds0 1>,
     <&ipmmu_ds0 2>, <&ipmmu_ds0 3>,
     <&ipmmu_ds0 4>, <&ipmmu_ds0 5>,
     <&ipmmu_ds0 6>, <&ipmmu_ds0 7>,
     <&ipmmu_ds0 8>, <&ipmmu_ds0 9>,
     <&ipmmu_ds0 10>, <&ipmmu_ds0 11>,
     <&ipmmu_ds0 12>, <&ipmmu_ds0 13>,
     <&ipmmu_ds0 14>, <&ipmmu_ds0 15>;
  };

  dmac1: dma-controller@e7351000 {
   compatible = "renesas,dmac-r8a779g0",
         "renesas,rcar-gen4-dmac";
   reg = <0 0xe7351000 0 0x1000>,
         <0 0xe7310000 0 0x10000>;
   interrupts = <0 98 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3", "ch4",
       "ch5", "ch6", "ch7", "ch8", "ch9",
       "ch10", "ch11", "ch12", "ch13",
       "ch14", "ch15";
   clocks = <&cpg 1 710>;
   clock-names = "fck";
   power-domains = <&sysc 64>;
   resets = <&cpg 710>;
   #dma-cells = <1>;
   dma-channels = <16>;
   iommus = <&ipmmu_ds0 16>, <&ipmmu_ds0 17>,
     <&ipmmu_ds0 18>, <&ipmmu_ds0 19>,
     <&ipmmu_ds0 20>, <&ipmmu_ds0 21>,
     <&ipmmu_ds0 22>, <&ipmmu_ds0 23>,
     <&ipmmu_ds0 24>, <&ipmmu_ds0 25>,
     <&ipmmu_ds0 26>, <&ipmmu_ds0 27>,
     <&ipmmu_ds0 28>, <&ipmmu_ds0 29>,
     <&ipmmu_ds0 30>, <&ipmmu_ds0 31>;
  };

  rcar_sound: sound@ec5a0000 {
# 1724 "arch/arm64/boot/dts/renesas/r8a779g0.dtsi"
   compatible = "renesas,rcar_sound-r8a779g0", "renesas,rcar_sound-gen4";
   reg = <0 0xec5a0000 0 0x020>,
         <0 0xec540000 0 0x1000>,
         <0 0xec541000 0 0x050>,
         <0 0xec400000 0 0x40000>;
   reg-names = "adg", "ssiu", "ssi", "sdmc";

   clocks = <&cpg 1 2926>, <&cpg 1 2927>, <&audio_clkin>;
   clock-names = "ssiu.0", "ssi.0", "clkin";
   power-domains = <&sysc 64>;
   resets = <&cpg 2926>, <&cpg 2927>;
   reset-names = "ssiu.0", "ssi.0";
   status = "disabled";

   rcar_sound,ssiu {
    ssiu00: ssiu-0 {
     dmas = <&dmac0 0x6e>, <&dmac0 0x6f>;
     dma-names = "tx", "rx";
    };
    ssiu01: ssiu-1 {
     dmas = <&dmac0 0x6c>, <&dmac0 0x6d>;
     dma-names = "tx", "rx";
    };
    ssiu02: ssiu-2 {
     dmas = <&dmac0 0x6a>, <&dmac0 0x6b>;
     dma-names = "tx", "rx";
    };
    ssiu03: ssiu-3 {
     dmas = <&dmac0 0x68>, <&dmac0 0x69>;
     dma-names = "tx", "rx";
    };
    ssiu04: ssiu-4 {
     dmas = <&dmac0 0x66>, <&dmac0 0x67>;
     dma-names = "tx", "rx";
    };
    ssiu05: ssiu-5 {
     dmas = <&dmac0 0x64>, <&dmac0 0x65>;
     dma-names = "tx", "rx";
    };
    ssiu06: ssiu-6 {
     dmas = <&dmac0 0x62>, <&dmac0 0x63>;
     dma-names = "tx", "rx";
    };
    ssiu07: ssiu-7 {
     dmas = <&dmac0 0x60>, <&dmac0 0x61>;
     dma-names = "tx", "rx";
    };
   };

   rcar_sound,ssi {
    ssi0: ssi-0 {
     interrupts = <0 258 4>;
    };
   };
  };

  ipmmu_rt0: iommu@ee480000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xee480000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_rt1: iommu@ee4c0000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xee4c0000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_ds0: iommu@eed00000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeed00000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_hc: iommu@eed40000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeed40000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_ir: iommu@eed80000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeed80000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 43>;
   #iommu-cells = <1>;
  };

  ipmmu_vc: iommu@eedc0000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeedc0000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_3dg: iommu@eee00000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeee00000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_vi0: iommu@eee80000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeee80000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_vi1: iommu@eeec0000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeeec0000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_vip0: iommu@eef00000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeef00000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_vip1: iommu@eef40000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeef40000 0 0x20000>;
   renesas,ipmmu-main = <&ipmmu_mm>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  ipmmu_mm: iommu@eefc0000 {
   compatible = "renesas,ipmmu-r8a779g0",
         "renesas,rcar-gen4-ipmmu-vmsa";
   reg = <0 0xeefc0000 0 0x20000>;
   interrupts = <0 210 4>,
         <0 211 4>;
   power-domains = <&sysc 64>;
   #iommu-cells = <1>;
  };

  mmc0: mmc@ee140000 {
   compatible = "renesas,sdhi-r8a779g0",
         "renesas,rcar-gen4-sdhi";
   reg = <0 0xee140000 0 0x2000>;
   interrupts = <0 440 4>;
   clocks = <&cpg 1 706>,
     <&cpg 0 48>;
   clock-names = "core", "clkh";
   power-domains = <&sysc 64>;
   resets = <&cpg 706>;
   max-frequency = <200000000>;
   iommus = <&ipmmu_ds0 32>;
   status = "disabled";
  };

  rpc: spi@ee200000 {
   compatible = "renesas,r8a779g0-rpc-if",
         "renesas,rcar-gen4-rpc-if";
   reg = <0 0xee200000 0 0x200>,
         <0 0x08000000 0 0x04000000>,
         <0 0xee208000 0 0x100>;
   reg-names = "regs", "dirmap", "wbuf";
   interrupts = <0 225 4>;
   clocks = <&cpg 1 629>;
   power-domains = <&sysc 64>;
   resets = <&cpg 629>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  gic: interrupt-controller@f1000000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0x0 0xf1000000 0 0x20000>,
         <0x0 0xf1060000 0 0x110000>;
   interrupts = <1 9 4>;
  };

  csi40: csi2@fe500000 {
   compatible = "renesas,r8a779g0-csi2";
   reg = <0 0xfe500000 0 0x40000>;
   interrupts = <0 499 4>;
   clocks = <&cpg 1 331>;
   power-domains = <&sysc 64>;
   resets = <&cpg 331>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
    };

    port@1 {
     reg = <1>;
     csi40isp0: endpoint {
      remote-endpoint = <&isp0csi40>;
     };
    };
   };
  };

  csi41: csi2@fe540000 {
   compatible = "renesas,r8a779g0-csi2";
   reg = <0 0xfe540000 0 0x40000>;
   interrupts = <0 500 4>;
   clocks = <&cpg 1 400>;
   power-domains = <&sysc 64>;
   resets = <&cpg 400>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
    };

    port@1 {
     reg = <1>;
     csi41isp1: endpoint {
      remote-endpoint = <&isp1csi41>;
     };
    };
   };
  };

  fcpvd0: fcp@fea10000 {
   compatible = "renesas,fcpv";
   reg = <0 0xfea10000 0 0x200>;
   clocks = <&cpg 1 508>;
   power-domains = <&sysc 64>;
   resets = <&cpg 508>;
  };

  fcpvd1: fcp@fea11000 {
   compatible = "renesas,fcpv";
   reg = <0 0xfea11000 0 0x200>;
   clocks = <&cpg 1 509>;
   power-domains = <&sysc 64>;
   resets = <&cpg 509>;
  };

  vspd0: vsp@fea20000 {
   compatible = "renesas,vsp2";
   reg = <0 0xfea20000 0 0x7000>;
   interrupts = <0 546 4>;
   clocks = <&cpg 1 830>;
   power-domains = <&sysc 64>;
   resets = <&cpg 830>;

   renesas,fcp = <&fcpvd0>;
  };

  vspd1: vsp@fea28000 {
   compatible = "renesas,vsp2";
   reg = <0 0xfea28000 0 0x7000>;
   interrupts = <0 551 4>;
   clocks = <&cpg 1 831>;
   power-domains = <&sysc 64>;
   resets = <&cpg 831>;

   renesas,fcp = <&fcpvd1>;
  };

  du: display@feb00000 {
   compatible = "renesas,du-r8a779g0";
   reg = <0 0xfeb00000 0 0x40000>;
   interrupts = <0 523 4>,
         <0 524 4>;
   clocks = <&cpg 1 411>;
   clock-names = "du.0";
   power-domains = <&sysc 64>;
   resets = <&cpg 411>;
   reset-names = "du.0";
   renesas,vsps = <&vspd0 0>, <&vspd1 0>;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     du_out_dsi0: endpoint {
      remote-endpoint = <&dsi0_in>;
     };
    };

    port@1 {
     reg = <1>;
     du_out_dsi1: endpoint {
      remote-endpoint = <&dsi1_in>;
     };
    };
   };
  };

  isp0: isp@fed00000 {
   compatible = "renesas,r8a779g0-isp";
   reg = <0 0xfed00000 0 0x10000>;
   interrupts = <0 473 8>;
   clocks = <&cpg 1 612>;
   power-domains = <&sysc 60>;
   resets = <&cpg 612>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <0>;

     isp0csi40: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&csi40isp0>;
     };
    };

    port@1 {
     reg = <1>;
     isp0vin00: endpoint {
      remote-endpoint = <&vin00isp0>;
     };
    };

    port@2 {
     reg = <2>;
     isp0vin01: endpoint {
      remote-endpoint = <&vin01isp0>;
     };
    };

    port@3 {
     reg = <3>;
     isp0vin02: endpoint {
      remote-endpoint = <&vin02isp0>;
     };
    };

    port@4 {
     reg = <4>;
     isp0vin03: endpoint {
      remote-endpoint = <&vin03isp0>;
     };
    };

    port@5 {
     reg = <5>;
     isp0vin04: endpoint {
      remote-endpoint = <&vin04isp0>;
     };
    };

    port@6 {
     reg = <6>;
     isp0vin05: endpoint {
      remote-endpoint = <&vin05isp0>;
     };
    };

    port@7 {
     reg = <7>;
     isp0vin06: endpoint {
      remote-endpoint = <&vin06isp0>;
     };
    };

    port@8 {
     reg = <8>;
     isp0vin07: endpoint {
      remote-endpoint = <&vin07isp0>;
     };
    };
   };
  };

  isp1: isp@fed20000 {
   compatible = "renesas,r8a779g0-isp";
   reg = <0 0xfed20000 0 0x10000>;
   interrupts = <0 474 8>;
   clocks = <&cpg 1 613>;
   power-domains = <&sysc 61>;
   resets = <&cpg 613>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <0>;

     isp1csi41: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&csi41isp1>;
     };
    };

    port@1 {
     reg = <1>;
     isp1vin08: endpoint {
      remote-endpoint = <&vin08isp1>;
     };
    };

    port@2 {
     reg = <2>;
     isp1vin09: endpoint {
      remote-endpoint = <&vin09isp1>;
     };
    };

    port@3 {
     reg = <3>;
     isp1vin10: endpoint {
      remote-endpoint = <&vin10isp1>;
     };
    };

    port@4 {
     reg = <4>;
     isp1vin11: endpoint {
      remote-endpoint = <&vin11isp1>;
     };
    };

    port@5 {
     reg = <5>;
     isp1vin12: endpoint {
      remote-endpoint = <&vin12isp1>;
     };
    };

    port@6 {
     reg = <6>;
     isp1vin13: endpoint {
      remote-endpoint = <&vin13isp1>;
     };
    };

    port@7 {
     reg = <7>;
     isp1vin14: endpoint {
      remote-endpoint = <&vin14isp1>;
     };
    };

    port@8 {
     reg = <8>;
     isp1vin15: endpoint {
      remote-endpoint = <&vin15isp1>;
     };
    };
   };
  };

  dsi0: dsi-encoder@fed80000 {
   compatible = "renesas,r8a779g0-dsi-csi2-tx";
   reg = <0 0xfed80000 0 0x10000>;
   clocks = <&cpg 1 415>,
     <&cpg 0 65>,
     <&cpg 0 66>;
   clock-names = "fck", "dsi", "pll";
   power-domains = <&sysc 64>;
   resets = <&cpg 415>;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     dsi0_in: endpoint {
      remote-endpoint = <&du_out_dsi0>;
     };
    };

    port@1 {
     reg = <1>;
    };
   };
  };

  dsi1: dsi-encoder@fed90000 {
   compatible = "renesas,r8a779g0-dsi-csi2-tx";
   reg = <0 0xfed90000 0 0x10000>;
   clocks = <&cpg 1 416>,
     <&cpg 0 65>,
     <&cpg 0 66>;
   clock-names = "fck", "dsi", "pll";
   power-domains = <&sysc 64>;
   resets = <&cpg 416>;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     dsi1_in: endpoint {
      remote-endpoint = <&du_out_dsi1>;
     };
    };

    port@1 {
     reg = <1>;
    };
   };
  };

  prr: chipid@fff00044 {
   compatible = "renesas,prr";
   reg = <0 0xfff00044 0 4>;
  };
 };

 thermal-zones {
  sensor_thermal_cr52: sensor1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsc 0>;

   trips {
    sensor1_crit: sensor1-crit {
     temperature = <120000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  sensor_thermal_cnn: sensor2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsc 1>;

   trips {
    sensor2_crit: sensor2-crit {
     temperature = <120000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  sensor_thermal_ca76: sensor3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsc 2>;

   trips {
    sensor3_crit: sensor3-crit {
     temperature = <120000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  sensor_thermal_ddr1: sensor4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&tsc 3>;

   trips {
    sensor4_crit: sensor4-crit {
     temperature = <120000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts-extended = <&gic 1 13 8>,
          <&gic 1 14 8>,
          <&gic 1 11 8>,
          <&gic 1 10 8>;
 };
};
# 9 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 13 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi" 2

/ {
 model = "Renesas White Hawk CPU board";
 compatible = "renesas,white-hawk-cpu", "renesas,r8a779g0";

 aliases {
  ethernet0 = &avb0;
  serial0 = &hscif0;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
  stdout-path = "serial0:921600n8";
 };

 keys {
  compatible = "gpio-keys";

  pinctrl-0 = <&keys_pins>;
  pinctrl-names = "default";

  key-1 {
   gpios = <&gpio5 0 1>;
   linux,code = <2>;
   label = "SW47";
   wakeup-source;
   debounce-interval = <20>;
  };

  key-2 {
   gpios = <&gpio5 1 1>;
   linux,code = <3>;
   label = "SW48";
   wakeup-source;
   debounce-interval = <20>;
  };

  key-3 {
   gpios = <&gpio5 2 1>;
   linux,code = <4>;
   label = "SW49";
   wakeup-source;
   debounce-interval = <20>;
  };
 };

 leds {
  compatible = "gpio-leds";

  led-1 {
   gpios = <&gpio7 0 0>;
   color = <2>;
   function = "indicator";
   function-enumerator = <1>;
  };

  led-2 {
   gpios = <&gpio7 1 0>;
   color = <2>;
   function = "indicator";
   function-enumerator = <2>;
  };

  led-3 {
   gpios = <&gpio7 2 0>;
   color = <2>;
   function = "indicator";
   function-enumerator = <3>;
  };
 };

 memory@48000000 {
  device_type = "memory";

  reg = <0x0 0x48000000 0x0 0x78000000>;
 };

 memory@480000000 {
  device_type = "memory";
  reg = <0x4 0x80000000 0x0 0x80000000>;
 };

 memory@600000000 {
  device_type = "memory";
  reg = <0x6 0x00000000 0x1 0x00000000>;
 };

 mini-dp-con {
  compatible = "dp-connector";
  label = "CN5";
  type = "mini";

  port {
   mini_dp_con_in: endpoint {
    remote-endpoint = <&sn65dsi86_out>;
   };
  };
 };

 reg_1p2v: regulator-1p2v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-1.2V";
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
  regulator-boot-on;
  regulator-always-on;
 };

 reg_1p8v: regulator-1p8v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-1.8V";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-boot-on;
  regulator-always-on;
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-name = "fixed-3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };

 sn65dsi86_refclk: clk-x6 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <38400000>;
 };
};

&avb0 {
 pinctrl-0 = <&avb0_pins>;
 pinctrl-names = "default";
 phy-handle = <&phy0>;
 tx-internal-delay-ps = <2000>;
 status = "okay";

 phy0: ethernet-phy@0 {
  compatible = "ethernet-phy-id0022.1622",
        "ethernet-phy-ieee802.3-c22";
  rxc-skew-ps = <1500>;
  reg = <0>;
  interrupt-parent = <&gpio7>;
  interrupts = <5 8>;
  reset-gpios = <&gpio7 10 1>;
 };
};

&dsi0 {
 status = "okay";

 ports {
  port@1 {
   dsi0_out: endpoint {
    remote-endpoint = <&sn65dsi86_in>;
    data-lanes = <1 2 3 4>;
   };
  };
 };
};

&du {
 status = "okay";
};

&extal_clk {
 clock-frequency = <16666666>;
};

&extalr_clk {
 clock-frequency = <32768>;
};

&hscif0 {
 status = "okay";
};

&i2c0 {
 pinctrl-0 = <&i2c0_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 io_expander_a: gpio@20 {
  compatible = "onnn,pca9654";
  reg = <0x20>;
  interrupt-parent = <&gpio0>;
  interrupts = <0 8>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 eeprom@50 {
  compatible = "rohm,br24g01", "atmel,24c01";
  label = "cpu-board";
  reg = <0x50>;
  pagesize = <8>;
 };
};

&i2c1 {
 pinctrl-0 = <&i2c1_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 bridge@2c {
  compatible = "ti,sn65dsi86";
  reg = <0x2c>;

  clocks = <&sn65dsi86_refclk>;
  clock-names = "refclk";

  interrupt-parent = <&intc_ex>;
  interrupts = <0 4>;

  enable-gpios = <&gpio1 26 0>;

  vccio-supply = <&reg_1p8v>;
  vpll-supply = <&reg_1p8v>;
  vcca-supply = <&reg_1p2v>;
  vcc-supply = <&reg_1p2v>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    sn65dsi86_in: endpoint {
     remote-endpoint = <&dsi0_out>;
    };
   };

   port@1 {
    reg = <1>;
    sn65dsi86_out: endpoint {
     remote-endpoint = <&mini_dp_con_in>;
    };
   };
  };
 };
};

&mmc0 {
 pinctrl-0 = <&mmc_pins>;
 pinctrl-1 = <&mmc_pins>;
 pinctrl-names = "default", "state_uhs";

 vmmc-supply = <&reg_3p3v>;
 vqmmc-supply = <&reg_1p8v>;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 bus-width = <8>;
 no-sd;
 no-sdio;
 non-removable;
 full-pwr-cycle-in-suspend;
 status = "okay";
};

&pfc {
 pinctrl-0 = <&scif_clk_pins>;
 pinctrl-names = "default";

 avb0_pins: avb0 {
  mux {
   groups = "avb0_link", "avb0_mdio", "avb0_rgmii",
     "avb0_txcrefclk";
   function = "avb0";
  };

  pins_mdio {
   groups = "avb0_mdio";
   drive-strength = <21>;
  };

  pins_mii {
   groups = "avb0_rgmii";
   drive-strength = <21>;
  };

 };
 hscif0_pins: hscif0 {
  groups = "hscif0_data";
  function = "hscif0";
 };

 i2c0_pins: i2c0 {
  groups = "i2c0";
  function = "i2c0";
 };

 i2c1_pins: i2c1 {
  groups = "i2c1";
  function = "i2c1";
 };

 keys_pins: keys {
  pins = "GP_5_0", "GP_5_1", "GP_5_2";
  bias-pull-up;
 };

 mmc_pins: mmc {
  groups = "mmc_data8", "mmc_ctrl", "mmc_ds";
  function = "mmc";
  power-source = <1800>;
 };

 qspi0_pins: qspi0 {
  groups = "qspi0_ctrl", "qspi0_data4";
  function = "qspi0";
 };

 scif_clk_pins: scif_clk {
  groups = "scif_clk";
  function = "scif_clk";
 };
};

&rpc {
 pinctrl-0 = <&qspi0_pins>;
 pinctrl-names = "default";

 status = "okay";

 flash@0 {
  compatible = "spansion,s25fs512s", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <40000000>;
  spi-rx-bus-width = <4>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   boot@0 {
    reg = <0x0 0x1200000>;
    read-only;
   };
   user@1200000 {
    reg = <0x1200000 0x2e00000>;
   };
  };
 };
};

&rwdt {
 timeout-sec = <60>;
 status = "okay";
};

&scif_clk {
 clock-frequency = <24000000>;
};
# 10 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk.dts" 2
# 1 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-csi-dsi.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/media/video-interfaces.h" 1
# 9 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-csi-dsi.dtsi" 2

&csi40 {
 status = "okay";

 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;

   csi40_in: endpoint {
    bus-type = <1>;
    clock-lanes = <0>;
    data-lanes = <1 2 3>;
    remote-endpoint = <&max96712_out0>;
   };
  };
 };
};

&csi41 {
 status = "okay";

 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;

   csi41_in: endpoint {
    bus-type = <1>;
    clock-lanes = <0>;
    data-lanes = <1 2 3>;
    remote-endpoint = <&max96712_out1>;
   };
  };
 };
};

&i2c0 {
 pca9654_a: gpio@21 {
  compatible = "onnn,pca9654";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pca9654_b: gpio@22 {
  compatible = "onnn,pca9654";
  reg = <0x22>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 eeprom@52 {
  compatible = "rohm,br24g01", "atmel,24c01";
  label = "csi-dsi-sub-board-id";
  reg = <0x52>;
  pagesize = <8>;
 };
};

&i2c1 {
 gmsl0: gmsl-deserializer@49 {
  compatible = "maxim,max96712";
  reg = <0x49>;
  enable-gpios = <&pca9654_a 0 0>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@4 {
    reg = <4>;
    max96712_out0: endpoint {
     bus-type = <1>;
     clock-lanes = <0>;
     data-lanes = <1 2 3>;
     remote-endpoint = <&csi40_in>;
    };
   };
  };
 };

 gmsl1: gmsl-deserializer@4b {
  compatible = "maxim,max96712";
  reg = <0x4b>;
  enable-gpios = <&pca9654_b 0 0>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@4 {
    reg = <4>;
    max96712_out1: endpoint {
     bus-type = <1>;
     clock-lanes = <0>;
     data-lanes = <1 2 3>;
     remote-endpoint = <&csi41_in>;
    };
   };
  };
 };
};

&isp0 {
 status = "okay";
};

&isp1 {
 status = "okay";
};

&vin00 {
 status = "okay";
};

&vin01 {
 status = "okay";
};

&vin02 {
 status = "okay";
};

&vin03 {
 status = "okay";
};

&vin04 {
 status = "okay";
};

&vin05 {
 status = "okay";
};

&vin06 {
 status = "okay";
};

&vin07 {
 status = "okay";
};

&vin08 {
 status = "okay";
};

&vin09 {
 status = "okay";
};

&vin10 {
 status = "okay";
};

&vin11 {
 status = "okay";
};

&vin12 {
 status = "okay";
};

&vin13 {
 status = "okay";
};

&vin14 {
 status = "okay";
};

&vin15 {
 status = "okay";
};
# 11 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk.dts" 2
# 1 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-ethernet.dtsi" 1
# 9 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk-ethernet.dtsi"
&i2c0 {
 eeprom@53 {
  compatible = "rohm,br24g01", "atmel,24c01";
  label = "ethernet-sub-board-id";
  reg = <0x53>;
  pagesize = <8>;
 };
};
# 12 "arch/arm64/boot/dts/renesas/r8a779g0-white-hawk.dts" 2

/ {
 model = "Renesas White Hawk CPU and Breakout boards based on r8a779g0";
 compatible = "renesas,white-hawk-breakout", "renesas,white-hawk-cpu", "renesas,r8a779g0";

 can_transceiver0: can-phy0 {
  compatible = "nxp,tjr1443";
  #phy-cells = <0>;
  enable-gpios = <&gpio1 3 0>;
  max-bitrate = <5000000>;
 };
};

&can_clk {
 clock-frequency = <40000000>;
};

&canfd {
 pinctrl-0 = <&canfd0_pins>, <&canfd1_pins>, <&can_clk_pins>;
 pinctrl-names = "default";

 status = "okay";

 channel0 {
  status = "okay";
  phys = <&can_transceiver0>;
 };

 channel1 {
  status = "okay";
 };
};

&i2c0 {
 eeprom@51 {
  compatible = "rohm,br24g01", "atmel,24c01";
  label = "breakout-board";
  reg = <0x51>;
  pagesize = <8>;
 };
};

&pfc {
 can_clk_pins: can-clk {
  groups = "can_clk";
  function = "can_clk";
 };

 canfd0_pins: canfd0 {
  groups = "canfd0_data";
  function = "canfd0";
 };

 canfd1_pins: canfd1 {
  groups = "canfd1_data";
  function = "canfd1";
 };
};
