# RISC-V Compliance Test Vm Makefrag
#
    #
    # Copyright (c) 2005-2023 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    

#
# Description: Makefrag for Vm compliance tests

vm_sc_tests = \
	VFIRST-M-SEW8_LMUL1 \
	VFIRST-M-SEW8_LMUL2 \
	VFIRST-M-SEW8_LMUL4 \
	VFIRST-M-SEW8_LMUL8 \
	VFIRST-M-SEW16_LMUL1 \
	VFIRST-M-SEW16_LMUL2 \
	VFIRST-M-SEW16_LMUL4 \
	VFIRST-M-SEW16_LMUL8 \
	VFIRST-M-SEW32_LMUL1 \
	VFIRST-M-SEW32_LMUL2 \
	VFIRST-M-SEW32_LMUL4 \
	VFIRST-M-SEW32_LMUL8 \
	VID-V-SEW8_LMUL1 \
	VID-V-SEW8_LMUL2 \
	VID-V-SEW8_LMUL4 \
	VID-V-SEW8_LMUL8 \
	VID-V-SEW16_LMUL1 \
	VID-V-SEW16_LMUL2 \
	VID-V-SEW16_LMUL4 \
	VID-V-SEW16_LMUL8 \
	VID-V-SEW32_LMUL1 \
	VID-V-SEW32_LMUL2 \
	VID-V-SEW32_LMUL4 \
	VID-V-SEW32_LMUL8 \
	VIOTA-M-SEW8_LMUL1 \
	VIOTA-M-SEW8_LMUL2 \
	VIOTA-M-SEW8_LMUL4 \
	VIOTA-M-SEW8_LMUL8 \
	VIOTA-M-SEW16_LMUL1 \
	VIOTA-M-SEW16_LMUL2 \
	VIOTA-M-SEW16_LMUL4 \
	VIOTA-M-SEW16_LMUL8 \
	VIOTA-M-SEW32_LMUL1 \
	VIOTA-M-SEW32_LMUL2 \
	VIOTA-M-SEW32_LMUL4 \
	VIOTA-M-SEW32_LMUL8 \
	VMAND-MM-SEW8_LMUL1 \
	VMAND-MM-SEW8_LMUL2 \
	VMAND-MM-SEW8_LMUL4 \
	VMAND-MM-SEW8_LMUL8 \
	VMAND-MM-SEW16_LMUL1 \
	VMAND-MM-SEW16_LMUL2 \
	VMAND-MM-SEW16_LMUL4 \
	VMAND-MM-SEW16_LMUL8 \
	VMAND-MM-SEW32_LMUL1 \
	VMAND-MM-SEW32_LMUL2 \
	VMAND-MM-SEW32_LMUL4 \
	VMAND-MM-SEW32_LMUL8 \
	VMANDN-MM-SEW8_LMUL1 \
	VMANDN-MM-SEW8_LMUL2 \
	VMANDN-MM-SEW8_LMUL4 \
	VMANDN-MM-SEW8_LMUL8 \
	VMANDN-MM-SEW16_LMUL1 \
	VMANDN-MM-SEW16_LMUL2 \
	VMANDN-MM-SEW16_LMUL4 \
	VMANDN-MM-SEW16_LMUL8 \
	VMANDN-MM-SEW32_LMUL1 \
	VMANDN-MM-SEW32_LMUL2 \
	VMANDN-MM-SEW32_LMUL4 \
	VMANDN-MM-SEW32_LMUL8 \
	VMNAND-MM-SEW8_LMUL1 \
	VMNAND-MM-SEW8_LMUL2 \
	VMNAND-MM-SEW8_LMUL4 \
	VMNAND-MM-SEW8_LMUL8 \
	VMNAND-MM-SEW16_LMUL1 \
	VMNAND-MM-SEW16_LMUL2 \
	VMNAND-MM-SEW16_LMUL4 \
	VMNAND-MM-SEW16_LMUL8 \
	VMNAND-MM-SEW32_LMUL1 \
	VMNAND-MM-SEW32_LMUL2 \
	VMNAND-MM-SEW32_LMUL4 \
	VMNAND-MM-SEW32_LMUL8 \
	VMNOR-MM-SEW8_LMUL1 \
	VMNOR-MM-SEW8_LMUL2 \
	VMNOR-MM-SEW8_LMUL4 \
	VMNOR-MM-SEW8_LMUL8 \
	VMNOR-MM-SEW16_LMUL1 \
	VMNOR-MM-SEW16_LMUL2 \
	VMNOR-MM-SEW16_LMUL4 \
	VMNOR-MM-SEW16_LMUL8 \
	VMNOR-MM-SEW32_LMUL1 \
	VMNOR-MM-SEW32_LMUL2 \
	VMNOR-MM-SEW32_LMUL4 \
	VMNOR-MM-SEW32_LMUL8 \
	VMOR-MM-SEW8_LMUL1 \
	VMOR-MM-SEW8_LMUL2 \
	VMOR-MM-SEW8_LMUL4 \
	VMOR-MM-SEW8_LMUL8 \
	VMOR-MM-SEW16_LMUL1 \
	VMOR-MM-SEW16_LMUL2 \
	VMOR-MM-SEW16_LMUL4 \
	VMOR-MM-SEW16_LMUL8 \
	VMOR-MM-SEW32_LMUL1 \
	VMOR-MM-SEW32_LMUL2 \
	VMOR-MM-SEW32_LMUL4 \
	VMOR-MM-SEW32_LMUL8 \
	VMORN-MM-SEW8_LMUL1 \
	VMORN-MM-SEW8_LMUL2 \
	VMORN-MM-SEW8_LMUL4 \
	VMORN-MM-SEW8_LMUL8 \
	VMORN-MM-SEW16_LMUL1 \
	VMORN-MM-SEW16_LMUL2 \
	VMORN-MM-SEW16_LMUL4 \
	VMORN-MM-SEW16_LMUL8 \
	VMORN-MM-SEW32_LMUL1 \
	VMORN-MM-SEW32_LMUL2 \
	VMORN-MM-SEW32_LMUL4 \
	VMORN-MM-SEW32_LMUL8 \
	VMXNOR-MM-SEW8_LMUL1 \
	VMXNOR-MM-SEW8_LMUL2 \
	VMXNOR-MM-SEW8_LMUL4 \
	VMXNOR-MM-SEW8_LMUL8 \
	VMXNOR-MM-SEW16_LMUL1 \
	VMXNOR-MM-SEW16_LMUL2 \
	VMXNOR-MM-SEW16_LMUL4 \
	VMXNOR-MM-SEW16_LMUL8 \
	VMXNOR-MM-SEW32_LMUL1 \
	VMXNOR-MM-SEW32_LMUL2 \
	VMXNOR-MM-SEW32_LMUL4 \
	VMXNOR-MM-SEW32_LMUL8 \
	VMXOR-MM-SEW8_LMUL1 \
	VMXOR-MM-SEW8_LMUL2 \
	VMXOR-MM-SEW8_LMUL4 \
	VMXOR-MM-SEW8_LMUL8 \
	VMXOR-MM-SEW16_LMUL1 \
	VMXOR-MM-SEW16_LMUL2 \
	VMXOR-MM-SEW16_LMUL4 \
	VMXOR-MM-SEW16_LMUL8 \
	VMXOR-MM-SEW32_LMUL1 \
	VMXOR-MM-SEW32_LMUL2 \
	VMXOR-MM-SEW32_LMUL4 \
	VMXOR-MM-SEW32_LMUL8 \
	VMSBF-M-SEW8_LMUL1 \
	VMSBF-M-SEW8_LMUL2 \
	VMSBF-M-SEW8_LMUL4 \
	VMSBF-M-SEW8_LMUL8 \
	VMSBF-M-SEW16_LMUL1 \
	VMSBF-M-SEW16_LMUL2 \
	VMSBF-M-SEW16_LMUL4 \
	VMSBF-M-SEW16_LMUL8 \
	VMSBF-M-SEW32_LMUL1 \
	VMSBF-M-SEW32_LMUL2 \
	VMSBF-M-SEW32_LMUL4 \
	VMSBF-M-SEW32_LMUL8 \
	VMSIF-M-SEW8_LMUL1 \
	VMSIF-M-SEW8_LMUL2 \
	VMSIF-M-SEW8_LMUL4 \
	VMSIF-M-SEW8_LMUL8 \
	VMSIF-M-SEW16_LMUL1 \
	VMSIF-M-SEW16_LMUL2 \
	VMSIF-M-SEW16_LMUL4 \
	VMSIF-M-SEW16_LMUL8 \
	VMSIF-M-SEW32_LMUL1 \
	VMSIF-M-SEW32_LMUL2 \
	VMSIF-M-SEW32_LMUL4 \
	VMSIF-M-SEW32_LMUL8 \
	VMSOF-M-SEW8_LMUL1 \
	VMSOF-M-SEW8_LMUL2 \
	VMSOF-M-SEW8_LMUL4 \
	VMSOF-M-SEW8_LMUL8 \
	VMSOF-M-SEW16_LMUL1 \
	VMSOF-M-SEW16_LMUL2 \
	VMSOF-M-SEW16_LMUL4 \
	VMSOF-M-SEW16_LMUL8 \
	VMSOF-M-SEW32_LMUL1 \
	VMSOF-M-SEW32_LMUL2 \
	VMSOF-M-SEW32_LMUL4 \
	VMSOF-M-SEW32_LMUL8 \
	VCPOP-M-SEW8_LMUL1 \
	VCPOP-M-SEW8_LMUL2 \
	VCPOP-M-SEW8_LMUL4 \
	VCPOP-M-SEW8_LMUL8 \
	VCPOP-M-SEW16_LMUL1 \
	VCPOP-M-SEW16_LMUL2 \
	VCPOP-M-SEW16_LMUL4 \
	VCPOP-M-SEW16_LMUL8 \
	VCPOP-M-SEW32_LMUL1 \
	VCPOP-M-SEW32_LMUL2 \
	VCPOP-M-SEW32_LMUL4 \
	VCPOP-M-SEW32_LMUL8 \

vm_tests = $(addsuffix .elf, $(vm_sc_tests))

target_tests += $(vm_tests)

