ARM GAS  /tmp/cccJJFX6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.main,"ax",%progbits
  20              		.align	1
  21              		.global	main
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	main:
  27              	.LFB134:
  28              		.file 1 "Core/Source/main.c"
   1:Core/Source/main.c **** #include "stm32f411xe.h"
   2:Core/Source/main.c **** 
   3:Core/Source/main.c **** #define PLL_M 	4
   4:Core/Source/main.c **** #define PLL_N 	84
   5:Core/Source/main.c **** #define PLL_P 	2
   6:Core/Source/main.c **** 
   7:Core/Source/main.c **** static void RCC_Config(void);
   8:Core/Source/main.c **** static void GPIO_Config (void);
   9:Core/Source/main.c **** static void Delay (uint32_t period);
  10:Core/Source/main.c **** 
  11:Core/Source/main.c **** int main(void)
  12:Core/Source/main.c **** {
  29              		.loc 1 12 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  13:Core/Source/main.c ****     RCC_Config();
  41              		.loc 1 13 5
  42 0004 FFF7FEFF 		bl	RCC_Config
  14:Core/Source/main.c ****     GPIO_Config();
  43              		.loc 1 14 5
  44 0008 FFF7FEFF 		bl	GPIO_Config
ARM GAS  /tmp/cccJJFX6.s 			page 2


  45              	.L2:
  15:Core/Source/main.c ****     while(1)
  16:Core/Source/main.c ****     {
  17:Core/Source/main.c ****         GPIOA->BSRR |= GPIO_BSRR_BS5;
  46              		.loc 1 17 21 discriminator 1
  47 000c 094B     		ldr	r3, .L3
  48 000e 9B69     		ldr	r3, [r3, #24]
  49 0010 084A     		ldr	r2, .L3
  50 0012 43F02003 		orr	r3, r3, #32
  51 0016 9361     		str	r3, [r2, #24]
  18:Core/Source/main.c ****         Delay (1000000);
  52              		.loc 1 18 9 discriminator 1
  53 0018 0748     		ldr	r0, .L3+4
  54 001a FFF7FEFF 		bl	Delay
  19:Core/Source/main.c ****         GPIOA->BSRR |= GPIO_BSRR_BR5; 
  55              		.loc 1 19 21 discriminator 1
  56 001e 054B     		ldr	r3, .L3
  57 0020 9B69     		ldr	r3, [r3, #24]
  58 0022 044A     		ldr	r2, .L3
  59 0024 43F40013 		orr	r3, r3, #2097152
  60 0028 9361     		str	r3, [r2, #24]
  20:Core/Source/main.c ****         Delay (1000000);
  61              		.loc 1 20 9 discriminator 1
  62 002a 0348     		ldr	r0, .L3+4
  63 002c FFF7FEFF 		bl	Delay
  17:Core/Source/main.c ****         Delay (1000000);
  64              		.loc 1 17 21 discriminator 1
  65 0030 ECE7     		b	.L2
  66              	.L4:
  67 0032 00BF     		.align	2
  68              	.L3:
  69 0034 00000240 		.word	1073872896
  70 0038 40420F00 		.word	1000000
  71              		.cfi_endproc
  72              	.LFE134:
  74              		.section	.text.RCC_Config,"ax",%progbits
  75              		.align	1
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  80              	RCC_Config:
  81              	.LFB135:
  21:Core/Source/main.c ****     }
  22:Core/Source/main.c ****     return 0;
  23:Core/Source/main.c **** }
  24:Core/Source/main.c **** 
  25:Core/Source/main.c **** static void RCC_Config(void)
  26:Core/Source/main.c **** {
  82              		.loc 1 26 1
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 1, uses_anonymous_args = 0
  86              		@ link register save eliminated.
  87 0000 80B4     		push	{r7}
  88              	.LCFI2:
  89              		.cfi_def_cfa_offset 4
  90              		.cfi_offset 7, -4
ARM GAS  /tmp/cccJJFX6.s 			page 3


  91 0002 00AF     		add	r7, sp, #0
  92              	.LCFI3:
  93              		.cfi_def_cfa_register 7
  27:Core/Source/main.c ****     RCC->CR |= RCC_CR_HSEON;
  94              		.loc 1 27 13
  95 0004 284B     		ldr	r3, .L9
  96 0006 1B68     		ldr	r3, [r3]
  97 0008 274A     		ldr	r2, .L9
  98 000a 43F48033 		orr	r3, r3, #65536
  99 000e 1360     		str	r3, [r2]
  28:Core/Source/main.c ****     while(!(RCC->CR & RCC_CR_HSERDY));
 100              		.loc 1 28 10
 101 0010 00BF     		nop
 102              	.L6:
 103              		.loc 1 28 16 discriminator 1
 104 0012 254B     		ldr	r3, .L9
 105 0014 1B68     		ldr	r3, [r3]
 106              		.loc 1 28 21 discriminator 1
 107 0016 03F40033 		and	r3, r3, #131072
 108              		.loc 1 28 10 discriminator 1
 109 001a 002B     		cmp	r3, #0
 110 001c F9D0     		beq	.L6
  29:Core/Source/main.c **** 
  30:Core/Source/main.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 111              		.loc 1 30 18
 112 001e 224B     		ldr	r3, .L9
 113 0020 1B6C     		ldr	r3, [r3, #64]
 114 0022 214A     		ldr	r2, .L9
 115 0024 43F08053 		orr	r3, r3, #268435456
 116 0028 1364     		str	r3, [r2, #64]
  31:Core/Source/main.c **** 	PWR->CR |= PWR_CR_VOS_1;
 117              		.loc 1 31 10
 118 002a 204B     		ldr	r3, .L9+4
 119 002c 1B68     		ldr	r3, [r3]
 120 002e 1F4A     		ldr	r2, .L9+4
 121 0030 43F40043 		orr	r3, r3, #32768
 122 0034 1360     		str	r3, [r2]
  32:Core/Source/main.c **** 
  33:Core/Source/main.c ****     FLASH->ACR |= FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_2WS;
 123              		.loc 1 33 16
 124 0036 1E4B     		ldr	r3, .L9+8
 125 0038 1B68     		ldr	r3, [r3]
 126 003a 1D4A     		ldr	r2, .L9+8
 127 003c 43F4E063 		orr	r3, r3, #1792
 128 0040 43F00203 		orr	r3, r3, #2
 129 0044 1360     		str	r3, [r2]
  34:Core/Source/main.c **** 
  35:Core/Source/main.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 130              		.loc 1 35 15
 131 0046 184B     		ldr	r3, .L9
 132 0048 174A     		ldr	r2, .L9
 133 004a 9B68     		ldr	r3, [r3, #8]
 134 004c 9360     		str	r3, [r2, #8]
  36:Core/Source/main.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 135              		.loc 1 36 15
 136 004e 164B     		ldr	r3, .L9
 137 0050 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/cccJJFX6.s 			page 4


 138 0052 154A     		ldr	r2, .L9
 139 0054 43F48053 		orr	r3, r3, #4096
 140 0058 9360     		str	r3, [r2, #8]
  37:Core/Source/main.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 141              		.loc 1 37 15
 142 005a 134B     		ldr	r3, .L9
 143 005c 124A     		ldr	r2, .L9
 144 005e 9B68     		ldr	r3, [r3, #8]
 145 0060 9360     		str	r3, [r2, #8]
  38:Core/Source/main.c **** 
  39:Core/Source/main.c ****     RCC->PLLCFGR = (PLL_M << RCC_PLLCFGR_PLLM_Pos) | (PLL_N << RCC_PLLCFGR_PLLN_Pos) | (PLL_P << RC
 146              		.loc 1 39 8
 147 0062 114B     		ldr	r3, .L9
 148              		.loc 1 39 18
 149 0064 134A     		ldr	r2, .L9+12
 150 0066 5A60     		str	r2, [r3, #4]
  40:Core/Source/main.c **** 
  41:Core/Source/main.c ****     RCC->CR |= RCC_CR_PLLON;
 151              		.loc 1 41 13
 152 0068 0F4B     		ldr	r3, .L9
 153 006a 1B68     		ldr	r3, [r3]
 154 006c 0E4A     		ldr	r2, .L9
 155 006e 43F08073 		orr	r3, r3, #16777216
 156 0072 1360     		str	r3, [r2]
  42:Core/Source/main.c **** 	while (!(RCC->CR & RCC_CR_PLLRDY));
 157              		.loc 1 42 8
 158 0074 00BF     		nop
 159              	.L7:
 160              		.loc 1 42 14 discriminator 1
 161 0076 0C4B     		ldr	r3, .L9
 162 0078 1B68     		ldr	r3, [r3]
 163              		.loc 1 42 19 discriminator 1
 164 007a 03F00073 		and	r3, r3, #33554432
 165              		.loc 1 42 8 discriminator 1
 166 007e 002B     		cmp	r3, #0
 167 0080 F9D0     		beq	.L7
  43:Core/Source/main.c **** 
  44:Core/Source/main.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 168              		.loc 1 44 15
 169 0082 094B     		ldr	r3, .L9
 170 0084 9B68     		ldr	r3, [r3, #8]
 171 0086 084A     		ldr	r2, .L9
 172 0088 43F00203 		orr	r3, r3, #2
 173 008c 9360     		str	r3, [r2, #8]
  45:Core/Source/main.c **** 	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 174              		.loc 1 45 8
 175 008e 00BF     		nop
 176              	.L8:
 177              		.loc 1 45 13 discriminator 1
 178 0090 054B     		ldr	r3, .L9
 179 0092 9B68     		ldr	r3, [r3, #8]
 180              		.loc 1 45 20 discriminator 1
 181 0094 03F00C03 		and	r3, r3, #12
 182              		.loc 1 45 8 discriminator 1
 183 0098 082B     		cmp	r3, #8
 184 009a F9D1     		bne	.L8
  46:Core/Source/main.c **** }
ARM GAS  /tmp/cccJJFX6.s 			page 5


 185              		.loc 1 46 1
 186 009c 00BF     		nop
 187 009e 00BF     		nop
 188 00a0 BD46     		mov	sp, r7
 189              	.LCFI4:
 190              		.cfi_def_cfa_register 13
 191              		@ sp needed
 192 00a2 5DF8047B 		ldr	r7, [sp], #4
 193              	.LCFI5:
 194              		.cfi_restore 7
 195              		.cfi_def_cfa_offset 0
 196 00a6 7047     		bx	lr
 197              	.L10:
 198              		.align	2
 199              	.L9:
 200 00a8 00380240 		.word	1073887232
 201 00ac 00700040 		.word	1073770496
 202 00b0 003C0240 		.word	1073888256
 203 00b4 04154200 		.word	4330756
 204              		.cfi_endproc
 205              	.LFE135:
 207              		.section	.text.GPIO_Config,"ax",%progbits
 208              		.align	1
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 213              	GPIO_Config:
 214              	.LFB136:
  47:Core/Source/main.c **** 
  48:Core/Source/main.c **** static void GPIO_Config (void)
  49:Core/Source/main.c **** {
 215              		.loc 1 49 1
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220 0000 80B4     		push	{r7}
 221              	.LCFI6:
 222              		.cfi_def_cfa_offset 4
 223              		.cfi_offset 7, -4
 224 0002 00AF     		add	r7, sp, #0
 225              	.LCFI7:
 226              		.cfi_def_cfa_register 7
  50:Core/Source/main.c **** 	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOCEN;
 227              		.loc 1 50 15
 228 0004 0B4B     		ldr	r3, .L12
 229 0006 1B6B     		ldr	r3, [r3, #48]
 230 0008 0A4A     		ldr	r2, .L12
 231 000a 43F00503 		orr	r3, r3, #5
 232 000e 1363     		str	r3, [r2, #48]
  51:Core/Source/main.c **** 	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 233              		.loc 1 51 15
 234 0010 094B     		ldr	r3, .L12+4
 235 0012 1B68     		ldr	r3, [r3]
 236 0014 084A     		ldr	r2, .L12+4
 237 0016 43F48063 		orr	r3, r3, #1024
 238 001a 1360     		str	r3, [r2]
ARM GAS  /tmp/cccJJFX6.s 			page 6


  52:Core/Source/main.c ****     GPIOC->PUPDR |= GPIO_PUPDR_PUPD5_0;
 239              		.loc 1 52 18
 240 001c 074B     		ldr	r3, .L12+8
 241 001e DB68     		ldr	r3, [r3, #12]
 242 0020 064A     		ldr	r2, .L12+8
 243 0022 43F48063 		orr	r3, r3, #1024
 244 0026 D360     		str	r3, [r2, #12]
  53:Core/Source/main.c **** }
 245              		.loc 1 53 1
 246 0028 00BF     		nop
 247 002a BD46     		mov	sp, r7
 248              	.LCFI8:
 249              		.cfi_def_cfa_register 13
 250              		@ sp needed
 251 002c 5DF8047B 		ldr	r7, [sp], #4
 252              	.LCFI9:
 253              		.cfi_restore 7
 254              		.cfi_def_cfa_offset 0
 255 0030 7047     		bx	lr
 256              	.L13:
 257 0032 00BF     		.align	2
 258              	.L12:
 259 0034 00380240 		.word	1073887232
 260 0038 00000240 		.word	1073872896
 261 003c 00080240 		.word	1073874944
 262              		.cfi_endproc
 263              	.LFE136:
 265              		.section	.text.Delay,"ax",%progbits
 266              		.align	1
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	Delay:
 272              	.LFB137:
  54:Core/Source/main.c **** 
  55:Core/Source/main.c **** static void Delay (uint32_t period)
  56:Core/Source/main.c **** {
 273              		.loc 1 56 1
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 8
 276              		@ frame_needed = 1, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278 0000 80B4     		push	{r7}
 279              	.LCFI10:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 7, -4
 282 0002 83B0     		sub	sp, sp, #12
 283              	.LCFI11:
 284              		.cfi_def_cfa_offset 16
 285 0004 00AF     		add	r7, sp, #0
 286              	.LCFI12:
 287              		.cfi_def_cfa_register 7
 288 0006 7860     		str	r0, [r7, #4]
  57:Core/Source/main.c ****     while(period--);
 289              		.loc 1 57 10
 290 0008 00BF     		nop
 291              	.L15:
ARM GAS  /tmp/cccJJFX6.s 			page 7


 292              		.loc 1 57 17 discriminator 1
 293 000a 7B68     		ldr	r3, [r7, #4]
 294 000c 5A1E     		subs	r2, r3, #1
 295 000e 7A60     		str	r2, [r7, #4]
 296              		.loc 1 57 10 discriminator 1
 297 0010 002B     		cmp	r3, #0
 298 0012 FAD1     		bne	.L15
  58:Core/Source/main.c **** }
 299              		.loc 1 58 1
 300 0014 00BF     		nop
 301 0016 00BF     		nop
 302 0018 0C37     		adds	r7, r7, #12
 303              	.LCFI13:
 304              		.cfi_def_cfa_offset 4
 305 001a BD46     		mov	sp, r7
 306              	.LCFI14:
 307              		.cfi_def_cfa_register 13
 308              		@ sp needed
 309 001c 5DF8047B 		ldr	r7, [sp], #4
 310              	.LCFI15:
 311              		.cfi_restore 7
 312              		.cfi_def_cfa_offset 0
 313 0020 7047     		bx	lr
 314              		.cfi_endproc
 315              	.LFE137:
 317              		.text
 318              	.Letext0:
 319              		.file 2 "/home/blackally/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_typ
 320              		.file 3 "/home/blackally/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 321              		.file 4 "Core/Include/stm32f411xe.h"
ARM GAS  /tmp/cccJJFX6.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cccJJFX6.s:20     .text.main:0000000000000000 $t
     /tmp/cccJJFX6.s:26     .text.main:0000000000000000 main
     /tmp/cccJJFX6.s:80     .text.RCC_Config:0000000000000000 RCC_Config
     /tmp/cccJJFX6.s:213    .text.GPIO_Config:0000000000000000 GPIO_Config
     /tmp/cccJJFX6.s:271    .text.Delay:0000000000000000 Delay
     /tmp/cccJJFX6.s:69     .text.main:0000000000000034 $d
     /tmp/cccJJFX6.s:75     .text.RCC_Config:0000000000000000 $t
     /tmp/cccJJFX6.s:200    .text.RCC_Config:00000000000000a8 $d
     /tmp/cccJJFX6.s:208    .text.GPIO_Config:0000000000000000 $t
     /tmp/cccJJFX6.s:259    .text.GPIO_Config:0000000000000034 $d
     /tmp/cccJJFX6.s:266    .text.Delay:0000000000000000 $t

NO UNDEFINED SYMBOLS
