Analysis & Synthesis report for Kale
Thu Feb 27 20:25:46 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|RxDStatus
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ag6502:CPU
 18. Source assignments for AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component|altsyncram_c6b1:auto_generated
 19. Source assignments for OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component|altsyncram_7cd2:auto_generated
 20. Source assignments for CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component|altsyncram_a7a1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |Kale
 22. Parameter Settings for User Entity Instance: Clock:mainClock|pll_clk:mainClock|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: ag6502_ext_clock:PhisClock
 25. Parameter Settings for User Entity Instance: ag6502_ext_clock:PhisClock|ag6502_phase_shift:d1
 26. Parameter Settings for User Entity Instance: ag6502_ext_clock:PhisClock|ag6502_phase_shift:d2
 27. Parameter Settings for User Entity Instance: AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard
 29. Parameter Settings for User Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut
 30. Parameter Settings for User Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTReceive:uartIn
 31. Parameter Settings for User Entity Instance: OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: VGADriver:coreDriver
 33. Parameter Settings for User Entity Instance: CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: CharGenerator:charGen|FlashTimer:flashTimer
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0
 40. Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0
 43. altpll Parameter Settings by Entity Instance
 44. altsyncram Parameter Settings by Entity Instance
 45. lpm_mult Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "OSDScreenRAM:osdScreenRAM"
 47. Port Connectivity Checks: "AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard"
 48. Port Connectivity Checks: "AppleMemory:appleMemory"
 49. Port Connectivity Checks: "ag6502:CPU"
 50. Port Connectivity Checks: "Clock:mainClock|pll_clk:mainClock"
 51. Port Connectivity Checks: "Clock:mainClock"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 27 20:25:46 2020      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Kale                                       ;
; Top-level Entity Name              ; Kale                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,483                                      ;
;     Total combinational functions  ; 3,376                                      ;
;     Dedicated logic registers      ; 636                                        ;
; Total registers                    ; 636                                        ;
; Total pins                         ; 79                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 111,872                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; Kale               ; Kale               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; ../rtl/pll_clk_memory.v          ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/pll_clk_memory.v           ;         ;
; ../rtl/Video.h                   ; yes             ; User Unspecified File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/Video.h                    ;         ;
; ../rtl/VGA.v                     ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/VGA.v                      ;         ;
; ../rtl/UART.v                    ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/UART.v                     ;         ;
; ../rtl/states.v                  ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/states.v                   ;         ;
; ../rtl/PS2Keyboard.v             ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/PS2Keyboard.v              ;         ;
; ../rtl/PDLFreqGenerator.v        ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/PDLFreqGenerator.v         ;         ;
; ../rtl/Clock.v                   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/Clock.v                    ;         ;
; ../rtl/CharGenerator.v           ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/CharGenerator.v            ;         ;
; ../rtl/AppleMemory.v             ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/AppleMemory.v              ;         ;
; ../rtl/AppleIO.v                 ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/AppleIO.v                  ;         ;
; ../rtl/AppleIO.h                 ; yes             ; User Unspecified File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/AppleIO.h                  ;         ;
; ../rtl/AppleDISKII.v             ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/AppleDISKII.v              ;         ;
; ../rtl/ag_6502.v                 ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/ag_6502.v                  ;         ;
; ../rtl/Kale.v                    ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/Kale.v                     ;         ;
; ../rtl/pll_clk.v                 ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/pll_clk.v                  ;         ;
; ../rtl/ROM.v                     ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/ROM.v                      ;         ;
; ../rtl/CharGeneratorROM.v        ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/CharGeneratorROM.v         ;         ;
; ../rtl/OSDScreenRAM.v            ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/OSDScreenRAM.v             ;         ;
; ../rtl/DPRAM.v                   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/MyGithub/Kale/Kale/rtl/DPRAM.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_clk_altpll.v              ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/pll_clk_altpll.v        ;         ;
; db/pll_clk_memory_altpll.v       ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/pll_clk_memory_altpll.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_c6b1.tdf           ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/altsyncram_c6b1.tdf     ;         ;
; ../ROMs/apple2_plus.mif          ; yes             ; Auto-Found Memory Initialization File  ; //Mac/Home/Documents/MyGithub/Kale/Kale/ROMs/apple2_plus.mif           ;         ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/decode_c8a.tdf          ;         ;
; db/mux_3nb.tdf                   ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/mux_3nb.tdf             ;         ;
; db/altsyncram_7cd2.tdf           ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/altsyncram_7cd2.tdf     ;         ;
; db/altsyncram_a7a1.tdf           ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/altsyncram_a7a1.tdf     ;         ;
; ../ROMs/CharMould.mif            ; yes             ; Auto-Found Memory Initialization File  ; //Mac/Home/Documents/MyGithub/Kale/Kale/ROMs/CharMould.mif             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_rim.tdf            ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/lpm_divide_rim.tdf      ;         ;
; db/sign_div_unsign_jlh.tdf       ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/sign_div_unsign_jlh.tdf ;         ;
; db/alt_u_div_q6f.tdf             ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/alt_u_div_q6f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/lpm_divide_uim.tdf      ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/sign_div_unsign_mlh.tdf ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/alt_u_div_07f.tdf       ;         ;
; db/lpm_divide_uam.tdf            ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/lpm_divide_uam.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/MyGithub/Kale/Kale/par/db/add_sub_mgh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,483         ;
;                                             ;               ;
; Total combinational functions               ; 3376          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1806          ;
;     -- 3 input functions                    ; 720           ;
;     -- <=2 input functions                  ; 850           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2716          ;
;     -- arithmetic mode                      ; 660           ;
;                                             ;               ;
; Total registers                             ; 636           ;
;     -- Dedicated logic registers            ; 636           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 79            ;
; Total memory bits                           ; 111872        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 2             ;
;     -- PLLs                                 ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 343           ;
; Total fan-out                               ; 13829         ;
; Average fan-out                             ; 3.28          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                     ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Kale                                                ; 3376 (287)        ; 636 (16)     ; 111872      ; 0            ; 0       ; 0         ; 79   ; 0            ; |Kale                                                                                                                                                                   ; work         ;
;    |AppleMemory:appleMemory|                         ; 1617 (68)         ; 383 (6)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory                                                                                                                                           ; work         ;
;       |AppleIO:appleIO|                              ; 1514 (109)        ; 356 (24)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO                                                                                                                           ; work         ;
;          |AppleDISKII:diskII|                        ; 404 (303)         ; 157 (85)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII                                                                                                        ; work         ;
;             |UARTReceive:uartIn|                     ; 52 (52)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTReceive:uartIn                                                                                     ; work         ;
;             |UARTSend:uartOut|                       ; 49 (49)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut                                                                                       ; work         ;
;          |PDLFreqGenerator:pdlFG0|                   ; 168 (129)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0                                                                                                   ; work         ;
;             |lpm_mult:Mult0|                         ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0                                                                                    ; work         ;
;                |multcore:mult_core|                  ; 39 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                   |mpar_add:padder|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_mgh:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated ; work         ;
;          |PDLFreqGenerator:pdlFG1|                   ; 168 (129)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1                                                                                                   ; work         ;
;             |lpm_mult:Mult0|                         ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0                                                                                    ; work         ;
;                |multcore:mult_core|                  ; 39 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                   |mpar_add:padder|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_mgh:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated ; work         ;
;          |PDLFreqGenerator:pdlFG2|                   ; 168 (129)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2                                                                                                   ; work         ;
;             |lpm_mult:Mult0|                         ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0                                                                                    ; work         ;
;                |multcore:mult_core|                  ; 39 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                   |mpar_add:padder|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_mgh:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated ; work         ;
;          |PDLFreqGenerator:pdlFG3|                   ; 168 (129)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3                                                                                                   ; work         ;
;             |lpm_mult:Mult0|                         ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0                                                                                    ; work         ;
;                |multcore:mult_core|                  ; 39 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;                   |mpar_add:padder|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_mgh:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated ; work         ;
;          |PS2Keyboard:ps2Keyboard|                   ; 329 (329)         ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard                                                                                                   ; work         ;
;       |DPRAM:ram|                                    ; 35 (35)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|DPRAM:ram                                                                                                                                 ; work         ;
;       |ROM:appleROM|                                 ; 0 (0)             ; 1 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|ROM:appleROM                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 1 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component                                                                                              ; work         ;
;             |altsyncram_c6b1:auto_generated|         ; 0 (0)             ; 1 (1)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component|altsyncram_c6b1:auto_generated                                                               ; work         ;
;    |CharGenerator:charGen|                           ; 35 (2)            ; 26 (1)       ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|CharGenerator:charGen                                                                                                                                             ; work         ;
;       |CharGeneratorROM:charROM|                     ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|CharGenerator:charGen|CharGeneratorROM:charROM                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component                                                                                    ; work         ;
;             |altsyncram_a7a1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component|altsyncram_a7a1:auto_generated                                                     ; work         ;
;       |FlashTimer:flashTimer|                        ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|CharGenerator:charGen|FlashTimer:flashTimer                                                                                                                       ; work         ;
;    |Clock:mainClock|                                 ; 10 (10)           ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|Clock:mainClock                                                                                                                                                   ; work         ;
;       |pll_clk:mainClock|                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|Clock:mainClock|pll_clk:mainClock                                                                                                                                 ; work         ;
;          |altpll:altpll_component|                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|Clock:mainClock|pll_clk:mainClock|altpll:altpll_component                                                                                                         ; work         ;
;             |pll_clk_altpll:auto_generated|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|Clock:mainClock|pll_clk:mainClock|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                           ; work         ;
;       |pll_clk_memory:memoryClock|                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|Clock:mainClock|pll_clk_memory:memoryClock                                                                                                                        ; work         ;
;          |altpll:altpll_component|                   ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component                                                                                                ; work         ;
;             |pll_clk_memory_altpll:auto_generated|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component|pll_clk_memory_altpll:auto_generated                                                           ; work         ;
;    |OSDScreenRAM:osdScreenRAM|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|OSDScreenRAM:osdScreenRAM                                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component                                                                                                         ; work         ;
;          |altsyncram_7cd2:auto_generated|            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component|altsyncram_7cd2:auto_generated                                                                          ; work         ;
;    |VGADriver:coreDriver|                            ; 103 (103)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|VGADriver:coreDriver                                                                                                                                              ; work         ;
;    |ag6502:CPU|                                      ; 881 (811)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|ag6502:CPU                                                                                                                                                        ; work         ;
;       |ag6502_alu:alu|                               ; 70 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|ag6502:CPU|ag6502_alu:alu                                                                                                                                         ; work         ;
;          |ag6502_decimal:DH|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|ag6502:CPU|ag6502_alu:alu|ag6502_decimal:DH                                                                                                                       ; work         ;
;          |ag6502_decimal:DL|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|ag6502:CPU|ag6502_alu:alu|ag6502_decimal:DL                                                                                                                       ; work         ;
;    |ag6502_ext_clock:PhisClock|                      ; 121 (0)           ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|ag6502_ext_clock:PhisClock                                                                                                                                        ; work         ;
;       |ag6502_phase_shift:d1|                        ; 76 (76)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|ag6502_ext_clock:PhisClock|ag6502_phase_shift:d1                                                                                                                  ; work         ;
;       |ag6502_phase_shift:d2|                        ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|ag6502_ext_clock:PhisClock|ag6502_phase_shift:d2                                                                                                                  ; work         ;
;    |lpm_divide:Div0|                                 ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div0                                                                                                                                                   ; work         ;
;       |lpm_divide_rim:auto_generated|                ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div0|lpm_divide_rim:auto_generated                                                                                                                     ; work         ;
;          |sign_div_unsign_jlh:divider|               ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                         ; work         ;
;             |alt_u_div_q6f:divider|                  ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                   ; work         ;
;    |lpm_divide:Div1|                                 ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div1                                                                                                                                                   ; work         ;
;       |lpm_divide_rim:auto_generated|                ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div1|lpm_divide_rim:auto_generated                                                                                                                     ; work         ;
;          |sign_div_unsign_jlh:divider|               ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                         ; work         ;
;             |alt_u_div_q6f:divider|                  ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                   ; work         ;
;    |lpm_divide:Div3|                                 ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div3                                                                                                                                                   ; work         ;
;       |lpm_divide_uim:auto_generated|                ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div3|lpm_divide_uim:auto_generated                                                                                                                     ; work         ;
;          |sign_div_unsign_mlh:divider|               ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div3|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                         ; work         ;
;             |alt_u_div_07f:divider|                  ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Div3|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                   ; work         ;
;    |lpm_divide:Mod0|                                 ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Mod0                                                                                                                                                   ; work         ;
;       |lpm_divide_uam:auto_generated|                ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Mod0|lpm_divide_uam:auto_generated                                                                                                                     ; work         ;
;          |sign_div_unsign_jlh:divider|               ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider                                                                                         ; work         ;
;             |alt_u_div_q6f:divider|                  ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Kale|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                                   ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; Name                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                     ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component|altsyncram_c6b1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM            ; 12288        ; 8            ; --           ; --           ; 98304 ; ../ROMs/apple2_plus.mif ;
; CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component|altsyncram_a7a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 768          ; 7            ; --           ; --           ; 5376  ; ../ROMs/CharMould.mif   ;
; OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component|altsyncram_7cd2:auto_generated|ALTSYNCRAM                      ; AUTO ; True Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                    ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+---------------------------+
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |Kale|AppleMemory:appleMemory|ROM:appleROM           ; ../rtl/ROM.v              ;
; Altera ; ROM: 1-PORT  ; 14.1    ; N/A          ; N/A          ; |Kale|CharGenerator:charGen|CharGeneratorROM:charROM ; ../rtl/CharGeneratorROM.v ;
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |Kale|Clock:mainClock|pll_clk:mainClock              ; ../rtl/pll_clk.v          ;
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |Kale|Clock:mainClock|pll_clk_memory:memoryClock     ; ../rtl/pll_clk_memory.v   ;
; Altera ; RAM: 2-PORT  ; 14.1    ; N/A          ; N/A          ; |Kale|OSDScreenRAM:osdScreenRAM                      ; ../rtl/OSDScreenRAM.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|RxDStatus ;
+---------------+---------------+---------------+--------------------------------------------+
; Name          ; RxDStatus.100 ; RxDStatus.010 ; RxDStatus.001                              ;
+---------------+---------------+---------------+--------------------------------------------+
; RxDStatus.001 ; 0             ; 0             ; 0                                          ;
; RxDStatus.010 ; 0             ; 1             ; 1                                          ;
; RxDStatus.100 ; 1             ; 0             ; 1                                          ;
+---------------+---------------+---------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                  ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+
; ag6502:CPU|PC[15] ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[14] ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[13] ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[12] ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[11] ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[10] ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[9]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[8]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[7]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[6]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[5]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[4]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[3]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[2]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[1]  ; yes                                                              ; yes                                        ;
; ag6502:CPU|PC[0]  ; yes                                                              ; yes                                        ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; AppleMemory:appleMemory|AppleIO:appleIO|OSDF6      ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; ag6502:CPU|so_prev                                     ; Lost fanout                            ;
; ag6502:CPU|nmi_prev                                    ; Lost fanout                            ;
; pixelValue[1,2]                                        ; Merged with pixelValue[0]              ;
; pixelValue[6..8]                                       ; Merged with pixelValue[5]              ;
; pixelValue[12,13]                                      ; Merged with pixelValue[11]             ;
; pixelValueShift[1..4]                                  ; Merged with pixelValueShift[0]         ;
; pixelValueShift[6..9]                                  ; Merged with pixelValueShift[5]         ;
; pixelValueShift[12..15]                                ; Merged with pixelValueShift[11]        ;
; pixelValueShift[10]                                    ; Stuck at GND due to stuck port data_in ;
; AppleMemory:appleMemory|AppleIO:appleIO|OSDKeyAscii[7] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 23                 ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 636   ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 374   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 322   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                   ;
+--------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------+---------+
; CharGenerator:charGen|FlashTimer:flashTimer|counter[1]                               ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[2]                               ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[5]                               ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[6]                               ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[7]                               ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[8]                               ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[9]                               ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[13]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[14]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[15]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[16]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[17]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[19]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[20]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[21]                              ; 2       ;
; CharGenerator:charGen|FlashTimer:flashTimer|counter[22]                              ; 2       ;
; AppleMemory:appleMemory|DPRAM:ram|phases[0]                                          ; 6       ;
; AppleMemory:appleMemory|AppleIO:appleIO|softSwitches[0]                              ; 9       ;
; ag6502:CPU|T[2]                                                                      ; 88      ;
; ag6502:CPU|T[1]                                                                      ; 83      ;
; ag6502:CPU|T[0]                                                                      ; 110     ;
; AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut|uart_txd ; 3       ;
; AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|phaseChange               ; 5       ;
; AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|dskDEVSEL                 ; 11      ;
; AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|dskRW                     ; 21      ;
; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|pulse                ; 2       ;
; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|pulse                ; 2       ;
; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|pulse                ; 2       ;
; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|pulse                ; 2       ;
; ag6502:CPU|rdyg                                                                      ; 30      ;
; AppleMemory:appleMemory|AppleIO:appleIO|softSwitches[8]                              ; 4       ;
; Total number of inverted registers = 31                                              ;         ;
+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|addrCache[5]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|pdlDataIdx[1]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Kale|cpuRstCounter[1]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|ag6502:CPU|S[6]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|ag6502:CPU|Y[7]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|ag6502:CPU|X[1]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|ag6502:CPU|AC[5]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut|tx_data[7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut|clk_cnt[12]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut|tx_cnt[0]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTReceive:uartIn|clk_cnt[10] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTReceive:uartIn|rx_cnt[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|ag6502:CPU|IR[2]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard|counterReset[7]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Kale|ag6502:CPU|ab[8]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Kale|ag6502:CPU|ab[7]                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|softSwitches[1]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard|counter[0]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Kale|ag6502:CPU|PC[9]                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|phases[1]                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Kale|ag6502:CPU|EAL[3]                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Kale|ag6502:CPU|EAH[1]                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |Kale|ag6502:CPU|PC[0]                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Kale|pixelValue[9]                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Kale|pixelValue[3]                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |Kale|pixelValueShift[0]                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Kale|ag6502:CPU|T[0]                                                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Kale|ag6502:CPU|db_out[4]                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|dataWriteToDisk[4]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Kale|appleScreenYPos[1]                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Kale|pixelValue                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Kale|addrVGA[0]                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Kale|ag6502:CPU|ag6502_alu:alu|R[4]                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Kale|addrVGA[4]                                                                                ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |Kale|AppleMemory:appleMemory|DPRAM:ram|memAddr[0]                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Kale|AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|RxDStatus                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |Kale|ag6502:CPU|ag6502_alu:alu|R[3]                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |Kale|ag6502:CPU|ag6502_alu:alu|R[5]                                                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Kale|ag6502:CPU|ALU_A[4]                                                                       ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Kale|ag6502:CPU|SB[6]                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Kale|AppleMemory:appleMemory|DPRAM:ram|memAddr[12]                                             ;
; 23:1               ; 7 bits    ; 105 LEs       ; 35 LEs               ; 70 LEs                 ; No         ; |Kale|AppleMemory:appleMemory|dataOut[0]                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for ag6502:CPU                 ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; PC[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; PC[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; PC[0]  ;
+---------------------------+-------+------+--------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component|altsyncram_c6b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component|altsyncram_7cd2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component|altsyncram_a7a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Kale ;
+----------------+------------------+----------------------------------+
; Parameter Name ; Value            ; Type                             ;
+----------------+------------------+----------------------------------+
; HBLANK         ; 0000101000       ; Unsigned Binary                  ;
; VBLANK         ; 0000110000       ; Unsigned Binary                  ;
; XSCALE         ; 10               ; Unsigned Binary                  ;
; YSCALE         ; 10               ; Unsigned Binary                  ;
; SCREENWIDTH    ; 0100011000       ; Unsigned Binary                  ;
; SCREENHEIGHT   ; 0011000000       ; Unsigned Binary                  ;
; BLANKCOLOR     ; 0000000000010000 ; Unsigned Binary                  ;
+----------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:mainClock|pll_clk:mainClock|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------------------------+
; Parameter Name                ; Value                     ; Type                                       ;
+-------------------------------+---------------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                                    ;
; LOCK_LOW                      ; 1                         ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                    ;
; BANDWIDTH                     ; 0                         ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                    ;
; CLK1_MULTIPLY_BY              ; 2863                      ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                    ;
; CLK1_DIVIDE_BY                ; 5000                      ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                    ;
; VCO_MIN                       ; 0                         ; Untyped                                    ;
; VCO_MAX                       ; 0                         ; Untyped                                    ;
; VCO_CENTER                    ; 0                         ; Untyped                                    ;
; PFD_MIN                       ; 0                         ; Untyped                                    ;
; PFD_MAX                       ; 0                         ; Untyped                                    ;
; M_INITIAL                     ; 0                         ; Untyped                                    ;
; M                             ; 0                         ; Untyped                                    ;
; N                             ; 1                         ; Untyped                                    ;
; M2                            ; 1                         ; Untyped                                    ;
; N2                            ; 1                         ; Untyped                                    ;
; SS                            ; 1                         ; Untyped                                    ;
; C0_HIGH                       ; 0                         ; Untyped                                    ;
; C1_HIGH                       ; 0                         ; Untyped                                    ;
; C2_HIGH                       ; 0                         ; Untyped                                    ;
; C3_HIGH                       ; 0                         ; Untyped                                    ;
; C4_HIGH                       ; 0                         ; Untyped                                    ;
; C5_HIGH                       ; 0                         ; Untyped                                    ;
; C6_HIGH                       ; 0                         ; Untyped                                    ;
; C7_HIGH                       ; 0                         ; Untyped                                    ;
; C8_HIGH                       ; 0                         ; Untyped                                    ;
; C9_HIGH                       ; 0                         ; Untyped                                    ;
; C0_LOW                        ; 0                         ; Untyped                                    ;
; C1_LOW                        ; 0                         ; Untyped                                    ;
; C2_LOW                        ; 0                         ; Untyped                                    ;
; C3_LOW                        ; 0                         ; Untyped                                    ;
; C4_LOW                        ; 0                         ; Untyped                                    ;
; C5_LOW                        ; 0                         ; Untyped                                    ;
; C6_LOW                        ; 0                         ; Untyped                                    ;
; C7_LOW                        ; 0                         ; Untyped                                    ;
; C8_LOW                        ; 0                         ; Untyped                                    ;
; C9_LOW                        ; 0                         ; Untyped                                    ;
; C0_INITIAL                    ; 0                         ; Untyped                                    ;
; C1_INITIAL                    ; 0                         ; Untyped                                    ;
; C2_INITIAL                    ; 0                         ; Untyped                                    ;
; C3_INITIAL                    ; 0                         ; Untyped                                    ;
; C4_INITIAL                    ; 0                         ; Untyped                                    ;
; C5_INITIAL                    ; 0                         ; Untyped                                    ;
; C6_INITIAL                    ; 0                         ; Untyped                                    ;
; C7_INITIAL                    ; 0                         ; Untyped                                    ;
; C8_INITIAL                    ; 0                         ; Untyped                                    ;
; C9_INITIAL                    ; 0                         ; Untyped                                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                                    ;
; C0_PH                         ; 0                         ; Untyped                                    ;
; C1_PH                         ; 0                         ; Untyped                                    ;
; C2_PH                         ; 0                         ; Untyped                                    ;
; C3_PH                         ; 0                         ; Untyped                                    ;
; C4_PH                         ; 0                         ; Untyped                                    ;
; C5_PH                         ; 0                         ; Untyped                                    ;
; C6_PH                         ; 0                         ; Untyped                                    ;
; C7_PH                         ; 0                         ; Untyped                                    ;
; C8_PH                         ; 0                         ; Untyped                                    ;
; C9_PH                         ; 0                         ; Untyped                                    ;
; L0_HIGH                       ; 1                         ; Untyped                                    ;
; L1_HIGH                       ; 1                         ; Untyped                                    ;
; G0_HIGH                       ; 1                         ; Untyped                                    ;
; G1_HIGH                       ; 1                         ; Untyped                                    ;
; G2_HIGH                       ; 1                         ; Untyped                                    ;
; G3_HIGH                       ; 1                         ; Untyped                                    ;
; E0_HIGH                       ; 1                         ; Untyped                                    ;
; E1_HIGH                       ; 1                         ; Untyped                                    ;
; E2_HIGH                       ; 1                         ; Untyped                                    ;
; E3_HIGH                       ; 1                         ; Untyped                                    ;
; L0_LOW                        ; 1                         ; Untyped                                    ;
; L1_LOW                        ; 1                         ; Untyped                                    ;
; G0_LOW                        ; 1                         ; Untyped                                    ;
; G1_LOW                        ; 1                         ; Untyped                                    ;
; G2_LOW                        ; 1                         ; Untyped                                    ;
; G3_LOW                        ; 1                         ; Untyped                                    ;
; E0_LOW                        ; 1                         ; Untyped                                    ;
; E1_LOW                        ; 1                         ; Untyped                                    ;
; E2_LOW                        ; 1                         ; Untyped                                    ;
; E3_LOW                        ; 1                         ; Untyped                                    ;
; L0_INITIAL                    ; 1                         ; Untyped                                    ;
; L1_INITIAL                    ; 1                         ; Untyped                                    ;
; G0_INITIAL                    ; 1                         ; Untyped                                    ;
; G1_INITIAL                    ; 1                         ; Untyped                                    ;
; G2_INITIAL                    ; 1                         ; Untyped                                    ;
; G3_INITIAL                    ; 1                         ; Untyped                                    ;
; E0_INITIAL                    ; 1                         ; Untyped                                    ;
; E1_INITIAL                    ; 1                         ; Untyped                                    ;
; E2_INITIAL                    ; 1                         ; Untyped                                    ;
; E3_INITIAL                    ; 1                         ; Untyped                                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                                    ;
; L0_PH                         ; 0                         ; Untyped                                    ;
; L1_PH                         ; 0                         ; Untyped                                    ;
; G0_PH                         ; 0                         ; Untyped                                    ;
; G1_PH                         ; 0                         ; Untyped                                    ;
; G2_PH                         ; 0                         ; Untyped                                    ;
; G3_PH                         ; 0                         ; Untyped                                    ;
; E0_PH                         ; 0                         ; Untyped                                    ;
; E1_PH                         ; 0                         ; Untyped                                    ;
; E2_PH                         ; 0                         ; Untyped                                    ;
; E3_PH                         ; 0                         ; Untyped                                    ;
; M_PH                          ; 0                         ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                             ;
+-------------------------------+---------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component ;
+-------------------------------+----------------------------------+----------------------------------------------+
; Parameter Name                ; Value                            ; Type                                         ;
+-------------------------------+----------------------------------+----------------------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                                      ;
; PLL_TYPE                      ; AUTO                             ; Untyped                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk_memory ; Untyped                                      ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                                      ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                                      ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                                      ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                                      ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                                      ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                                      ;
; LOCK_HIGH                     ; 1                                ; Untyped                                      ;
; LOCK_LOW                      ; 1                                ; Untyped                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                                      ;
; SKIP_VCO                      ; OFF                              ; Untyped                                      ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                                      ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                                      ;
; BANDWIDTH                     ; 0                                ; Untyped                                      ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                                      ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                                      ;
; DOWN_SPREAD                   ; 0                                ; Untyped                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                                      ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                                      ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                                      ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                                      ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                                      ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                                      ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                                      ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                                      ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                                      ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped                                      ;
; CLK0_MULTIPLY_BY              ; 2                                ; Signed Integer                               ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                                      ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                                      ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                                      ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                                      ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                                      ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                                      ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                                      ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                                      ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped                                      ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer                               ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                                      ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                                      ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                                      ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                                      ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                                      ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                                      ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                                      ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped                                      ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                      ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                                      ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                                      ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                                      ;
; DPA_DIVIDER                   ; 0                                ; Untyped                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                                      ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                                      ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                                      ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                                      ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                                      ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                                      ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                                      ;
; VCO_MIN                       ; 0                                ; Untyped                                      ;
; VCO_MAX                       ; 0                                ; Untyped                                      ;
; VCO_CENTER                    ; 0                                ; Untyped                                      ;
; PFD_MIN                       ; 0                                ; Untyped                                      ;
; PFD_MAX                       ; 0                                ; Untyped                                      ;
; M_INITIAL                     ; 0                                ; Untyped                                      ;
; M                             ; 0                                ; Untyped                                      ;
; N                             ; 1                                ; Untyped                                      ;
; M2                            ; 1                                ; Untyped                                      ;
; N2                            ; 1                                ; Untyped                                      ;
; SS                            ; 1                                ; Untyped                                      ;
; C0_HIGH                       ; 0                                ; Untyped                                      ;
; C1_HIGH                       ; 0                                ; Untyped                                      ;
; C2_HIGH                       ; 0                                ; Untyped                                      ;
; C3_HIGH                       ; 0                                ; Untyped                                      ;
; C4_HIGH                       ; 0                                ; Untyped                                      ;
; C5_HIGH                       ; 0                                ; Untyped                                      ;
; C6_HIGH                       ; 0                                ; Untyped                                      ;
; C7_HIGH                       ; 0                                ; Untyped                                      ;
; C8_HIGH                       ; 0                                ; Untyped                                      ;
; C9_HIGH                       ; 0                                ; Untyped                                      ;
; C0_LOW                        ; 0                                ; Untyped                                      ;
; C1_LOW                        ; 0                                ; Untyped                                      ;
; C2_LOW                        ; 0                                ; Untyped                                      ;
; C3_LOW                        ; 0                                ; Untyped                                      ;
; C4_LOW                        ; 0                                ; Untyped                                      ;
; C5_LOW                        ; 0                                ; Untyped                                      ;
; C6_LOW                        ; 0                                ; Untyped                                      ;
; C7_LOW                        ; 0                                ; Untyped                                      ;
; C8_LOW                        ; 0                                ; Untyped                                      ;
; C9_LOW                        ; 0                                ; Untyped                                      ;
; C0_INITIAL                    ; 0                                ; Untyped                                      ;
; C1_INITIAL                    ; 0                                ; Untyped                                      ;
; C2_INITIAL                    ; 0                                ; Untyped                                      ;
; C3_INITIAL                    ; 0                                ; Untyped                                      ;
; C4_INITIAL                    ; 0                                ; Untyped                                      ;
; C5_INITIAL                    ; 0                                ; Untyped                                      ;
; C6_INITIAL                    ; 0                                ; Untyped                                      ;
; C7_INITIAL                    ; 0                                ; Untyped                                      ;
; C8_INITIAL                    ; 0                                ; Untyped                                      ;
; C9_INITIAL                    ; 0                                ; Untyped                                      ;
; C0_MODE                       ; BYPASS                           ; Untyped                                      ;
; C1_MODE                       ; BYPASS                           ; Untyped                                      ;
; C2_MODE                       ; BYPASS                           ; Untyped                                      ;
; C3_MODE                       ; BYPASS                           ; Untyped                                      ;
; C4_MODE                       ; BYPASS                           ; Untyped                                      ;
; C5_MODE                       ; BYPASS                           ; Untyped                                      ;
; C6_MODE                       ; BYPASS                           ; Untyped                                      ;
; C7_MODE                       ; BYPASS                           ; Untyped                                      ;
; C8_MODE                       ; BYPASS                           ; Untyped                                      ;
; C9_MODE                       ; BYPASS                           ; Untyped                                      ;
; C0_PH                         ; 0                                ; Untyped                                      ;
; C1_PH                         ; 0                                ; Untyped                                      ;
; C2_PH                         ; 0                                ; Untyped                                      ;
; C3_PH                         ; 0                                ; Untyped                                      ;
; C4_PH                         ; 0                                ; Untyped                                      ;
; C5_PH                         ; 0                                ; Untyped                                      ;
; C6_PH                         ; 0                                ; Untyped                                      ;
; C7_PH                         ; 0                                ; Untyped                                      ;
; C8_PH                         ; 0                                ; Untyped                                      ;
; C9_PH                         ; 0                                ; Untyped                                      ;
; L0_HIGH                       ; 1                                ; Untyped                                      ;
; L1_HIGH                       ; 1                                ; Untyped                                      ;
; G0_HIGH                       ; 1                                ; Untyped                                      ;
; G1_HIGH                       ; 1                                ; Untyped                                      ;
; G2_HIGH                       ; 1                                ; Untyped                                      ;
; G3_HIGH                       ; 1                                ; Untyped                                      ;
; E0_HIGH                       ; 1                                ; Untyped                                      ;
; E1_HIGH                       ; 1                                ; Untyped                                      ;
; E2_HIGH                       ; 1                                ; Untyped                                      ;
; E3_HIGH                       ; 1                                ; Untyped                                      ;
; L0_LOW                        ; 1                                ; Untyped                                      ;
; L1_LOW                        ; 1                                ; Untyped                                      ;
; G0_LOW                        ; 1                                ; Untyped                                      ;
; G1_LOW                        ; 1                                ; Untyped                                      ;
; G2_LOW                        ; 1                                ; Untyped                                      ;
; G3_LOW                        ; 1                                ; Untyped                                      ;
; E0_LOW                        ; 1                                ; Untyped                                      ;
; E1_LOW                        ; 1                                ; Untyped                                      ;
; E2_LOW                        ; 1                                ; Untyped                                      ;
; E3_LOW                        ; 1                                ; Untyped                                      ;
; L0_INITIAL                    ; 1                                ; Untyped                                      ;
; L1_INITIAL                    ; 1                                ; Untyped                                      ;
; G0_INITIAL                    ; 1                                ; Untyped                                      ;
; G1_INITIAL                    ; 1                                ; Untyped                                      ;
; G2_INITIAL                    ; 1                                ; Untyped                                      ;
; G3_INITIAL                    ; 1                                ; Untyped                                      ;
; E0_INITIAL                    ; 1                                ; Untyped                                      ;
; E1_INITIAL                    ; 1                                ; Untyped                                      ;
; E2_INITIAL                    ; 1                                ; Untyped                                      ;
; E3_INITIAL                    ; 1                                ; Untyped                                      ;
; L0_MODE                       ; BYPASS                           ; Untyped                                      ;
; L1_MODE                       ; BYPASS                           ; Untyped                                      ;
; G0_MODE                       ; BYPASS                           ; Untyped                                      ;
; G1_MODE                       ; BYPASS                           ; Untyped                                      ;
; G2_MODE                       ; BYPASS                           ; Untyped                                      ;
; G3_MODE                       ; BYPASS                           ; Untyped                                      ;
; E0_MODE                       ; BYPASS                           ; Untyped                                      ;
; E1_MODE                       ; BYPASS                           ; Untyped                                      ;
; E2_MODE                       ; BYPASS                           ; Untyped                                      ;
; E3_MODE                       ; BYPASS                           ; Untyped                                      ;
; L0_PH                         ; 0                                ; Untyped                                      ;
; L1_PH                         ; 0                                ; Untyped                                      ;
; G0_PH                         ; 0                                ; Untyped                                      ;
; G1_PH                         ; 0                                ; Untyped                                      ;
; G2_PH                         ; 0                                ; Untyped                                      ;
; G3_PH                         ; 0                                ; Untyped                                      ;
; E0_PH                         ; 0                                ; Untyped                                      ;
; E1_PH                         ; 0                                ; Untyped                                      ;
; E2_PH                         ; 0                                ; Untyped                                      ;
; E3_PH                         ; 0                                ; Untyped                                      ;
; M_PH                          ; 0                                ; Untyped                                      ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                                      ;
; CLK0_COUNTER                  ; G0                               ; Untyped                                      ;
; CLK1_COUNTER                  ; G0                               ; Untyped                                      ;
; CLK2_COUNTER                  ; G0                               ; Untyped                                      ;
; CLK3_COUNTER                  ; G0                               ; Untyped                                      ;
; CLK4_COUNTER                  ; G0                               ; Untyped                                      ;
; CLK5_COUNTER                  ; G0                               ; Untyped                                      ;
; CLK6_COUNTER                  ; E0                               ; Untyped                                      ;
; CLK7_COUNTER                  ; E1                               ; Untyped                                      ;
; CLK8_COUNTER                  ; E2                               ; Untyped                                      ;
; CLK9_COUNTER                  ; E3                               ; Untyped                                      ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                                      ;
; M_TIME_DELAY                  ; 0                                ; Untyped                                      ;
; N_TIME_DELAY                  ; 0                                ; Untyped                                      ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                                      ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                                      ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                                      ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                                      ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                                      ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                                      ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                                      ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                                      ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                                      ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                                      ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                                      ;
; VCO_POST_SCALE                ; 0                                ; Untyped                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                     ; Untyped                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                                      ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                                      ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_ARESET                   ; PORT_USED                        ; Untyped                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_LOCKED                   ; PORT_USED                        ; Untyped                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                                      ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                                      ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                                      ;
; CBXI_PARAMETER                ; pll_clk_memory_altpll            ; Untyped                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                                      ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                     ; Untyped                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                                      ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                               ;
+-------------------------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ag6502_ext_clock:PhisClock ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DELAY1         ; 2     ; Signed Integer                                 ;
; DELAY2         ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ag6502_ext_clock:PhisClock|ag6502_phase_shift:d1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DELAY          ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ag6502_ext_clock:PhisClock|ag6502_phase_shift:d2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DELAY          ; 0     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                            ;
; WIDTH_A                            ; 8                       ; Signed Integer                                     ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 12288                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; ../ROMs/apple2_plus.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_c6b1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DISABLE_CAPS   ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                         ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                                               ;
; UART_BPS       ; 115200   ; Signed Integer                                                                               ;
+----------------+----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTReceive:uartIn ;
+----------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                                                 ;
; UART_BPS       ; 115200   ; Signed Integer                                                                                 ;
+----------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_7cd2      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGADriver:coreDriver ;
+-----------------+------------+------------------------------------+
; Parameter Name  ; Value      ; Type                               ;
+-----------------+------------+------------------------------------+
; H_SYNC          ; 0001100000 ; Unsigned Binary                    ;
; H_BACK          ; 0000110000 ; Unsigned Binary                    ;
; H_DISP          ; 1010000000 ; Unsigned Binary                    ;
; H_FRONT         ; 0000010000 ; Unsigned Binary                    ;
; H_TOTAL         ; 1100100000 ; Unsigned Binary                    ;
; F_SYNC          ; 0000000010 ; Unsigned Binary                    ;
; F_BACK          ; 0000100001 ; Unsigned Binary                    ;
; F_DISP          ; 0111100000 ; Unsigned Binary                    ;
; F_FRONT         ; 0000001010 ; Unsigned Binary                    ;
; F_TOTAL         ; 1000001101 ; Unsigned Binary                    ;
; PREFATCH_PIXELS ; 2          ; Signed Integer                     ;
+-----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                           ;
+------------------------------------+-----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                        ;
; WIDTH_A                            ; 7                     ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 768                   ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                        ;
; WIDTH_B                            ; 1                     ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                        ;
; INIT_FILE                          ; ../ROMs/CharMould.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_a7a1       ; Untyped                                                        ;
+------------------------------------+-----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CharGenerator:charGen|FlashTimer:flashTimer ;
+----------------+--------------------------+----------------------------------------------+
; Parameter Name ; Value                    ; Type                                         ;
+----------------+--------------------------+----------------------------------------------+
; TIME_ELAPSE    ; 011110111110001111100110 ; Unsigned Binary                              ;
+----------------+--------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_uam ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                            ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                         ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                            ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                         ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                            ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                         ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                            ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                         ;
; LATENCY                                        ; 0            ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                         ;
+------------------------------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                       ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; Value                                                              ;
+-------------------------------+--------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                  ;
; Entity Instance               ; Clock:mainClock|pll_clk:mainClock|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
; Entity Instance               ; Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                             ;
;     -- PLL_TYPE               ; AUTO                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                  ;
+-------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                              ;
; Entity Instance                           ; AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 12288                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 8                                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 7                                                                              ;
;     -- NUMWORDS_A                         ; 768                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------+
; Name                                  ; Value                                                                          ;
+---------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                              ;
; Entity Instance                       ; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                                             ;
;     -- LPM_WIDTHP                     ; 26                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                                             ;
;     -- LPM_WIDTHP                     ; 26                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                                             ;
;     -- LPM_WIDTHP                     ; 26                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                              ;
;     -- LPM_WIDTHB                     ; 18                                                                             ;
;     -- LPM_WIDTHP                     ; 26                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
+---------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OSDScreenRAM:osdScreenRAM"                                                                                                                                                               ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rden_a     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rden_a[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_a     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_a[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_b     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rden_b     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wren_b     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_a        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard"                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; specialKey[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; specialKey[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AppleMemory:appleMemory"                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; softSwitches[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; softSwitches[7..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; F10                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ag6502:CPU"                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; nmi  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; so   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sync ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:mainClock|pll_clk:mainClock"                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:mainClock"                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk14M ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clk7M  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clk2M  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; clkph1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 636                         ;
;     CLR               ; 224                         ;
;     CLR SCLR          ; 42                          ;
;     CLR SLD           ; 24                          ;
;     ENA               ; 170                         ;
;     ENA CLR           ; 66                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 34                          ;
;     ENA SLD           ; 34                          ;
;     SLD               ; 8                           ;
;     plain             ; 16                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3382                        ;
;     arith             ; 660                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 453                         ;
;         3 data inputs ; 205                         ;
;     normal            ; 2722                        ;
;         0 data inputs ; 48                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 320                         ;
;         3 data inputs ; 515                         ;
;         4 data inputs ; 1806                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 34.90                       ;
; Average LUT depth     ; 13.38                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Feb 27 20:25:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Kale -c Kale
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/pll_clk_memory.v
    Info (12023): Found entity 1: pll_clk_memory
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/vga.v
    Info (12023): Found entity 1: VGADriver
Info (12021): Found 2 design units, including 2 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/uart.v
    Info (12023): Found entity 1: UARTReceive
    Info (12023): Found entity 2: UARTSend
Info (12021): Found 0 design units, including 0 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/states.v
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/ps2keyboard.v
    Info (12023): Found entity 1: PS2Keyboard
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/pdlfreqgenerator.v
    Info (12023): Found entity 1: PDLFreqGenerator
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/clock.v
    Info (12023): Found entity 1: Clock
Info (12021): Found 2 design units, including 2 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/chargenerator.v
    Info (12023): Found entity 1: FlashTimer
    Info (12023): Found entity 2: CharGenerator
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/applememory.v
    Info (12023): Found entity 1: AppleMemory
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/appleio.v
    Info (12023): Found entity 1: AppleIO
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/applediskii.v
    Info (12023): Found entity 1: AppleDISKII
Info (12021): Found 5 design units, including 5 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/ag_6502.v
    Info (12023): Found entity 1: ag6502_phase_shift
    Info (12023): Found entity 2: ag6502_ext_clock
    Info (12023): Found entity 3: ag6502_decimal
    Info (12023): Found entity 4: ag6502_alu
    Info (12023): Found entity 5: ag6502
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/kale.v
    Info (12023): Found entity 1: Kale
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/chargeneratorrom.v
    Info (12023): Found entity 1: CharGeneratorROM
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/osdscreenram.v
    Info (12023): Found entity 1: OSDScreenRAM
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/mygithub/kale/kale/rtl/dpram.v
    Info (12023): Found entity 1: DPRAM
Info (12127): Elaborating entity "Kale" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Kale.v(58): object "hardResetSteps" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Kale.v(230): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Kale.v(231): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Kale.v(233): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Kale.v(234): truncated value with size 10 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Kale.v(236): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Kale.v(238): truncated value with size 10 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Kale.v(265): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Kale.v(267): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:mainClock"
Warning (10230): Verilog HDL assignment warning at Clock.v(82): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "pll_clk" for hierarchy "Clock:mainClock|pll_clk:mainClock"
Info (12128): Elaborating entity "altpll" for hierarchy "Clock:mainClock|pll_clk:mainClock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clock:mainClock|pll_clk:mainClock|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clock:mainClock|pll_clk:mainClock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2863"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "Clock:mainClock|pll_clk:mainClock|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "pll_clk_memory" for hierarchy "Clock:mainClock|pll_clk_memory:memoryClock"
Info (12128): Elaborating entity "altpll" for hierarchy "Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk_memory"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_memory_altpll.v
    Info (12023): Found entity 1: pll_clk_memory_altpll
Info (12128): Elaborating entity "pll_clk_memory_altpll" for hierarchy "Clock:mainClock|pll_clk_memory:memoryClock|altpll:altpll_component|pll_clk_memory_altpll:auto_generated"
Info (12128): Elaborating entity "ag6502_ext_clock" for hierarchy "ag6502_ext_clock:PhisClock"
Info (12128): Elaborating entity "ag6502_phase_shift" for hierarchy "ag6502_ext_clock:PhisClock|ag6502_phase_shift:d1"
Info (12128): Elaborating entity "ag6502_phase_shift" for hierarchy "ag6502_ext_clock:PhisClock|ag6502_phase_shift:d2"
Info (12128): Elaborating entity "ag6502" for hierarchy "ag6502:CPU"
Warning (10036): Verilog HDL or VHDL warning at states.v(22): object "A_ALU_DF_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at states.v(66): object "A_ALU_CF_C" assigned a value but never read
Info (12128): Elaborating entity "ag6502_alu" for hierarchy "ag6502:CPU|ag6502_alu:alu"
Info (12128): Elaborating entity "ag6502_decimal" for hierarchy "ag6502:CPU|ag6502_alu:alu|ag6502_decimal:DL"
Info (12128): Elaborating entity "AppleMemory" for hierarchy "AppleMemory:appleMemory"
Warning (10240): Verilog HDL Always Construct warning at AppleMemory.v(234): inferring latch(es) for variable "DMA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "DMA" at AppleMemory.v(234)
Info (12128): Elaborating entity "DPRAM" for hierarchy "AppleMemory:appleMemory|DPRAM:ram"
Info (10264): Verilog HDL Case Statement information at DPRAM.v(62): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ROM" for hierarchy "AppleMemory:appleMemory|ROM:appleROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ROMs/apple2_plus.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12288"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6b1.tdf
    Info (12023): Found entity 1: altsyncram_c6b1
Info (12128): Elaborating entity "altsyncram_c6b1" for hierarchy "AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component|altsyncram_c6b1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component|altsyncram_c6b1:auto_generated|decode_c8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb
Info (12128): Elaborating entity "mux_3nb" for hierarchy "AppleMemory:appleMemory|ROM:appleROM|altsyncram:altsyncram_component|altsyncram_c6b1:auto_generated|mux_3nb:mux2"
Info (12128): Elaborating entity "AppleIO" for hierarchy "AppleMemory:appleMemory|AppleIO:appleIO"
Warning (10858): Verilog HDL warning at AppleIO.v(60): object OSDF10 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at AppleIO.v(116): object "pdlData0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at AppleIO.v(117): object "pdlData1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at AppleIO.v(118): object "pdlData2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at AppleIO.v(119): object "pdlData3" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at AppleIO.v(73): inferring latch(es) for variable "OSDF6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at AppleIO.v(132): inferring latch(es) for variable "softSwitches", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "ioSlotOuputs[7]" at AppleIO.v(210) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ioSlotOuputs[5..1]" at AppleIO.v(210) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "OSDF10" at AppleIO.v(60) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "softSwitches[4]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[5]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[6]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[7]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[11]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[12]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[13]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[14]" at AppleIO.v(132)
Info (10041): Inferred latch for "softSwitches[15]" at AppleIO.v(132)
Info (10041): Inferred latch for "OSDF6" at AppleIO.v(73)
Info (12128): Elaborating entity "PS2Keyboard" for hierarchy "AppleMemory:appleMemory|AppleIO:appleIO|PS2Keyboard:ps2Keyboard"
Warning (10240): Verilog HDL Always Construct warning at PS2Keyboard.v(199): inferring latch(es) for variable "capslock", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "capslock" at PS2Keyboard.v(199)
Info (12128): Elaborating entity "PDLFreqGenerator" for hierarchy "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0"
Info (12128): Elaborating entity "AppleDISKII" for hierarchy "AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII"
Warning (10858): Verilog HDL warning at AppleDISKII.v(57): object DISKIIROM used but never assigned
Warning (10036): Verilog HDL or VHDL warning at AppleDISKII.v(69): object "drive12" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at AppleDISKII.v(77): object "clkFall" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at AppleDISKII.v(79): object "dskRdySignal" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at AppleDISKII.v(247): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at AppleDISKII.v(272): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "UARTSend" for hierarchy "AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTSend:uartOut"
Info (12128): Elaborating entity "UARTReceive" for hierarchy "AppleMemory:appleMemory|AppleIO:appleIO|AppleDISKII:diskII|UARTReceive:uartIn"
Warning (10036): Verilog HDL or VHDL warning at UART.v(20): object "uart_rxd_read" assigned a value but never read
Info (12128): Elaborating entity "OSDScreenRAM" for hierarchy "OSDScreenRAM:osdScreenRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7cd2.tdf
    Info (12023): Found entity 1: altsyncram_7cd2
Info (12128): Elaborating entity "altsyncram_7cd2" for hierarchy "OSDScreenRAM:osdScreenRAM|altsyncram:altsyncram_component|altsyncram_7cd2:auto_generated"
Info (12128): Elaborating entity "VGADriver" for hierarchy "VGADriver:coreDriver"
Warning (10230): Verilog HDL assignment warning at VGA.v(41): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA.v(44): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "CharGenerator" for hierarchy "CharGenerator:charGen"
Info (12128): Elaborating entity "CharGeneratorROM" for hierarchy "CharGenerator:charGen|CharGeneratorROM:charROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ROMs/CharMould.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a7a1.tdf
    Info (12023): Found entity 1: altsyncram_a7a1
Info (12128): Elaborating entity "altsyncram_a7a1" for hierarchy "CharGenerator:charGen|CharGeneratorROM:charROM|altsyncram:altsyncram_component|altsyncram_a7a1:auto_generated"
Info (12128): Elaborating entity "FlashTimer" for hierarchy "CharGenerator:charGen|FlashTimer:flashTimer"
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1"
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf
    Info (12023): Found entity 1: lpm_divide_rim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3"
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf
    Info (12023): Found entity 1: lpm_divide_uam
Info (12130): Elaborated megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh
Info (12131): Elaborated megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|lpm_mult:Mult0"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[18]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[18]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[18]~1"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[17]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[17]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[17]~5"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[16]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[16]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[16]~9"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[15]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[15]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[15]~13"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[14]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[14]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[14]~17"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[13]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[13]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[13]~21"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[12]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[12]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[12]~25"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[11]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[11]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[11]~29"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[10]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[10]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[10]~33"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[9]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[9]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[9]~37"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[8]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[8]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[8]~41"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[7]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[7]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[7]~45"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[6]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[6]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[6]~49"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[5]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[5]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[5]~53"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[4]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[4]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[4]~57"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[3]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[3]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[3]~61"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[2]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[2]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[2]~65"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[1]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[1]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[1]~69"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[0]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[0]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG0|counter[0]~73"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[18]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[18]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[18]~1"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[17]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[17]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[17]~5"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[16]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[16]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[16]~9"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[15]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[15]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[15]~13"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[14]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[14]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[14]~17"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[13]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[13]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[13]~21"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[12]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[12]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[12]~25"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[11]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[11]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[11]~29"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[10]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[10]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[10]~33"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[9]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[9]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[9]~37"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[8]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[8]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[8]~41"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[7]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[7]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[7]~45"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[6]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[6]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[6]~49"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[5]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[5]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[5]~53"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[4]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[4]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[4]~57"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[3]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[3]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[3]~61"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[2]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[2]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[2]~65"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[1]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[1]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[1]~69"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[0]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[0]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG1|counter[0]~73"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[18]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[18]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[18]~1"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[17]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[17]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[17]~5"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[16]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[16]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[16]~9"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[15]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[15]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[15]~13"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[14]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[14]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[14]~17"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[13]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[13]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[13]~21"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[12]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[12]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[12]~25"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[11]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[11]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[11]~29"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[10]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[10]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[10]~33"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[9]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[9]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[9]~37"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[8]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[8]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[8]~41"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[7]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[7]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[7]~45"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[6]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[6]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[6]~49"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[5]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[5]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[5]~53"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[4]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[4]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[4]~57"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[3]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[3]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[3]~61"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[2]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[2]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[2]~65"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[1]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[1]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[1]~69"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[0]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[0]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG2|counter[0]~73"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[18]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[18]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[18]~1"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[17]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[17]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[17]~5"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[16]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[16]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[16]~9"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[15]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[15]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[15]~13"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[14]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[14]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[14]~17"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[13]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[13]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[13]~21"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[12]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[12]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[12]~25"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[11]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[11]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[11]~29"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[10]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[10]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[10]~33"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[9]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[9]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[9]~37"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[8]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[8]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[8]~41"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[7]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[7]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[7]~45"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[6]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[6]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[6]~49"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[5]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[5]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[5]~53"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[4]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[4]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[4]~57"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[3]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[3]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[3]~61"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[2]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[2]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[2]~65"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[1]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[1]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[1]~69"
    Warning (13310): Register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[0]" is converted into an equivalent circuit using register "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[0]~_emulated" and latch "AppleMemory:appleMemory|AppleIO:appleIO|PDLFreqGenerator:pdlFG3|counter[0]~73"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "addrRAMChips[16]" is stuck at GND
    Warning (13410): Pin "addrRAMChips[17]" is stuck at GND
    Warning (13410): Pin "addrRAMChips[18]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "VGA" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity VGA -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity VGA -section_id Top was ignored
Info (144001): Generated suppressed messages file /Documents/MyGithub/Kale/Kale/par/output_files/Kale.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "Clock:mainClock|pll_clk:mainClock|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "Clock:mainClock|pll_clk:mainClock|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info (21057): Implemented 3618 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3506 logic cells
    Info (21064): Implemented 31 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 142 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Thu Feb 27 20:25:46 2020
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Documents/MyGithub/Kale/Kale/par/output_files/Kale.map.smsg.


