#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec 14 14:31:51 2024
# Process ID: 26888
# Current directory: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1
# Command line: vivado.exe -log apple1_urbana.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source apple1_urbana.tcl -notrace
# Log file: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.vdi
# Journal file: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1\vivado.jou
# Running On: beeeebopppp, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 17011 MB
#-----------------------------------------------------------
source apple1_urbana.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ipdefs/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top apple1_urbana -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_xbar_0/mb_snes_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_bram_if_cntlr_0/mb_snes_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_v10_0/mb_snes_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_bram_if_cntlr_0/mb_snes_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_v10_0/mb_snes_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_lmb_bram_0/mb_snes_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 891.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: CLK_50MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mb_block_i/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'div_50_to_25/clk_out'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins div_50_to_25/clk_out]'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'div_50_to_1/clk_out'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins div_50_to_1/clk_out]'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'apple1_urbana'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1461.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

34 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.434 ; gain = 1025.375
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1461.434 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19d073ea2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1461.434 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter apple1_top/my_cpu/arlet_cpu/ALU/AI7_i_1 into driver instance apple1_top/my_cpu/arlet_cpu/ALU/AI7_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter apple1_top/my_cpu/arlet_cpu/ALU/HC_i_1 into driver instance apple1_top/my_cpu/arlet_cpu/ALU/HC_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter apple1_top/my_cpu/arlet_cpu/IRHOLD[2]_i_1 into driver instance apple1_top/my_cpu/arlet_cpu/ALU/ab[10]_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16667524e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1793.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 218 cells and removed 328 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 48 load pin(s).
Phase 2 Constant propagation | Checksum: 16922e53d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1793.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 55 cells and removed 288 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b451ab70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1793.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 218d8f6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1793.547 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 218d8f6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.627 . Memory (MB): peak = 1793.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 218d8f6ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.650 . Memory (MB): peak = 1793.547 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             218  |             328  |                                              4  |
|  Constant propagation         |              55  |             288  |                                              2  |
|  Sweep                        |               0  |             255  |                                              7  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1793.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e77c0237

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.746 . Memory (MB): peak = 1793.547 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 23cc078b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1969.922 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23cc078b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1969.922 ; gain = 176.375

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23cc078b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1969.922 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1969.922 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 231f4856b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file apple1_urbana_drc_opted.rpt -pb apple1_urbana_drc_opted.pb -rpx apple1_urbana_drc_opted.rpx
Command: report_drc -file apple1_urbana_drc_opted.rpt -pb apple1_urbana_drc_opted.pb -rpx apple1_urbana_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19829cf08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1969.922 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b7151158

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2ad414b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2ad414b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2ad414b91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2843bd49c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ad0d6ced

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2ad0d6ced

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cdf85aee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 229 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 0 LUT, combined 93 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1969.922 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             93  |                    93  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             93  |                    93  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 114c15a52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: ac47ac37

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 2 Global Placement | Checksum: ac47ac37

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18badcd19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 177d71cee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a2f638d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1284cd03b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17a8b09f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bc342c4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cb67d180

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cb67d180

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e282ed42

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.420 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: dd055b14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1723d14d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: e282ed42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.420. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10fe7c0d0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10fe7c0d0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10fe7c0d0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10fe7c0d0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 10fe7c0d0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1969.922 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ff693af9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000
Ending Placer Task | Checksum: c7f3d899

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file apple1_urbana_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file apple1_urbana_utilization_placed.rpt -pb apple1_urbana_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file apple1_urbana_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1969.922 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9f484891 ConstDB: 0 ShapeSum: 28ab9008 RouteDB: 0
Post Restoration Checksum: NetGraph: 5f22af89 NumContArr: 1d35c18b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 7c587114

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 7c587114

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1969.922 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7c587114

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1969.922 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b945f8df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1969.922 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.393  | TNS=0.000  | WHS=-0.238 | THS=-83.403|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00853065 %
  Global Horizontal Routing Utilization  = 0.00429464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5366
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5366
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f9400946

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1975.734 ; gain = 5.812

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f9400946

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1975.734 ; gain = 5.812
Phase 3 Initial Routing | Checksum: 9b74f464

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 593
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.730  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14f92ab59

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.730  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 237917b84

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.383 ; gain = 7.461
Phase 4 Rip-up And Reroute | Checksum: 237917b84

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2174c1896

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.383 ; gain = 7.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.809  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2174c1896

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2174c1896

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.383 ; gain = 7.461
Phase 5 Delay and Skew Optimization | Checksum: 2174c1896

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 230ef013c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.809  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 209020f11

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461
Phase 6 Post Hold Fix | Checksum: 209020f11

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.62656 %
  Global Horizontal Routing Utilization  = 2.1006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e98bcb8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e98bcb8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13adac31e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.809  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13adac31e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.383 ; gain = 7.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1977.383 ; gain = 7.461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1999.641 ; gain = 22.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file apple1_urbana_drc_routed.rpt -pb apple1_urbana_drc_routed.pb -rpx apple1_urbana_drc_routed.rpx
Command: report_drc -file apple1_urbana_drc_routed.rpt -pb apple1_urbana_drc_routed.pb -rpx apple1_urbana_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file apple1_urbana_methodology_drc_routed.rpt -pb apple1_urbana_methodology_drc_routed.pb -rpx apple1_urbana_methodology_drc_routed.rpx
Command: report_methodology -file apple1_urbana_methodology_drc_routed.rpt -pb apple1_urbana_methodology_drc_routed.pb -rpx apple1_urbana_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file apple1_urbana_power_routed.rpt -pb apple1_urbana_power_summary_routed.pb -rpx apple1_urbana_power_routed.rpx
Command: report_power -file apple1_urbana_power_routed.rpt -pb apple1_urbana_power_summary_routed.pb -rpx apple1_urbana_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
141 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file apple1_urbana_route_status.rpt -pb apple1_urbana_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file apple1_urbana_timing_summary_routed.rpt -pb apple1_urbana_timing_summary_routed.pb -rpx apple1_urbana_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file apple1_urbana_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file apple1_urbana_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file apple1_urbana_bus_skew_routed.rpt -pb apple1_urbana_bus_skew_routed.pb -rpx apple1_urbana_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 14:32:55 2024...
