Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 04:06:43 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_41_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 Delay1No32_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.165ns (33.458%)  route 2.317ns (66.542%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 6.479 - 4.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 0.711ns, distribution 1.379ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.646ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=61857, routed)       2.090     3.041    Delay1No32_instance/clk_IBUF_BUFG
    SLICE_X156Y281       FDCE                                         r  Delay1No32_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y281       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.119 r  Delay1No32_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.844     3.963    Delay1No32_instance/Q[10]
    SLICE_X152Y327       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.061 r  Delay1No32_instance/geqOp_carry_i_11__2/O
                         net (fo=1, routed)           0.022     4.083    Sum11_2_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X152Y327       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.242 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.268    Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X152Y328       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.283 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.309    Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X152Y329       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.361 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.218     4.579    Delay1No33_instance/CO[0]
    SLICE_X152Y325       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.099     4.678 r  Delay1No33_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.184     4.862    Delay1No32_instance/Y_reg[23]_0[0]
    SLICE_X152Y326       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     4.985 r  Delay1No32_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.055     5.040    Delay1No32_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X152Y326       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     5.163 r  Delay1No32_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.451     5.614    Delay1No33_instance/shiftVal__5[0]
    SLICE_X156Y323       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     5.762 r  Delay1No33_instance/shiftedFracY_d1[8]_i_3__2/O
                         net (fo=4, routed)           0.158     5.920    Delay1No32_instance/level2__0[3]
    SLICE_X155Y324       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     6.068 r  Delay1No32_instance/shiftedFracY_d1[0]_i_1__2/O
                         net (fo=2, routed)           0.284     6.352    Delay1No32_instance/level4__0[0]
    SLICE_X153Y324       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.474 r  Delay1No32_instance/shiftedFracY_d1[16]_i_1__2/O
                         net (fo=1, routed)           0.049     6.523    Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY[5]
    SLICE_X153Y324       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=61857, routed)       1.819     6.479    Sum11_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X153Y324       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.377     6.856    
                         clock uncertainty           -0.035     6.821    
    SLICE_X153Y324       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.846    Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.846    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  0.323    




