
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002250  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00402250  00402250  00012250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000488  20400000  00402258  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000184  20400488  004026e0  00020488  2**2
                  ALLOC
  4 .stack        00002004  2040060c  00402864  00020488  2**0
                  ALLOC
  5 .heap         00000200  20402610  00404868  00020488  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020488  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009e71  00000000  00000000  0002050f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000014f6  00000000  00000000  0002a380  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006644  00000000  00000000  0002b876  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ac0  00000000  00000000  00031eba  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a00  00000000  00000000  0003297a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d344  00000000  00000000  0003337a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009422  00000000  00000000  000506be  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a862  00000000  00000000  00059ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002fdc  00000000  00000000  000e4344  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402610 	.word	0x20402610
  400004:	00401309 	.word	0x00401309
  400008:	004013b9 	.word	0x004013b9
  40000c:	004013b9 	.word	0x004013b9
  400010:	004013b9 	.word	0x004013b9
  400014:	004013b9 	.word	0x004013b9
  400018:	004013b9 	.word	0x004013b9
	...
  40002c:	004013b9 	.word	0x004013b9
  400030:	004013b9 	.word	0x004013b9
  400034:	00000000 	.word	0x00000000
  400038:	004013b9 	.word	0x004013b9
  40003c:	004013b9 	.word	0x004013b9
  400040:	004013b9 	.word	0x004013b9
  400044:	004013b9 	.word	0x004013b9
  400048:	004013b9 	.word	0x004013b9
  40004c:	004013b9 	.word	0x004013b9
  400050:	004013b9 	.word	0x004013b9
  400054:	004013b9 	.word	0x004013b9
  400058:	004013b9 	.word	0x004013b9
  40005c:	004013b9 	.word	0x004013b9
  400060:	004013b9 	.word	0x004013b9
  400064:	00000000 	.word	0x00000000
  400068:	004009c1 	.word	0x004009c1
  40006c:	004009d9 	.word	0x004009d9
  400070:	004009f1 	.word	0x004009f1
  400074:	004013b9 	.word	0x004013b9
  400078:	00401965 	.word	0x00401965
  40007c:	004013b9 	.word	0x004013b9
  400080:	00400a09 	.word	0x00400a09
  400084:	00400a21 	.word	0x00400a21
  400088:	004013b9 	.word	0x004013b9
  40008c:	004013b9 	.word	0x004013b9
  400090:	004013b9 	.word	0x004013b9
  400094:	004013b9 	.word	0x004013b9
  400098:	004013b9 	.word	0x004013b9
  40009c:	004013b9 	.word	0x004013b9
  4000a0:	004013b9 	.word	0x004013b9
  4000a4:	004013b9 	.word	0x004013b9
  4000a8:	004013b9 	.word	0x004013b9
  4000ac:	004013b9 	.word	0x004013b9
  4000b0:	004013b9 	.word	0x004013b9
  4000b4:	004013b9 	.word	0x004013b9
  4000b8:	004013b9 	.word	0x004013b9
  4000bc:	004013b9 	.word	0x004013b9
  4000c0:	004013b9 	.word	0x004013b9
  4000c4:	004013b9 	.word	0x004013b9
  4000c8:	004013b9 	.word	0x004013b9
  4000cc:	004013b9 	.word	0x004013b9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004013b9 	.word	0x004013b9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004013b9 	.word	0x004013b9
  4000e0:	004013b9 	.word	0x004013b9
  4000e4:	004013b9 	.word	0x004013b9
  4000e8:	004013b9 	.word	0x004013b9
  4000ec:	004013b9 	.word	0x004013b9
  4000f0:	004013b9 	.word	0x004013b9
  4000f4:	004013b9 	.word	0x004013b9
  4000f8:	004013b9 	.word	0x004013b9
  4000fc:	004013b9 	.word	0x004013b9
  400100:	004013b9 	.word	0x004013b9
  400104:	004013b9 	.word	0x004013b9
  400108:	004013b9 	.word	0x004013b9
  40010c:	004013b9 	.word	0x004013b9
  400110:	004013b9 	.word	0x004013b9
	...
  400120:	004013b9 	.word	0x004013b9
  400124:	004013b9 	.word	0x004013b9
  400128:	00401a6d 	.word	0x00401a6d
  40012c:	004013b9 	.word	0x004013b9
  400130:	004013b9 	.word	0x004013b9
  400134:	00000000 	.word	0x00000000
  400138:	004013b9 	.word	0x004013b9
  40013c:	004013b9 	.word	0x004013b9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400488 	.word	0x20400488
  40015c:	00000000 	.word	0x00000000
  400160:	00402258 	.word	0x00402258

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	2040048c 	.word	0x2040048c
  400190:	00402258 	.word	0x00402258
  400194:	00402258 	.word	0x00402258
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400b39 	.word	0x00400b39
  40021c:	00400ba5 	.word	0x00400ba5
  400220:	00400c15 	.word	0x00400c15

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400b71 	.word	0x00400b71
  400290:	00400c8d 	.word	0x00400c8d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400ca9 	.word	0x00400ca9
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400cc5 	.word	0x00400cc5
  400408:	00400ce1 	.word	0x00400ce1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	0040152d 	.word	0x0040152d
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400a39 	.word	0x00400a39
  40050c:	00400ab5 	.word	0x00400ab5
  400510:	004013c1 	.word	0x004013c1
  400514:	00400489 	.word	0x00400489

00400518 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400518:	b480      	push	{r7}
  40051a:	b085      	sub	sp, #20
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	2b00      	cmp	r3, #0
  400528:	d003      	beq.n	400532 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40052a:	68fb      	ldr	r3, [r7, #12]
  40052c:	68ba      	ldr	r2, [r7, #8]
  40052e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400530:	e002      	b.n	400538 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400532:	68fb      	ldr	r3, [r7, #12]
  400534:	68ba      	ldr	r2, [r7, #8]
  400536:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400538:	bf00      	nop
  40053a:	3714      	adds	r7, #20
  40053c:	46bd      	mov	sp, r7
  40053e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400542:	4770      	bx	lr

00400544 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400544:	b480      	push	{r7}
  400546:	b083      	sub	sp, #12
  400548:	af00      	add	r7, sp, #0
  40054a:	6078      	str	r0, [r7, #4]
  40054c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	683a      	ldr	r2, [r7, #0]
  400552:	631a      	str	r2, [r3, #48]	; 0x30
}
  400554:	bf00      	nop
  400556:	370c      	adds	r7, #12
  400558:	46bd      	mov	sp, r7
  40055a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055e:	4770      	bx	lr

00400560 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400560:	b480      	push	{r7}
  400562:	b083      	sub	sp, #12
  400564:	af00      	add	r7, sp, #0
  400566:	6078      	str	r0, [r7, #4]
  400568:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40056a:	687b      	ldr	r3, [r7, #4]
  40056c:	683a      	ldr	r2, [r7, #0]
  40056e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400570:	bf00      	nop
  400572:	370c      	adds	r7, #12
  400574:	46bd      	mov	sp, r7
  400576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40057a:	4770      	bx	lr

0040057c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40057c:	b480      	push	{r7}
  40057e:	b087      	sub	sp, #28
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	687a      	ldr	r2, [r7, #4]
  40058c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40058e:	68bb      	ldr	r3, [r7, #8]
  400590:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400594:	d04a      	beq.n	40062c <pio_set_peripheral+0xb0>
  400596:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40059a:	d808      	bhi.n	4005ae <pio_set_peripheral+0x32>
  40059c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005a0:	d016      	beq.n	4005d0 <pio_set_peripheral+0x54>
  4005a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005a6:	d02c      	beq.n	400602 <pio_set_peripheral+0x86>
  4005a8:	2b00      	cmp	r3, #0
  4005aa:	d069      	beq.n	400680 <pio_set_peripheral+0x104>
  4005ac:	e064      	b.n	400678 <pio_set_peripheral+0xfc>
  4005ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005b2:	d065      	beq.n	400680 <pio_set_peripheral+0x104>
  4005b4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005b8:	d803      	bhi.n	4005c2 <pio_set_peripheral+0x46>
  4005ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005be:	d04a      	beq.n	400656 <pio_set_peripheral+0xda>
  4005c0:	e05a      	b.n	400678 <pio_set_peripheral+0xfc>
  4005c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005c6:	d05b      	beq.n	400680 <pio_set_peripheral+0x104>
  4005c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005cc:	d058      	beq.n	400680 <pio_set_peripheral+0x104>
  4005ce:	e053      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005d0:	68fb      	ldr	r3, [r7, #12]
  4005d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005d4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005da:	687b      	ldr	r3, [r7, #4]
  4005dc:	43d9      	mvns	r1, r3
  4005de:	697b      	ldr	r3, [r7, #20]
  4005e0:	400b      	ands	r3, r1
  4005e2:	401a      	ands	r2, r3
  4005e4:	68fb      	ldr	r3, [r7, #12]
  4005e6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005ec:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005f2:	687b      	ldr	r3, [r7, #4]
  4005f4:	43d9      	mvns	r1, r3
  4005f6:	697b      	ldr	r3, [r7, #20]
  4005f8:	400b      	ands	r3, r1
  4005fa:	401a      	ands	r2, r3
  4005fc:	68fb      	ldr	r3, [r7, #12]
  4005fe:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400600:	e03a      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400606:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400608:	687a      	ldr	r2, [r7, #4]
  40060a:	697b      	ldr	r3, [r7, #20]
  40060c:	431a      	orrs	r2, r3
  40060e:	68fb      	ldr	r3, [r7, #12]
  400610:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	43d9      	mvns	r1, r3
  400620:	697b      	ldr	r3, [r7, #20]
  400622:	400b      	ands	r3, r1
  400624:	401a      	ands	r2, r3
  400626:	68fb      	ldr	r3, [r7, #12]
  400628:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40062a:	e025      	b.n	400678 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40062c:	68fb      	ldr	r3, [r7, #12]
  40062e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400630:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400636:	687b      	ldr	r3, [r7, #4]
  400638:	43d9      	mvns	r1, r3
  40063a:	697b      	ldr	r3, [r7, #20]
  40063c:	400b      	ands	r3, r1
  40063e:	401a      	ands	r2, r3
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400644:	68fb      	ldr	r3, [r7, #12]
  400646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400648:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	431a      	orrs	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400654:	e010      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40065a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40065c:	687a      	ldr	r2, [r7, #4]
  40065e:	697b      	ldr	r3, [r7, #20]
  400660:	431a      	orrs	r2, r3
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400676:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400678:	68fb      	ldr	r3, [r7, #12]
  40067a:	687a      	ldr	r2, [r7, #4]
  40067c:	605a      	str	r2, [r3, #4]
  40067e:	e000      	b.n	400682 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400680:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400682:	371c      	adds	r7, #28
  400684:	46bd      	mov	sp, r7
  400686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40068a:	4770      	bx	lr

0040068c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40068c:	b580      	push	{r7, lr}
  40068e:	b084      	sub	sp, #16
  400690:	af00      	add	r7, sp, #0
  400692:	60f8      	str	r0, [r7, #12]
  400694:	60b9      	str	r1, [r7, #8]
  400696:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400698:	68b9      	ldr	r1, [r7, #8]
  40069a:	68f8      	ldr	r0, [r7, #12]
  40069c:	4b19      	ldr	r3, [pc, #100]	; (400704 <pio_set_input+0x78>)
  40069e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006a0:	687b      	ldr	r3, [r7, #4]
  4006a2:	f003 0301 	and.w	r3, r3, #1
  4006a6:	461a      	mov	r2, r3
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b16      	ldr	r3, [pc, #88]	; (400708 <pio_set_input+0x7c>)
  4006ae:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 030a 	and.w	r3, r3, #10
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d003      	beq.n	4006c2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	621a      	str	r2, [r3, #32]
  4006c0:	e002      	b.n	4006c8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	68ba      	ldr	r2, [r7, #8]
  4006c6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	f003 0302 	and.w	r3, r3, #2
  4006ce:	2b00      	cmp	r3, #0
  4006d0:	d004      	beq.n	4006dc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006da:	e008      	b.n	4006ee <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	f003 0308 	and.w	r3, r3, #8
  4006e2:	2b00      	cmp	r3, #0
  4006e4:	d003      	beq.n	4006ee <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	68ba      	ldr	r2, [r7, #8]
  4006ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006ee:	68fb      	ldr	r3, [r7, #12]
  4006f0:	68ba      	ldr	r2, [r7, #8]
  4006f2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	68ba      	ldr	r2, [r7, #8]
  4006f8:	601a      	str	r2, [r3, #0]
}
  4006fa:	bf00      	nop
  4006fc:	3710      	adds	r7, #16
  4006fe:	46bd      	mov	sp, r7
  400700:	bd80      	pop	{r7, pc}
  400702:	bf00      	nop
  400704:	00400821 	.word	0x00400821
  400708:	00400519 	.word	0x00400519

0040070c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40070c:	b580      	push	{r7, lr}
  40070e:	b084      	sub	sp, #16
  400710:	af00      	add	r7, sp, #0
  400712:	60f8      	str	r0, [r7, #12]
  400714:	60b9      	str	r1, [r7, #8]
  400716:	607a      	str	r2, [r7, #4]
  400718:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40071a:	68b9      	ldr	r1, [r7, #8]
  40071c:	68f8      	ldr	r0, [r7, #12]
  40071e:	4b12      	ldr	r3, [pc, #72]	; (400768 <pio_set_output+0x5c>)
  400720:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400722:	69ba      	ldr	r2, [r7, #24]
  400724:	68b9      	ldr	r1, [r7, #8]
  400726:	68f8      	ldr	r0, [r7, #12]
  400728:	4b10      	ldr	r3, [pc, #64]	; (40076c <pio_set_output+0x60>)
  40072a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40072c:	683b      	ldr	r3, [r7, #0]
  40072e:	2b00      	cmp	r3, #0
  400730:	d003      	beq.n	40073a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	68ba      	ldr	r2, [r7, #8]
  400736:	651a      	str	r2, [r3, #80]	; 0x50
  400738:	e002      	b.n	400740 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	68ba      	ldr	r2, [r7, #8]
  40073e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400740:	687b      	ldr	r3, [r7, #4]
  400742:	2b00      	cmp	r3, #0
  400744:	d003      	beq.n	40074e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	68ba      	ldr	r2, [r7, #8]
  40074a:	631a      	str	r2, [r3, #48]	; 0x30
  40074c:	e002      	b.n	400754 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	68ba      	ldr	r2, [r7, #8]
  400752:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400754:	68fb      	ldr	r3, [r7, #12]
  400756:	68ba      	ldr	r2, [r7, #8]
  400758:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40075a:	68fb      	ldr	r3, [r7, #12]
  40075c:	68ba      	ldr	r2, [r7, #8]
  40075e:	601a      	str	r2, [r3, #0]
}
  400760:	bf00      	nop
  400762:	3710      	adds	r7, #16
  400764:	46bd      	mov	sp, r7
  400766:	bd80      	pop	{r7, pc}
  400768:	00400821 	.word	0x00400821
  40076c:	00400519 	.word	0x00400519

00400770 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400770:	b480      	push	{r7}
  400772:	b083      	sub	sp, #12
  400774:	af00      	add	r7, sp, #0
  400776:	6078      	str	r0, [r7, #4]
  400778:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40077a:	687b      	ldr	r3, [r7, #4]
  40077c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40077e:	683b      	ldr	r3, [r7, #0]
  400780:	4013      	ands	r3, r2
  400782:	2b00      	cmp	r3, #0
  400784:	d101      	bne.n	40078a <pio_get_output_data_status+0x1a>
		return 0;
  400786:	2300      	movs	r3, #0
  400788:	e000      	b.n	40078c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40078a:	2301      	movs	r3, #1
	}
}
  40078c:	4618      	mov	r0, r3
  40078e:	370c      	adds	r7, #12
  400790:	46bd      	mov	sp, r7
  400792:	f85d 7b04 	ldr.w	r7, [sp], #4
  400796:	4770      	bx	lr

00400798 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400798:	b480      	push	{r7}
  40079a:	b085      	sub	sp, #20
  40079c:	af00      	add	r7, sp, #0
  40079e:	60f8      	str	r0, [r7, #12]
  4007a0:	60b9      	str	r1, [r7, #8]
  4007a2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007a4:	687b      	ldr	r3, [r7, #4]
  4007a6:	f003 0310 	and.w	r3, r3, #16
  4007aa:	2b00      	cmp	r3, #0
  4007ac:	d020      	beq.n	4007f0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007b6:	687b      	ldr	r3, [r7, #4]
  4007b8:	f003 0320 	and.w	r3, r3, #32
  4007bc:	2b00      	cmp	r3, #0
  4007be:	d004      	beq.n	4007ca <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007c0:	68fb      	ldr	r3, [r7, #12]
  4007c2:	68ba      	ldr	r2, [r7, #8]
  4007c4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007c8:	e003      	b.n	4007d2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007ca:	68fb      	ldr	r3, [r7, #12]
  4007cc:	68ba      	ldr	r2, [r7, #8]
  4007ce:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007d2:	687b      	ldr	r3, [r7, #4]
  4007d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007d8:	2b00      	cmp	r3, #0
  4007da:	d004      	beq.n	4007e6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007dc:	68fb      	ldr	r3, [r7, #12]
  4007de:	68ba      	ldr	r2, [r7, #8]
  4007e0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007e4:	e008      	b.n	4007f8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	68ba      	ldr	r2, [r7, #8]
  4007ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007ee:	e003      	b.n	4007f8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4007f0:	68fb      	ldr	r3, [r7, #12]
  4007f2:	68ba      	ldr	r2, [r7, #8]
  4007f4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4007f8:	bf00      	nop
  4007fa:	3714      	adds	r7, #20
  4007fc:	46bd      	mov	sp, r7
  4007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400802:	4770      	bx	lr

00400804 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400804:	b480      	push	{r7}
  400806:	b083      	sub	sp, #12
  400808:	af00      	add	r7, sp, #0
  40080a:	6078      	str	r0, [r7, #4]
  40080c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40080e:	687b      	ldr	r3, [r7, #4]
  400810:	683a      	ldr	r2, [r7, #0]
  400812:	641a      	str	r2, [r3, #64]	; 0x40
}
  400814:	bf00      	nop
  400816:	370c      	adds	r7, #12
  400818:	46bd      	mov	sp, r7
  40081a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40081e:	4770      	bx	lr

00400820 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400820:	b480      	push	{r7}
  400822:	b083      	sub	sp, #12
  400824:	af00      	add	r7, sp, #0
  400826:	6078      	str	r0, [r7, #4]
  400828:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40082a:	687b      	ldr	r3, [r7, #4]
  40082c:	683a      	ldr	r2, [r7, #0]
  40082e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400830:	bf00      	nop
  400832:	370c      	adds	r7, #12
  400834:	46bd      	mov	sp, r7
  400836:	f85d 7b04 	ldr.w	r7, [sp], #4
  40083a:	4770      	bx	lr

0040083c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40083c:	b480      	push	{r7}
  40083e:	b083      	sub	sp, #12
  400840:	af00      	add	r7, sp, #0
  400842:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400844:	687b      	ldr	r3, [r7, #4]
  400846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400848:	4618      	mov	r0, r3
  40084a:	370c      	adds	r7, #12
  40084c:	46bd      	mov	sp, r7
  40084e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400852:	4770      	bx	lr

00400854 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400854:	b480      	push	{r7}
  400856:	b083      	sub	sp, #12
  400858:	af00      	add	r7, sp, #0
  40085a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40085c:	687b      	ldr	r3, [r7, #4]
  40085e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400860:	4618      	mov	r0, r3
  400862:	370c      	adds	r7, #12
  400864:	46bd      	mov	sp, r7
  400866:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086a:	4770      	bx	lr

0040086c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40086c:	b580      	push	{r7, lr}
  40086e:	b084      	sub	sp, #16
  400870:	af00      	add	r7, sp, #0
  400872:	6078      	str	r0, [r7, #4]
  400874:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400876:	6878      	ldr	r0, [r7, #4]
  400878:	4b26      	ldr	r3, [pc, #152]	; (400914 <pio_handler_process+0xa8>)
  40087a:	4798      	blx	r3
  40087c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40087e:	6878      	ldr	r0, [r7, #4]
  400880:	4b25      	ldr	r3, [pc, #148]	; (400918 <pio_handler_process+0xac>)
  400882:	4798      	blx	r3
  400884:	4602      	mov	r2, r0
  400886:	68fb      	ldr	r3, [r7, #12]
  400888:	4013      	ands	r3, r2
  40088a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40088c:	68fb      	ldr	r3, [r7, #12]
  40088e:	2b00      	cmp	r3, #0
  400890:	d03c      	beq.n	40090c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400892:	2300      	movs	r3, #0
  400894:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400896:	e034      	b.n	400902 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400898:	4a20      	ldr	r2, [pc, #128]	; (40091c <pio_handler_process+0xb0>)
  40089a:	68bb      	ldr	r3, [r7, #8]
  40089c:	011b      	lsls	r3, r3, #4
  40089e:	4413      	add	r3, r2
  4008a0:	681a      	ldr	r2, [r3, #0]
  4008a2:	683b      	ldr	r3, [r7, #0]
  4008a4:	429a      	cmp	r2, r3
  4008a6:	d126      	bne.n	4008f6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008a8:	4a1c      	ldr	r2, [pc, #112]	; (40091c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	3304      	adds	r3, #4
  4008b2:	681a      	ldr	r2, [r3, #0]
  4008b4:	68fb      	ldr	r3, [r7, #12]
  4008b6:	4013      	ands	r3, r2
  4008b8:	2b00      	cmp	r3, #0
  4008ba:	d01c      	beq.n	4008f6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008bc:	4a17      	ldr	r2, [pc, #92]	; (40091c <pio_handler_process+0xb0>)
  4008be:	68bb      	ldr	r3, [r7, #8]
  4008c0:	011b      	lsls	r3, r3, #4
  4008c2:	4413      	add	r3, r2
  4008c4:	330c      	adds	r3, #12
  4008c6:	681b      	ldr	r3, [r3, #0]
  4008c8:	4914      	ldr	r1, [pc, #80]	; (40091c <pio_handler_process+0xb0>)
  4008ca:	68ba      	ldr	r2, [r7, #8]
  4008cc:	0112      	lsls	r2, r2, #4
  4008ce:	440a      	add	r2, r1
  4008d0:	6810      	ldr	r0, [r2, #0]
  4008d2:	4912      	ldr	r1, [pc, #72]	; (40091c <pio_handler_process+0xb0>)
  4008d4:	68ba      	ldr	r2, [r7, #8]
  4008d6:	0112      	lsls	r2, r2, #4
  4008d8:	440a      	add	r2, r1
  4008da:	3204      	adds	r2, #4
  4008dc:	6812      	ldr	r2, [r2, #0]
  4008de:	4611      	mov	r1, r2
  4008e0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008e2:	4a0e      	ldr	r2, [pc, #56]	; (40091c <pio_handler_process+0xb0>)
  4008e4:	68bb      	ldr	r3, [r7, #8]
  4008e6:	011b      	lsls	r3, r3, #4
  4008e8:	4413      	add	r3, r2
  4008ea:	3304      	adds	r3, #4
  4008ec:	681b      	ldr	r3, [r3, #0]
  4008ee:	43db      	mvns	r3, r3
  4008f0:	68fa      	ldr	r2, [r7, #12]
  4008f2:	4013      	ands	r3, r2
  4008f4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4008f6:	68bb      	ldr	r3, [r7, #8]
  4008f8:	3301      	adds	r3, #1
  4008fa:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008fc:	68bb      	ldr	r3, [r7, #8]
  4008fe:	2b06      	cmp	r3, #6
  400900:	d803      	bhi.n	40090a <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400902:	68fb      	ldr	r3, [r7, #12]
  400904:	2b00      	cmp	r3, #0
  400906:	d1c7      	bne.n	400898 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400908:	e000      	b.n	40090c <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  40090a:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40090c:	bf00      	nop
  40090e:	3710      	adds	r7, #16
  400910:	46bd      	mov	sp, r7
  400912:	bd80      	pop	{r7, pc}
  400914:	0040083d 	.word	0x0040083d
  400918:	00400855 	.word	0x00400855
  40091c:	204004a4 	.word	0x204004a4

00400920 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400920:	b580      	push	{r7, lr}
  400922:	b086      	sub	sp, #24
  400924:	af00      	add	r7, sp, #0
  400926:	60f8      	str	r0, [r7, #12]
  400928:	60b9      	str	r1, [r7, #8]
  40092a:	607a      	str	r2, [r7, #4]
  40092c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40092e:	4b21      	ldr	r3, [pc, #132]	; (4009b4 <pio_handler_set+0x94>)
  400930:	681b      	ldr	r3, [r3, #0]
  400932:	2b06      	cmp	r3, #6
  400934:	d901      	bls.n	40093a <pio_handler_set+0x1a>
		return 1;
  400936:	2301      	movs	r3, #1
  400938:	e038      	b.n	4009ac <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40093a:	2300      	movs	r3, #0
  40093c:	75fb      	strb	r3, [r7, #23]
  40093e:	e011      	b.n	400964 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400940:	7dfb      	ldrb	r3, [r7, #23]
  400942:	011b      	lsls	r3, r3, #4
  400944:	4a1c      	ldr	r2, [pc, #112]	; (4009b8 <pio_handler_set+0x98>)
  400946:	4413      	add	r3, r2
  400948:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40094a:	693b      	ldr	r3, [r7, #16]
  40094c:	681a      	ldr	r2, [r3, #0]
  40094e:	68bb      	ldr	r3, [r7, #8]
  400950:	429a      	cmp	r2, r3
  400952:	d104      	bne.n	40095e <pio_handler_set+0x3e>
  400954:	693b      	ldr	r3, [r7, #16]
  400956:	685a      	ldr	r2, [r3, #4]
  400958:	687b      	ldr	r3, [r7, #4]
  40095a:	429a      	cmp	r2, r3
  40095c:	d008      	beq.n	400970 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40095e:	7dfb      	ldrb	r3, [r7, #23]
  400960:	3301      	adds	r3, #1
  400962:	75fb      	strb	r3, [r7, #23]
  400964:	7dfa      	ldrb	r2, [r7, #23]
  400966:	4b13      	ldr	r3, [pc, #76]	; (4009b4 <pio_handler_set+0x94>)
  400968:	681b      	ldr	r3, [r3, #0]
  40096a:	429a      	cmp	r2, r3
  40096c:	d9e8      	bls.n	400940 <pio_handler_set+0x20>
  40096e:	e000      	b.n	400972 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400970:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400972:	693b      	ldr	r3, [r7, #16]
  400974:	68ba      	ldr	r2, [r7, #8]
  400976:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400978:	693b      	ldr	r3, [r7, #16]
  40097a:	687a      	ldr	r2, [r7, #4]
  40097c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40097e:	693b      	ldr	r3, [r7, #16]
  400980:	683a      	ldr	r2, [r7, #0]
  400982:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400984:	693b      	ldr	r3, [r7, #16]
  400986:	6a3a      	ldr	r2, [r7, #32]
  400988:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40098a:	7dfa      	ldrb	r2, [r7, #23]
  40098c:	4b09      	ldr	r3, [pc, #36]	; (4009b4 <pio_handler_set+0x94>)
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	3301      	adds	r3, #1
  400992:	429a      	cmp	r2, r3
  400994:	d104      	bne.n	4009a0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400996:	4b07      	ldr	r3, [pc, #28]	; (4009b4 <pio_handler_set+0x94>)
  400998:	681b      	ldr	r3, [r3, #0]
  40099a:	3301      	adds	r3, #1
  40099c:	4a05      	ldr	r2, [pc, #20]	; (4009b4 <pio_handler_set+0x94>)
  40099e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009a0:	683a      	ldr	r2, [r7, #0]
  4009a2:	6879      	ldr	r1, [r7, #4]
  4009a4:	68f8      	ldr	r0, [r7, #12]
  4009a6:	4b05      	ldr	r3, [pc, #20]	; (4009bc <pio_handler_set+0x9c>)
  4009a8:	4798      	blx	r3

	return 0;
  4009aa:	2300      	movs	r3, #0
}
  4009ac:	4618      	mov	r0, r3
  4009ae:	3718      	adds	r7, #24
  4009b0:	46bd      	mov	sp, r7
  4009b2:	bd80      	pop	{r7, pc}
  4009b4:	20400514 	.word	0x20400514
  4009b8:	204004a4 	.word	0x204004a4
  4009bc:	00400799 	.word	0x00400799

004009c0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009c4:	210a      	movs	r1, #10
  4009c6:	4802      	ldr	r0, [pc, #8]	; (4009d0 <PIOA_Handler+0x10>)
  4009c8:	4b02      	ldr	r3, [pc, #8]	; (4009d4 <PIOA_Handler+0x14>)
  4009ca:	4798      	blx	r3
}
  4009cc:	bf00      	nop
  4009ce:	bd80      	pop	{r7, pc}
  4009d0:	400e0e00 	.word	0x400e0e00
  4009d4:	0040086d 	.word	0x0040086d

004009d8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009d8:	b580      	push	{r7, lr}
  4009da:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009dc:	210b      	movs	r1, #11
  4009de:	4802      	ldr	r0, [pc, #8]	; (4009e8 <PIOB_Handler+0x10>)
  4009e0:	4b02      	ldr	r3, [pc, #8]	; (4009ec <PIOB_Handler+0x14>)
  4009e2:	4798      	blx	r3
}
  4009e4:	bf00      	nop
  4009e6:	bd80      	pop	{r7, pc}
  4009e8:	400e1000 	.word	0x400e1000
  4009ec:	0040086d 	.word	0x0040086d

004009f0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4009f0:	b580      	push	{r7, lr}
  4009f2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4009f4:	210c      	movs	r1, #12
  4009f6:	4802      	ldr	r0, [pc, #8]	; (400a00 <PIOC_Handler+0x10>)
  4009f8:	4b02      	ldr	r3, [pc, #8]	; (400a04 <PIOC_Handler+0x14>)
  4009fa:	4798      	blx	r3
}
  4009fc:	bf00      	nop
  4009fe:	bd80      	pop	{r7, pc}
  400a00:	400e1200 	.word	0x400e1200
  400a04:	0040086d 	.word	0x0040086d

00400a08 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a08:	b580      	push	{r7, lr}
  400a0a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a0c:	2110      	movs	r1, #16
  400a0e:	4802      	ldr	r0, [pc, #8]	; (400a18 <PIOD_Handler+0x10>)
  400a10:	4b02      	ldr	r3, [pc, #8]	; (400a1c <PIOD_Handler+0x14>)
  400a12:	4798      	blx	r3
}
  400a14:	bf00      	nop
  400a16:	bd80      	pop	{r7, pc}
  400a18:	400e1400 	.word	0x400e1400
  400a1c:	0040086d 	.word	0x0040086d

00400a20 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a20:	b580      	push	{r7, lr}
  400a22:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a24:	2111      	movs	r1, #17
  400a26:	4802      	ldr	r0, [pc, #8]	; (400a30 <PIOE_Handler+0x10>)
  400a28:	4b02      	ldr	r3, [pc, #8]	; (400a34 <PIOE_Handler+0x14>)
  400a2a:	4798      	blx	r3
}
  400a2c:	bf00      	nop
  400a2e:	bd80      	pop	{r7, pc}
  400a30:	400e1600 	.word	0x400e1600
  400a34:	0040086d 	.word	0x0040086d

00400a38 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a38:	b480      	push	{r7}
  400a3a:	b083      	sub	sp, #12
  400a3c:	af00      	add	r7, sp, #0
  400a3e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a40:	687b      	ldr	r3, [r7, #4]
  400a42:	3b01      	subs	r3, #1
  400a44:	2b03      	cmp	r3, #3
  400a46:	d81a      	bhi.n	400a7e <pmc_mck_set_division+0x46>
  400a48:	a201      	add	r2, pc, #4	; (adr r2, 400a50 <pmc_mck_set_division+0x18>)
  400a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a4e:	bf00      	nop
  400a50:	00400a61 	.word	0x00400a61
  400a54:	00400a67 	.word	0x00400a67
  400a58:	00400a6f 	.word	0x00400a6f
  400a5c:	00400a77 	.word	0x00400a77
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a60:	2300      	movs	r3, #0
  400a62:	607b      	str	r3, [r7, #4]
			break;
  400a64:	e00e      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a66:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a6a:	607b      	str	r3, [r7, #4]
			break;
  400a6c:	e00a      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a6e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e006      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a76:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e002      	b.n	400a84 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a7e:	2300      	movs	r3, #0
  400a80:	607b      	str	r3, [r7, #4]
			break;
  400a82:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a84:	490a      	ldr	r1, [pc, #40]	; (400ab0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a86:	4b0a      	ldr	r3, [pc, #40]	; (400ab0 <pmc_mck_set_division+0x78>)
  400a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a8e:	687b      	ldr	r3, [r7, #4]
  400a90:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400a92:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a94:	bf00      	nop
  400a96:	4b06      	ldr	r3, [pc, #24]	; (400ab0 <pmc_mck_set_division+0x78>)
  400a98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a9a:	f003 0308 	and.w	r3, r3, #8
  400a9e:	2b00      	cmp	r3, #0
  400aa0:	d0f9      	beq.n	400a96 <pmc_mck_set_division+0x5e>
}
  400aa2:	bf00      	nop
  400aa4:	370c      	adds	r7, #12
  400aa6:	46bd      	mov	sp, r7
  400aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aac:	4770      	bx	lr
  400aae:	bf00      	nop
  400ab0:	400e0600 	.word	0x400e0600

00400ab4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ab4:	b480      	push	{r7}
  400ab6:	b085      	sub	sp, #20
  400ab8:	af00      	add	r7, sp, #0
  400aba:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400abc:	491d      	ldr	r1, [pc, #116]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400abe:	4b1d      	ldr	r3, [pc, #116]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ac2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ac6:	687b      	ldr	r3, [r7, #4]
  400ac8:	4313      	orrs	r3, r2
  400aca:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ad0:	60fb      	str	r3, [r7, #12]
  400ad2:	e007      	b.n	400ae4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ad4:	68fb      	ldr	r3, [r7, #12]
  400ad6:	2b00      	cmp	r3, #0
  400ad8:	d101      	bne.n	400ade <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400ada:	2301      	movs	r3, #1
  400adc:	e023      	b.n	400b26 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400ade:	68fb      	ldr	r3, [r7, #12]
  400ae0:	3b01      	subs	r3, #1
  400ae2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ae4:	4b13      	ldr	r3, [pc, #76]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400ae6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ae8:	f003 0308 	and.w	r3, r3, #8
  400aec:	2b00      	cmp	r3, #0
  400aee:	d0f1      	beq.n	400ad4 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400af0:	4a10      	ldr	r2, [pc, #64]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400af2:	4b10      	ldr	r3, [pc, #64]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400af6:	f023 0303 	bic.w	r3, r3, #3
  400afa:	f043 0302 	orr.w	r3, r3, #2
  400afe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b04:	60fb      	str	r3, [r7, #12]
  400b06:	e007      	b.n	400b18 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b08:	68fb      	ldr	r3, [r7, #12]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	d101      	bne.n	400b12 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b0e:	2301      	movs	r3, #1
  400b10:	e009      	b.n	400b26 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400b12:	68fb      	ldr	r3, [r7, #12]
  400b14:	3b01      	subs	r3, #1
  400b16:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b18:	4b06      	ldr	r3, [pc, #24]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400b1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b1c:	f003 0308 	and.w	r3, r3, #8
  400b20:	2b00      	cmp	r3, #0
  400b22:	d0f1      	beq.n	400b08 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400b24:	2300      	movs	r3, #0
}
  400b26:	4618      	mov	r0, r3
  400b28:	3714      	adds	r7, #20
  400b2a:	46bd      	mov	sp, r7
  400b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b30:	4770      	bx	lr
  400b32:	bf00      	nop
  400b34:	400e0600 	.word	0x400e0600

00400b38 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b38:	b480      	push	{r7}
  400b3a:	b083      	sub	sp, #12
  400b3c:	af00      	add	r7, sp, #0
  400b3e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b40:	687b      	ldr	r3, [r7, #4]
  400b42:	2b01      	cmp	r3, #1
  400b44:	d105      	bne.n	400b52 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b46:	4907      	ldr	r1, [pc, #28]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b48:	4b06      	ldr	r3, [pc, #24]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b4a:	689a      	ldr	r2, [r3, #8]
  400b4c:	4b06      	ldr	r3, [pc, #24]	; (400b68 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b4e:	4313      	orrs	r3, r2
  400b50:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b52:	4b04      	ldr	r3, [pc, #16]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b54:	4a05      	ldr	r2, [pc, #20]	; (400b6c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b56:	601a      	str	r2, [r3, #0]
}
  400b58:	bf00      	nop
  400b5a:	370c      	adds	r7, #12
  400b5c:	46bd      	mov	sp, r7
  400b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b62:	4770      	bx	lr
  400b64:	400e1810 	.word	0x400e1810
  400b68:	a5100000 	.word	0xa5100000
  400b6c:	a5000008 	.word	0xa5000008

00400b70 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b70:	b480      	push	{r7}
  400b72:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b74:	4b09      	ldr	r3, [pc, #36]	; (400b9c <pmc_osc_is_ready_32kxtal+0x2c>)
  400b76:	695b      	ldr	r3, [r3, #20]
  400b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b7c:	2b00      	cmp	r3, #0
  400b7e:	d007      	beq.n	400b90 <pmc_osc_is_ready_32kxtal+0x20>
  400b80:	4b07      	ldr	r3, [pc, #28]	; (400ba0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b88:	2b00      	cmp	r3, #0
  400b8a:	d001      	beq.n	400b90 <pmc_osc_is_ready_32kxtal+0x20>
  400b8c:	2301      	movs	r3, #1
  400b8e:	e000      	b.n	400b92 <pmc_osc_is_ready_32kxtal+0x22>
  400b90:	2300      	movs	r3, #0
}
  400b92:	4618      	mov	r0, r3
  400b94:	46bd      	mov	sp, r7
  400b96:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b9a:	4770      	bx	lr
  400b9c:	400e1810 	.word	0x400e1810
  400ba0:	400e0600 	.word	0x400e0600

00400ba4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400ba4:	b480      	push	{r7}
  400ba6:	b083      	sub	sp, #12
  400ba8:	af00      	add	r7, sp, #0
  400baa:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bac:	4915      	ldr	r1, [pc, #84]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bae:	4b15      	ldr	r3, [pc, #84]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bb0:	6a1a      	ldr	r2, [r3, #32]
  400bb2:	4b15      	ldr	r3, [pc, #84]	; (400c08 <pmc_switch_mainck_to_fastrc+0x64>)
  400bb4:	4313      	orrs	r3, r2
  400bb6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bb8:	bf00      	nop
  400bba:	4b12      	ldr	r3, [pc, #72]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bc2:	2b00      	cmp	r3, #0
  400bc4:	d0f9      	beq.n	400bba <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bc6:	490f      	ldr	r1, [pc, #60]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc8:	4b0e      	ldr	r3, [pc, #56]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bca:	6a1a      	ldr	r2, [r3, #32]
  400bcc:	4b0f      	ldr	r3, [pc, #60]	; (400c0c <pmc_switch_mainck_to_fastrc+0x68>)
  400bce:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400bd0:	687a      	ldr	r2, [r7, #4]
  400bd2:	4313      	orrs	r3, r2
  400bd4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd8:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bda:	bf00      	nop
  400bdc:	4b09      	ldr	r3, [pc, #36]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400be4:	2b00      	cmp	r3, #0
  400be6:	d0f9      	beq.n	400bdc <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400be8:	4906      	ldr	r1, [pc, #24]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bea:	4b06      	ldr	r3, [pc, #24]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bec:	6a1a      	ldr	r2, [r3, #32]
  400bee:	4b08      	ldr	r3, [pc, #32]	; (400c10 <pmc_switch_mainck_to_fastrc+0x6c>)
  400bf0:	4013      	ands	r3, r2
  400bf2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400bf6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400bf8:	bf00      	nop
  400bfa:	370c      	adds	r7, #12
  400bfc:	46bd      	mov	sp, r7
  400bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c02:	4770      	bx	lr
  400c04:	400e0600 	.word	0x400e0600
  400c08:	00370008 	.word	0x00370008
  400c0c:	ffc8ff8f 	.word	0xffc8ff8f
  400c10:	fec8ffff 	.word	0xfec8ffff

00400c14 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c14:	b480      	push	{r7}
  400c16:	b083      	sub	sp, #12
  400c18:	af00      	add	r7, sp, #0
  400c1a:	6078      	str	r0, [r7, #4]
  400c1c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c1e:	687b      	ldr	r3, [r7, #4]
  400c20:	2b00      	cmp	r3, #0
  400c22:	d008      	beq.n	400c36 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c24:	4913      	ldr	r1, [pc, #76]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c26:	4b13      	ldr	r3, [pc, #76]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c28:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c2a:	4a13      	ldr	r2, [pc, #76]	; (400c78 <pmc_switch_mainck_to_xtal+0x64>)
  400c2c:	401a      	ands	r2, r3
  400c2e:	4b13      	ldr	r3, [pc, #76]	; (400c7c <pmc_switch_mainck_to_xtal+0x68>)
  400c30:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c32:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c34:	e018      	b.n	400c68 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c36:	490f      	ldr	r1, [pc, #60]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	4b0e      	ldr	r3, [pc, #56]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c3a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c3c:	4b10      	ldr	r3, [pc, #64]	; (400c80 <pmc_switch_mainck_to_xtal+0x6c>)
  400c3e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c40:	683a      	ldr	r2, [r7, #0]
  400c42:	0212      	lsls	r2, r2, #8
  400c44:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c46:	431a      	orrs	r2, r3
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x70>)
  400c4a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c4c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c4e:	bf00      	nop
  400c50:	4b08      	ldr	r3, [pc, #32]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c54:	f003 0301 	and.w	r3, r3, #1
  400c58:	2b00      	cmp	r3, #0
  400c5a:	d0f9      	beq.n	400c50 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c5c:	4905      	ldr	r1, [pc, #20]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c5e:	4b05      	ldr	r3, [pc, #20]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c60:	6a1a      	ldr	r2, [r3, #32]
  400c62:	4b09      	ldr	r3, [pc, #36]	; (400c88 <pmc_switch_mainck_to_xtal+0x74>)
  400c64:	4313      	orrs	r3, r2
  400c66:	620b      	str	r3, [r1, #32]
	}
}
  400c68:	bf00      	nop
  400c6a:	370c      	adds	r7, #12
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr
  400c74:	400e0600 	.word	0x400e0600
  400c78:	fec8fffc 	.word	0xfec8fffc
  400c7c:	01370002 	.word	0x01370002
  400c80:	ffc8fffc 	.word	0xffc8fffc
  400c84:	00370001 	.word	0x00370001
  400c88:	01370000 	.word	0x01370000

00400c8c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c8c:	b480      	push	{r7}
  400c8e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c90:	4b04      	ldr	r3, [pc, #16]	; (400ca4 <pmc_osc_is_ready_mainck+0x18>)
  400c92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400c98:	4618      	mov	r0, r3
  400c9a:	46bd      	mov	sp, r7
  400c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca0:	4770      	bx	lr
  400ca2:	bf00      	nop
  400ca4:	400e0600 	.word	0x400e0600

00400ca8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400ca8:	b480      	push	{r7}
  400caa:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cac:	4b04      	ldr	r3, [pc, #16]	; (400cc0 <pmc_disable_pllack+0x18>)
  400cae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cb2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cb4:	bf00      	nop
  400cb6:	46bd      	mov	sp, r7
  400cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cbc:	4770      	bx	lr
  400cbe:	bf00      	nop
  400cc0:	400e0600 	.word	0x400e0600

00400cc4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cc4:	b480      	push	{r7}
  400cc6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cc8:	4b04      	ldr	r3, [pc, #16]	; (400cdc <pmc_is_locked_pllack+0x18>)
  400cca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ccc:	f003 0302 	and.w	r3, r3, #2
}
  400cd0:	4618      	mov	r0, r3
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop
  400cdc:	400e0600 	.word	0x400e0600

00400ce0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400ce0:	b480      	push	{r7}
  400ce2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400ce4:	4b04      	ldr	r3, [pc, #16]	; (400cf8 <pmc_is_locked_upll+0x18>)
  400ce6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cec:	4618      	mov	r0, r3
  400cee:	46bd      	mov	sp, r7
  400cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop
  400cf8:	400e0600 	.word	0x400e0600

00400cfc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400cfc:	b480      	push	{r7}
  400cfe:	b083      	sub	sp, #12
  400d00:	af00      	add	r7, sp, #0
  400d02:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d04:	687b      	ldr	r3, [r7, #4]
  400d06:	2b3f      	cmp	r3, #63	; 0x3f
  400d08:	d901      	bls.n	400d0e <pmc_enable_periph_clk+0x12>
		return 1;
  400d0a:	2301      	movs	r3, #1
  400d0c:	e02f      	b.n	400d6e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d0e:	687b      	ldr	r3, [r7, #4]
  400d10:	2b1f      	cmp	r3, #31
  400d12:	d813      	bhi.n	400d3c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d14:	4b19      	ldr	r3, [pc, #100]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d16:	699a      	ldr	r2, [r3, #24]
  400d18:	2101      	movs	r1, #1
  400d1a:	687b      	ldr	r3, [r7, #4]
  400d1c:	fa01 f303 	lsl.w	r3, r1, r3
  400d20:	401a      	ands	r2, r3
  400d22:	2101      	movs	r1, #1
  400d24:	687b      	ldr	r3, [r7, #4]
  400d26:	fa01 f303 	lsl.w	r3, r1, r3
  400d2a:	429a      	cmp	r2, r3
  400d2c:	d01e      	beq.n	400d6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d2e:	4a13      	ldr	r2, [pc, #76]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d30:	2101      	movs	r1, #1
  400d32:	687b      	ldr	r3, [r7, #4]
  400d34:	fa01 f303 	lsl.w	r3, r1, r3
  400d38:	6113      	str	r3, [r2, #16]
  400d3a:	e017      	b.n	400d6c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d3c:	687b      	ldr	r3, [r7, #4]
  400d3e:	3b20      	subs	r3, #32
  400d40:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d42:	4b0e      	ldr	r3, [pc, #56]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d44:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d48:	2101      	movs	r1, #1
  400d4a:	687b      	ldr	r3, [r7, #4]
  400d4c:	fa01 f303 	lsl.w	r3, r1, r3
  400d50:	401a      	ands	r2, r3
  400d52:	2101      	movs	r1, #1
  400d54:	687b      	ldr	r3, [r7, #4]
  400d56:	fa01 f303 	lsl.w	r3, r1, r3
  400d5a:	429a      	cmp	r2, r3
  400d5c:	d006      	beq.n	400d6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d5e:	4a07      	ldr	r2, [pc, #28]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d60:	2101      	movs	r1, #1
  400d62:	687b      	ldr	r3, [r7, #4]
  400d64:	fa01 f303 	lsl.w	r3, r1, r3
  400d68:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d6c:	2300      	movs	r3, #0
}
  400d6e:	4618      	mov	r0, r3
  400d70:	370c      	adds	r7, #12
  400d72:	46bd      	mov	sp, r7
  400d74:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d78:	4770      	bx	lr
  400d7a:	bf00      	nop
  400d7c:	400e0600 	.word	0x400e0600

00400d80 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400d80:	b480      	push	{r7}
  400d82:	b083      	sub	sp, #12
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
  400d88:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d8a:	687b      	ldr	r3, [r7, #4]
  400d8c:	695b      	ldr	r3, [r3, #20]
  400d8e:	f003 0301 	and.w	r3, r3, #1
  400d92:	2b00      	cmp	r3, #0
  400d94:	d101      	bne.n	400d9a <uart_read+0x1a>
		return 1;
  400d96:	2301      	movs	r3, #1
  400d98:	e005      	b.n	400da6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400d9a:	687b      	ldr	r3, [r7, #4]
  400d9c:	699b      	ldr	r3, [r3, #24]
  400d9e:	b2da      	uxtb	r2, r3
  400da0:	683b      	ldr	r3, [r7, #0]
  400da2:	701a      	strb	r2, [r3, #0]
	return 0;
  400da4:	2300      	movs	r3, #0
}
  400da6:	4618      	mov	r0, r3
  400da8:	370c      	adds	r7, #12
  400daa:	46bd      	mov	sp, r7
  400dac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db0:	4770      	bx	lr
  400db2:	bf00      	nop

00400db4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400db4:	b480      	push	{r7}
  400db6:	b089      	sub	sp, #36	; 0x24
  400db8:	af00      	add	r7, sp, #0
  400dba:	60f8      	str	r0, [r7, #12]
  400dbc:	60b9      	str	r1, [r7, #8]
  400dbe:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400dc0:	68bb      	ldr	r3, [r7, #8]
  400dc2:	011a      	lsls	r2, r3, #4
  400dc4:	687b      	ldr	r3, [r7, #4]
  400dc6:	429a      	cmp	r2, r3
  400dc8:	d802      	bhi.n	400dd0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dca:	2310      	movs	r3, #16
  400dcc:	61fb      	str	r3, [r7, #28]
  400dce:	e001      	b.n	400dd4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400dd0:	2308      	movs	r3, #8
  400dd2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	00da      	lsls	r2, r3, #3
  400dd8:	69fb      	ldr	r3, [r7, #28]
  400dda:	68b9      	ldr	r1, [r7, #8]
  400ddc:	fb01 f303 	mul.w	r3, r1, r3
  400de0:	085b      	lsrs	r3, r3, #1
  400de2:	441a      	add	r2, r3
  400de4:	69fb      	ldr	r3, [r7, #28]
  400de6:	68b9      	ldr	r1, [r7, #8]
  400de8:	fb01 f303 	mul.w	r3, r1, r3
  400dec:	fbb2 f3f3 	udiv	r3, r2, r3
  400df0:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400df2:	69bb      	ldr	r3, [r7, #24]
  400df4:	08db      	lsrs	r3, r3, #3
  400df6:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400df8:	69bb      	ldr	r3, [r7, #24]
  400dfa:	f003 0307 	and.w	r3, r3, #7
  400dfe:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e00:	697b      	ldr	r3, [r7, #20]
  400e02:	2b00      	cmp	r3, #0
  400e04:	d003      	beq.n	400e0e <usart_set_async_baudrate+0x5a>
  400e06:	697b      	ldr	r3, [r7, #20]
  400e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e0c:	d301      	bcc.n	400e12 <usart_set_async_baudrate+0x5e>
		return 1;
  400e0e:	2301      	movs	r3, #1
  400e10:	e00f      	b.n	400e32 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e12:	69fb      	ldr	r3, [r7, #28]
  400e14:	2b08      	cmp	r3, #8
  400e16:	d105      	bne.n	400e24 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e18:	68fb      	ldr	r3, [r7, #12]
  400e1a:	685b      	ldr	r3, [r3, #4]
  400e1c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e20:	68fb      	ldr	r3, [r7, #12]
  400e22:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e24:	693b      	ldr	r3, [r7, #16]
  400e26:	041a      	lsls	r2, r3, #16
  400e28:	697b      	ldr	r3, [r7, #20]
  400e2a:	431a      	orrs	r2, r3
  400e2c:	68fb      	ldr	r3, [r7, #12]
  400e2e:	621a      	str	r2, [r3, #32]

	return 0;
  400e30:	2300      	movs	r3, #0
}
  400e32:	4618      	mov	r0, r3
  400e34:	3724      	adds	r7, #36	; 0x24
  400e36:	46bd      	mov	sp, r7
  400e38:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3c:	4770      	bx	lr
  400e3e:	bf00      	nop

00400e40 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e40:	b580      	push	{r7, lr}
  400e42:	b082      	sub	sp, #8
  400e44:	af00      	add	r7, sp, #0
  400e46:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e48:	6878      	ldr	r0, [r7, #4]
  400e4a:	4b0d      	ldr	r3, [pc, #52]	; (400e80 <usart_reset+0x40>)
  400e4c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e4e:	687b      	ldr	r3, [r7, #4]
  400e50:	2200      	movs	r2, #0
  400e52:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e54:	687b      	ldr	r3, [r7, #4]
  400e56:	2200      	movs	r2, #0
  400e58:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	2200      	movs	r2, #0
  400e5e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e60:	6878      	ldr	r0, [r7, #4]
  400e62:	4b08      	ldr	r3, [pc, #32]	; (400e84 <usart_reset+0x44>)
  400e64:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e66:	6878      	ldr	r0, [r7, #4]
  400e68:	4b07      	ldr	r3, [pc, #28]	; (400e88 <usart_reset+0x48>)
  400e6a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e6c:	6878      	ldr	r0, [r7, #4]
  400e6e:	4b07      	ldr	r3, [pc, #28]	; (400e8c <usart_reset+0x4c>)
  400e70:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400e72:	6878      	ldr	r0, [r7, #4]
  400e74:	4b06      	ldr	r3, [pc, #24]	; (400e90 <usart_reset+0x50>)
  400e76:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400e78:	bf00      	nop
  400e7a:	3708      	adds	r7, #8
  400e7c:	46bd      	mov	sp, r7
  400e7e:	bd80      	pop	{r7, pc}
  400e80:	0040103d 	.word	0x0040103d
  400e84:	00400f35 	.word	0x00400f35
  400e88:	00400f6d 	.word	0x00400f6d
  400e8c:	00400fa1 	.word	0x00400fa1
  400e90:	00400fbd 	.word	0x00400fbd

00400e94 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400e94:	b580      	push	{r7, lr}
  400e96:	b084      	sub	sp, #16
  400e98:	af00      	add	r7, sp, #0
  400e9a:	60f8      	str	r0, [r7, #12]
  400e9c:	60b9      	str	r1, [r7, #8]
  400e9e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400ea0:	68f8      	ldr	r0, [r7, #12]
  400ea2:	4b1a      	ldr	r3, [pc, #104]	; (400f0c <usart_init_rs232+0x78>)
  400ea4:	4798      	blx	r3

	ul_reg_val = 0;
  400ea6:	4b1a      	ldr	r3, [pc, #104]	; (400f10 <usart_init_rs232+0x7c>)
  400ea8:	2200      	movs	r2, #0
  400eaa:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400eac:	68bb      	ldr	r3, [r7, #8]
  400eae:	2b00      	cmp	r3, #0
  400eb0:	d009      	beq.n	400ec6 <usart_init_rs232+0x32>
  400eb2:	68bb      	ldr	r3, [r7, #8]
  400eb4:	681b      	ldr	r3, [r3, #0]
  400eb6:	687a      	ldr	r2, [r7, #4]
  400eb8:	4619      	mov	r1, r3
  400eba:	68f8      	ldr	r0, [r7, #12]
  400ebc:	4b15      	ldr	r3, [pc, #84]	; (400f14 <usart_init_rs232+0x80>)
  400ebe:	4798      	blx	r3
  400ec0:	4603      	mov	r3, r0
  400ec2:	2b00      	cmp	r3, #0
  400ec4:	d001      	beq.n	400eca <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ec6:	2301      	movs	r3, #1
  400ec8:	e01b      	b.n	400f02 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400eca:	68bb      	ldr	r3, [r7, #8]
  400ecc:	685a      	ldr	r2, [r3, #4]
  400ece:	68bb      	ldr	r3, [r7, #8]
  400ed0:	689b      	ldr	r3, [r3, #8]
  400ed2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ed4:	68bb      	ldr	r3, [r7, #8]
  400ed6:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ed8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400eda:	68bb      	ldr	r3, [r7, #8]
  400edc:	68db      	ldr	r3, [r3, #12]
  400ede:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ee0:	4b0b      	ldr	r3, [pc, #44]	; (400f10 <usart_init_rs232+0x7c>)
  400ee2:	681b      	ldr	r3, [r3, #0]
  400ee4:	4313      	orrs	r3, r2
  400ee6:	4a0a      	ldr	r2, [pc, #40]	; (400f10 <usart_init_rs232+0x7c>)
  400ee8:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400eea:	4b09      	ldr	r3, [pc, #36]	; (400f10 <usart_init_rs232+0x7c>)
  400eec:	681b      	ldr	r3, [r3, #0]
  400eee:	4a08      	ldr	r2, [pc, #32]	; (400f10 <usart_init_rs232+0x7c>)
  400ef0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400ef2:	68fb      	ldr	r3, [r7, #12]
  400ef4:	685a      	ldr	r2, [r3, #4]
  400ef6:	4b06      	ldr	r3, [pc, #24]	; (400f10 <usart_init_rs232+0x7c>)
  400ef8:	681b      	ldr	r3, [r3, #0]
  400efa:	431a      	orrs	r2, r3
  400efc:	68fb      	ldr	r3, [r7, #12]
  400efe:	605a      	str	r2, [r3, #4]

	return 0;
  400f00:	2300      	movs	r3, #0
}
  400f02:	4618      	mov	r0, r3
  400f04:	3710      	adds	r7, #16
  400f06:	46bd      	mov	sp, r7
  400f08:	bd80      	pop	{r7, pc}
  400f0a:	bf00      	nop
  400f0c:	00400e41 	.word	0x00400e41
  400f10:	20400518 	.word	0x20400518
  400f14:	00400db5 	.word	0x00400db5

00400f18 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f18:	b480      	push	{r7}
  400f1a:	b083      	sub	sp, #12
  400f1c:	af00      	add	r7, sp, #0
  400f1e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f20:	687b      	ldr	r3, [r7, #4]
  400f22:	2240      	movs	r2, #64	; 0x40
  400f24:	601a      	str	r2, [r3, #0]
}
  400f26:	bf00      	nop
  400f28:	370c      	adds	r7, #12
  400f2a:	46bd      	mov	sp, r7
  400f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f30:	4770      	bx	lr
  400f32:	bf00      	nop

00400f34 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f34:	b480      	push	{r7}
  400f36:	b083      	sub	sp, #12
  400f38:	af00      	add	r7, sp, #0
  400f3a:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f3c:	687b      	ldr	r3, [r7, #4]
  400f3e:	2288      	movs	r2, #136	; 0x88
  400f40:	601a      	str	r2, [r3, #0]
}
  400f42:	bf00      	nop
  400f44:	370c      	adds	r7, #12
  400f46:	46bd      	mov	sp, r7
  400f48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f4c:	4770      	bx	lr
  400f4e:	bf00      	nop

00400f50 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400f50:	b480      	push	{r7}
  400f52:	b083      	sub	sp, #12
  400f54:	af00      	add	r7, sp, #0
  400f56:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400f58:	687b      	ldr	r3, [r7, #4]
  400f5a:	2210      	movs	r2, #16
  400f5c:	601a      	str	r2, [r3, #0]
}
  400f5e:	bf00      	nop
  400f60:	370c      	adds	r7, #12
  400f62:	46bd      	mov	sp, r7
  400f64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f68:	4770      	bx	lr
  400f6a:	bf00      	nop

00400f6c <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400f6c:	b480      	push	{r7}
  400f6e:	b083      	sub	sp, #12
  400f70:	af00      	add	r7, sp, #0
  400f72:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f74:	687b      	ldr	r3, [r7, #4]
  400f76:	2224      	movs	r2, #36	; 0x24
  400f78:	601a      	str	r2, [r3, #0]
}
  400f7a:	bf00      	nop
  400f7c:	370c      	adds	r7, #12
  400f7e:	46bd      	mov	sp, r7
  400f80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f84:	4770      	bx	lr
  400f86:	bf00      	nop

00400f88 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400f88:	b480      	push	{r7}
  400f8a:	b083      	sub	sp, #12
  400f8c:	af00      	add	r7, sp, #0
  400f8e:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400f90:	687b      	ldr	r3, [r7, #4]
  400f92:	695b      	ldr	r3, [r3, #20]
}
  400f94:	4618      	mov	r0, r3
  400f96:	370c      	adds	r7, #12
  400f98:	46bd      	mov	sp, r7
  400f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f9e:	4770      	bx	lr

00400fa0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400fa0:	b480      	push	{r7}
  400fa2:	b083      	sub	sp, #12
  400fa4:	af00      	add	r7, sp, #0
  400fa6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400fa8:	687b      	ldr	r3, [r7, #4]
  400faa:	f44f 7280 	mov.w	r2, #256	; 0x100
  400fae:	601a      	str	r2, [r3, #0]
}
  400fb0:	bf00      	nop
  400fb2:	370c      	adds	r7, #12
  400fb4:	46bd      	mov	sp, r7
  400fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fba:	4770      	bx	lr

00400fbc <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400fbc:	b480      	push	{r7}
  400fbe:	b083      	sub	sp, #12
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400fc4:	687b      	ldr	r3, [r7, #4]
  400fc6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400fca:	601a      	str	r2, [r3, #0]
}
  400fcc:	bf00      	nop
  400fce:	370c      	adds	r7, #12
  400fd0:	46bd      	mov	sp, r7
  400fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fd6:	4770      	bx	lr

00400fd8 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  400fd8:	b480      	push	{r7}
  400fda:	b083      	sub	sp, #12
  400fdc:	af00      	add	r7, sp, #0
  400fde:	6078      	str	r0, [r7, #4]
  400fe0:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400fe2:	bf00      	nop
  400fe4:	687b      	ldr	r3, [r7, #4]
  400fe6:	695b      	ldr	r3, [r3, #20]
  400fe8:	f003 0302 	and.w	r3, r3, #2
  400fec:	2b00      	cmp	r3, #0
  400fee:	d0f9      	beq.n	400fe4 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400ff0:	683b      	ldr	r3, [r7, #0]
  400ff2:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400ff6:	687b      	ldr	r3, [r7, #4]
  400ff8:	61da      	str	r2, [r3, #28]

	return 0;
  400ffa:	2300      	movs	r3, #0
}
  400ffc:	4618      	mov	r0, r3
  400ffe:	370c      	adds	r7, #12
  401000:	46bd      	mov	sp, r7
  401002:	f85d 7b04 	ldr.w	r7, [sp], #4
  401006:	4770      	bx	lr

00401008 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401008:	b480      	push	{r7}
  40100a:	b083      	sub	sp, #12
  40100c:	af00      	add	r7, sp, #0
  40100e:	6078      	str	r0, [r7, #4]
  401010:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	695b      	ldr	r3, [r3, #20]
  401016:	f003 0301 	and.w	r3, r3, #1
  40101a:	2b00      	cmp	r3, #0
  40101c:	d101      	bne.n	401022 <usart_read+0x1a>
		return 1;
  40101e:	2301      	movs	r3, #1
  401020:	e006      	b.n	401030 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401022:	687b      	ldr	r3, [r7, #4]
  401024:	699b      	ldr	r3, [r3, #24]
  401026:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40102a:	683b      	ldr	r3, [r7, #0]
  40102c:	601a      	str	r2, [r3, #0]

	return 0;
  40102e:	2300      	movs	r3, #0
}
  401030:	4618      	mov	r0, r3
  401032:	370c      	adds	r7, #12
  401034:	46bd      	mov	sp, r7
  401036:	f85d 7b04 	ldr.w	r7, [sp], #4
  40103a:	4770      	bx	lr

0040103c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  40103c:	b480      	push	{r7}
  40103e:	b083      	sub	sp, #12
  401040:	af00      	add	r7, sp, #0
  401042:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401044:	687b      	ldr	r3, [r7, #4]
  401046:	4a04      	ldr	r2, [pc, #16]	; (401058 <usart_disable_writeprotect+0x1c>)
  401048:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  40104c:	bf00      	nop
  40104e:	370c      	adds	r7, #12
  401050:	46bd      	mov	sp, r7
  401052:	f85d 7b04 	ldr.w	r7, [sp], #4
  401056:	4770      	bx	lr
  401058:	55534100 	.word	0x55534100

0040105c <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  40105c:	b480      	push	{r7}
  40105e:	b083      	sub	sp, #12
  401060:	af00      	add	r7, sp, #0
  401062:	6078      	str	r0, [r7, #4]
  401064:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401066:	687a      	ldr	r2, [r7, #4]
  401068:	683b      	ldr	r3, [r7, #0]
  40106a:	019b      	lsls	r3, r3, #6
  40106c:	4413      	add	r3, r2
  40106e:	335c      	adds	r3, #92	; 0x5c
  401070:	681b      	ldr	r3, [r3, #0]
}
  401072:	4618      	mov	r0, r3
  401074:	370c      	adds	r7, #12
  401076:	46bd      	mov	sp, r7
  401078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop

00401080 <xdmac_channel_set_source_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] src_addr Source address
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
  401080:	b480      	push	{r7}
  401082:	b085      	sub	sp, #20
  401084:	af00      	add	r7, sp, #0
  401086:	60f8      	str	r0, [r7, #12]
  401088:	60b9      	str	r1, [r7, #8]
  40108a:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  40108c:	68fa      	ldr	r2, [r7, #12]
  40108e:	68bb      	ldr	r3, [r7, #8]
  401090:	019b      	lsls	r3, r3, #6
  401092:	4413      	add	r3, r2
  401094:	3360      	adds	r3, #96	; 0x60
  401096:	687a      	ldr	r2, [r7, #4]
  401098:	601a      	str	r2, [r3, #0]
}
  40109a:	bf00      	nop
  40109c:	3714      	adds	r7, #20
  40109e:	46bd      	mov	sp, r7
  4010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop

004010a8 <xdmac_channel_set_destination_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] dst_addr Destination address
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
  4010a8:	b480      	push	{r7}
  4010aa:	b085      	sub	sp, #20
  4010ac:	af00      	add	r7, sp, #0
  4010ae:	60f8      	str	r0, [r7, #12]
  4010b0:	60b9      	str	r1, [r7, #8]
  4010b2:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4010b4:	68fa      	ldr	r2, [r7, #12]
  4010b6:	68bb      	ldr	r3, [r7, #8]
  4010b8:	019b      	lsls	r3, r3, #6
  4010ba:	4413      	add	r3, r2
  4010bc:	3364      	adds	r3, #100	; 0x64
  4010be:	687a      	ldr	r2, [r7, #4]
  4010c0:	601a      	str	r2, [r3, #0]
}
  4010c2:	bf00      	nop
  4010c4:	3714      	adds	r7, #20
  4010c6:	46bd      	mov	sp, r7
  4010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010cc:	4770      	bx	lr
  4010ce:	bf00      	nop

004010d0 <xdmac_channel_set_microblock_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] ublen Microblock length.
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
  4010d0:	b480      	push	{r7}
  4010d2:	b085      	sub	sp, #20
  4010d4:	af00      	add	r7, sp, #0
  4010d6:	60f8      	str	r0, [r7, #12]
  4010d8:	60b9      	str	r1, [r7, #8]
  4010da:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4010dc:	687b      	ldr	r3, [r7, #4]
  4010de:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4010e2:	68f9      	ldr	r1, [r7, #12]
  4010e4:	68bb      	ldr	r3, [r7, #8]
  4010e6:	019b      	lsls	r3, r3, #6
  4010e8:	440b      	add	r3, r1
  4010ea:	3370      	adds	r3, #112	; 0x70
  4010ec:	601a      	str	r2, [r3, #0]
}
  4010ee:	bf00      	nop
  4010f0:	3714      	adds	r7, #20
  4010f2:	46bd      	mov	sp, r7
  4010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010f8:	4770      	bx	lr
  4010fa:	bf00      	nop

004010fc <xdmac_channel_set_block_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] blen Block length.
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
  4010fc:	b480      	push	{r7}
  4010fe:	b085      	sub	sp, #20
  401100:	af00      	add	r7, sp, #0
  401102:	60f8      	str	r0, [r7, #12]
  401104:	60b9      	str	r1, [r7, #8]
  401106:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  401108:	687b      	ldr	r3, [r7, #4]
  40110a:	f3c3 020b 	ubfx	r2, r3, #0, #12
  40110e:	68f9      	ldr	r1, [r7, #12]
  401110:	68bb      	ldr	r3, [r7, #8]
  401112:	019b      	lsls	r3, r3, #6
  401114:	440b      	add	r3, r1
  401116:	3374      	adds	r3, #116	; 0x74
  401118:	601a      	str	r2, [r3, #0]
}
  40111a:	bf00      	nop
  40111c:	3714      	adds	r7, #20
  40111e:	46bd      	mov	sp, r7
  401120:	f85d 7b04 	ldr.w	r7, [sp], #4
  401124:	4770      	bx	lr
  401126:	bf00      	nop

00401128 <xdmac_channel_set_config>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] config Channel configuration.
 */
static inline void xdmac_channel_set_config(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  401128:	b480      	push	{r7}
  40112a:	b085      	sub	sp, #20
  40112c:	af00      	add	r7, sp, #0
  40112e:	60f8      	str	r0, [r7, #12]
  401130:	60b9      	str	r1, [r7, #8]
  401132:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  401134:	68fa      	ldr	r2, [r7, #12]
  401136:	68bb      	ldr	r3, [r7, #8]
  401138:	019b      	lsls	r3, r3, #6
  40113a:	4413      	add	r3, r2
  40113c:	3378      	adds	r3, #120	; 0x78
  40113e:	687a      	ldr	r2, [r7, #4]
  401140:	601a      	str	r2, [r3, #0]
}
  401142:	bf00      	nop
  401144:	3714      	adds	r7, #20
  401146:	46bd      	mov	sp, r7
  401148:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114c:	4770      	bx	lr
  40114e:	bf00      	nop

00401150 <xdmac_channel_set_datastride_mempattern>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dds_msp Data stride memory pattern.
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
  401150:	b480      	push	{r7}
  401152:	b085      	sub	sp, #20
  401154:	af00      	add	r7, sp, #0
  401156:	60f8      	str	r0, [r7, #12]
  401158:	60b9      	str	r1, [r7, #8]
  40115a:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  40115c:	68fa      	ldr	r2, [r7, #12]
  40115e:	68bb      	ldr	r3, [r7, #8]
  401160:	019b      	lsls	r3, r3, #6
  401162:	4413      	add	r3, r2
  401164:	337c      	adds	r3, #124	; 0x7c
  401166:	687a      	ldr	r2, [r7, #4]
  401168:	601a      	str	r2, [r3, #0]
}
  40116a:	bf00      	nop
  40116c:	3714      	adds	r7, #20
  40116e:	46bd      	mov	sp, r7
  401170:	f85d 7b04 	ldr.w	r7, [sp], #4
  401174:	4770      	bx	lr
  401176:	bf00      	nop

00401178 <xdmac_channel_set_source_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] subs Source microblock stride.
 */
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
  401178:	b480      	push	{r7}
  40117a:	b085      	sub	sp, #20
  40117c:	af00      	add	r7, sp, #0
  40117e:	60f8      	str	r0, [r7, #12]
  401180:	60b9      	str	r1, [r7, #8]
  401182:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  401184:	687b      	ldr	r3, [r7, #4]
  401186:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40118a:	68f9      	ldr	r1, [r7, #12]
  40118c:	68bb      	ldr	r3, [r7, #8]
  40118e:	3302      	adds	r3, #2
  401190:	019b      	lsls	r3, r3, #6
  401192:	440b      	add	r3, r1
  401194:	601a      	str	r2, [r3, #0]
}
  401196:	bf00      	nop
  401198:	3714      	adds	r7, #20
  40119a:	46bd      	mov	sp, r7
  40119c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011a0:	4770      	bx	lr
  4011a2:	bf00      	nop

004011a4 <xdmac_channel_set_destination_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dubs Destination microblock stride.
 */
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
  4011a4:	b480      	push	{r7}
  4011a6:	b085      	sub	sp, #20
  4011a8:	af00      	add	r7, sp, #0
  4011aa:	60f8      	str	r0, [r7, #12]
  4011ac:	60b9      	str	r1, [r7, #8]
  4011ae:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4011b0:	687b      	ldr	r3, [r7, #4]
  4011b2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4011b6:	68f9      	ldr	r1, [r7, #12]
  4011b8:	68bb      	ldr	r3, [r7, #8]
  4011ba:	3302      	adds	r3, #2
  4011bc:	019b      	lsls	r3, r3, #6
  4011be:	440b      	add	r3, r1
  4011c0:	3304      	adds	r3, #4
  4011c2:	601a      	str	r2, [r3, #0]
}
  4011c4:	bf00      	nop
  4011c6:	3714      	adds	r7, #20
  4011c8:	46bd      	mov	sp, r7
  4011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ce:	4770      	bx	lr

004011d0 <xdmac_configure_transfer>:
 * \param[in] channel_num The used channel number.
 * \param[in] cfg   The configuration for used channel
 */
void xdmac_configure_transfer(Xdmac *xdmac,
		uint32_t channel_num, xdmac_channel_config_t *cfg)
{
  4011d0:	b580      	push	{r7, lr}
  4011d2:	b084      	sub	sp, #16
  4011d4:	af00      	add	r7, sp, #0
  4011d6:	60f8      	str	r0, [r7, #12]
  4011d8:	60b9      	str	r1, [r7, #8]
  4011da:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
  4011dc:	68b9      	ldr	r1, [r7, #8]
  4011de:	68f8      	ldr	r0, [r7, #12]
  4011e0:	4b1e      	ldr	r3, [pc, #120]	; (40125c <xdmac_configure_transfer+0x8c>)
  4011e2:	4798      	blx	r3
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4011e4:	687b      	ldr	r3, [r7, #4]
  4011e6:	685b      	ldr	r3, [r3, #4]
  4011e8:	461a      	mov	r2, r3
  4011ea:	68b9      	ldr	r1, [r7, #8]
  4011ec:	68f8      	ldr	r0, [r7, #12]
  4011ee:	4b1c      	ldr	r3, [pc, #112]	; (401260 <xdmac_configure_transfer+0x90>)
  4011f0:	4798      	blx	r3
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4011f2:	687b      	ldr	r3, [r7, #4]
  4011f4:	689b      	ldr	r3, [r3, #8]
  4011f6:	461a      	mov	r2, r3
  4011f8:	68b9      	ldr	r1, [r7, #8]
  4011fa:	68f8      	ldr	r0, [r7, #12]
  4011fc:	4b19      	ldr	r3, [pc, #100]	; (401264 <xdmac_configure_transfer+0x94>)
  4011fe:	4798      	blx	r3
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
  401200:	687b      	ldr	r3, [r7, #4]
  401202:	681b      	ldr	r3, [r3, #0]
  401204:	461a      	mov	r2, r3
  401206:	68b9      	ldr	r1, [r7, #8]
  401208:	68f8      	ldr	r0, [r7, #12]
  40120a:	4b17      	ldr	r3, [pc, #92]	; (401268 <xdmac_configure_transfer+0x98>)
  40120c:	4798      	blx	r3
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
  40120e:	687b      	ldr	r3, [r7, #4]
  401210:	691b      	ldr	r3, [r3, #16]
  401212:	461a      	mov	r2, r3
  401214:	68b9      	ldr	r1, [r7, #8]
  401216:	68f8      	ldr	r0, [r7, #12]
  401218:	4b14      	ldr	r3, [pc, #80]	; (40126c <xdmac_configure_transfer+0x9c>)
  40121a:	4798      	blx	r3
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  40121c:	687b      	ldr	r3, [r7, #4]
  40121e:	695b      	ldr	r3, [r3, #20]
  401220:	461a      	mov	r2, r3
  401222:	68b9      	ldr	r1, [r7, #8]
  401224:	68f8      	ldr	r0, [r7, #12]
  401226:	4b12      	ldr	r3, [pc, #72]	; (401270 <xdmac_configure_transfer+0xa0>)
  401228:	4798      	blx	r3
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
  40122a:	687b      	ldr	r3, [r7, #4]
  40122c:	699b      	ldr	r3, [r3, #24]
  40122e:	461a      	mov	r2, r3
  401230:	68b9      	ldr	r1, [r7, #8]
  401232:	68f8      	ldr	r0, [r7, #12]
  401234:	4b0f      	ldr	r3, [pc, #60]	; (401274 <xdmac_configure_transfer+0xa4>)
  401236:	4798      	blx	r3
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
  401238:	687b      	ldr	r3, [r7, #4]
  40123a:	69db      	ldr	r3, [r3, #28]
  40123c:	461a      	mov	r2, r3
  40123e:	68b9      	ldr	r1, [r7, #8]
  401240:	68f8      	ldr	r0, [r7, #12]
  401242:	4b0d      	ldr	r3, [pc, #52]	; (401278 <xdmac_configure_transfer+0xa8>)
  401244:	4798      	blx	r3
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  401246:	687b      	ldr	r3, [r7, #4]
  401248:	68db      	ldr	r3, [r3, #12]
  40124a:	461a      	mov	r2, r3
  40124c:	68b9      	ldr	r1, [r7, #8]
  40124e:	68f8      	ldr	r0, [r7, #12]
  401250:	4b0a      	ldr	r3, [pc, #40]	; (40127c <xdmac_configure_transfer+0xac>)
  401252:	4798      	blx	r3
  401254:	bf00      	nop
  401256:	3710      	adds	r7, #16
  401258:	46bd      	mov	sp, r7
  40125a:	bd80      	pop	{r7, pc}
  40125c:	0040105d 	.word	0x0040105d
  401260:	00401081 	.word	0x00401081
  401264:	004010a9 	.word	0x004010a9
  401268:	004010d1 	.word	0x004010d1
  40126c:	004010fd 	.word	0x004010fd
  401270:	00401151 	.word	0x00401151
  401274:	00401179 	.word	0x00401179
  401278:	004011a5 	.word	0x004011a5
  40127c:	00401129 	.word	0x00401129

00401280 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401280:	b480      	push	{r7}
  401282:	b083      	sub	sp, #12
  401284:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401286:	f3ef 8310 	mrs	r3, PRIMASK
  40128a:	607b      	str	r3, [r7, #4]
  return(result);
  40128c:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40128e:	2b00      	cmp	r3, #0
  401290:	bf0c      	ite	eq
  401292:	2301      	moveq	r3, #1
  401294:	2300      	movne	r3, #0
  401296:	b2db      	uxtb	r3, r3
  401298:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40129a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40129c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4012a0:	4b04      	ldr	r3, [pc, #16]	; (4012b4 <cpu_irq_save+0x34>)
  4012a2:	2200      	movs	r2, #0
  4012a4:	701a      	strb	r2, [r3, #0]
	return flags;
  4012a6:	683b      	ldr	r3, [r7, #0]
}
  4012a8:	4618      	mov	r0, r3
  4012aa:	370c      	adds	r7, #12
  4012ac:	46bd      	mov	sp, r7
  4012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012b2:	4770      	bx	lr
  4012b4:	2040000c 	.word	0x2040000c

004012b8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4012b8:	b480      	push	{r7}
  4012ba:	b083      	sub	sp, #12
  4012bc:	af00      	add	r7, sp, #0
  4012be:	6078      	str	r0, [r7, #4]
	return (flags);
  4012c0:	687b      	ldr	r3, [r7, #4]
  4012c2:	2b00      	cmp	r3, #0
  4012c4:	bf14      	ite	ne
  4012c6:	2301      	movne	r3, #1
  4012c8:	2300      	moveq	r3, #0
  4012ca:	b2db      	uxtb	r3, r3
}
  4012cc:	4618      	mov	r0, r3
  4012ce:	370c      	adds	r7, #12
  4012d0:	46bd      	mov	sp, r7
  4012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d6:	4770      	bx	lr

004012d8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4012d8:	b580      	push	{r7, lr}
  4012da:	b082      	sub	sp, #8
  4012dc:	af00      	add	r7, sp, #0
  4012de:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4012e0:	6878      	ldr	r0, [r7, #4]
  4012e2:	4b07      	ldr	r3, [pc, #28]	; (401300 <cpu_irq_restore+0x28>)
  4012e4:	4798      	blx	r3
  4012e6:	4603      	mov	r3, r0
  4012e8:	2b00      	cmp	r3, #0
  4012ea:	d005      	beq.n	4012f8 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4012ec:	4b05      	ldr	r3, [pc, #20]	; (401304 <cpu_irq_restore+0x2c>)
  4012ee:	2201      	movs	r2, #1
  4012f0:	701a      	strb	r2, [r3, #0]
  4012f2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4012f6:	b662      	cpsie	i
}
  4012f8:	bf00      	nop
  4012fa:	3708      	adds	r7, #8
  4012fc:	46bd      	mov	sp, r7
  4012fe:	bd80      	pop	{r7, pc}
  401300:	004012b9 	.word	0x004012b9
  401304:	2040000c 	.word	0x2040000c

00401308 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401308:	b580      	push	{r7, lr}
  40130a:	b084      	sub	sp, #16
  40130c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40130e:	4b1e      	ldr	r3, [pc, #120]	; (401388 <Reset_Handler+0x80>)
  401310:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401312:	4b1e      	ldr	r3, [pc, #120]	; (40138c <Reset_Handler+0x84>)
  401314:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401316:	68fa      	ldr	r2, [r7, #12]
  401318:	68bb      	ldr	r3, [r7, #8]
  40131a:	429a      	cmp	r2, r3
  40131c:	d00c      	beq.n	401338 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40131e:	e007      	b.n	401330 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401320:	68bb      	ldr	r3, [r7, #8]
  401322:	1d1a      	adds	r2, r3, #4
  401324:	60ba      	str	r2, [r7, #8]
  401326:	68fa      	ldr	r2, [r7, #12]
  401328:	1d11      	adds	r1, r2, #4
  40132a:	60f9      	str	r1, [r7, #12]
  40132c:	6812      	ldr	r2, [r2, #0]
  40132e:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401330:	68bb      	ldr	r3, [r7, #8]
  401332:	4a17      	ldr	r2, [pc, #92]	; (401390 <Reset_Handler+0x88>)
  401334:	4293      	cmp	r3, r2
  401336:	d3f3      	bcc.n	401320 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401338:	4b16      	ldr	r3, [pc, #88]	; (401394 <Reset_Handler+0x8c>)
  40133a:	60bb      	str	r3, [r7, #8]
  40133c:	e004      	b.n	401348 <Reset_Handler+0x40>
                *pDest++ = 0;
  40133e:	68bb      	ldr	r3, [r7, #8]
  401340:	1d1a      	adds	r2, r3, #4
  401342:	60ba      	str	r2, [r7, #8]
  401344:	2200      	movs	r2, #0
  401346:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401348:	68bb      	ldr	r3, [r7, #8]
  40134a:	4a13      	ldr	r2, [pc, #76]	; (401398 <Reset_Handler+0x90>)
  40134c:	4293      	cmp	r3, r2
  40134e:	d3f6      	bcc.n	40133e <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401350:	4b12      	ldr	r3, [pc, #72]	; (40139c <Reset_Handler+0x94>)
  401352:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401354:	4a12      	ldr	r2, [pc, #72]	; (4013a0 <Reset_Handler+0x98>)
  401356:	68fb      	ldr	r3, [r7, #12]
  401358:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40135c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40135e:	4b11      	ldr	r3, [pc, #68]	; (4013a4 <Reset_Handler+0x9c>)
  401360:	4798      	blx	r3
  401362:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401364:	4a10      	ldr	r2, [pc, #64]	; (4013a8 <Reset_Handler+0xa0>)
  401366:	4b10      	ldr	r3, [pc, #64]	; (4013a8 <Reset_Handler+0xa0>)
  401368:	681b      	ldr	r3, [r3, #0]
  40136a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40136e:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401370:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  401374:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401378:	6878      	ldr	r0, [r7, #4]
  40137a:	4b0c      	ldr	r3, [pc, #48]	; (4013ac <Reset_Handler+0xa4>)
  40137c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40137e:	4b0c      	ldr	r3, [pc, #48]	; (4013b0 <Reset_Handler+0xa8>)
  401380:	4798      	blx	r3

        /* Branch to main function */
        main();
  401382:	4b0c      	ldr	r3, [pc, #48]	; (4013b4 <Reset_Handler+0xac>)
  401384:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401386:	e7fe      	b.n	401386 <Reset_Handler+0x7e>
  401388:	00402258 	.word	0x00402258
  40138c:	20400000 	.word	0x20400000
  401390:	20400488 	.word	0x20400488
  401394:	20400488 	.word	0x20400488
  401398:	2040060c 	.word	0x2040060c
  40139c:	00400000 	.word	0x00400000
  4013a0:	e000ed00 	.word	0xe000ed00
  4013a4:	00401281 	.word	0x00401281
  4013a8:	e000ed88 	.word	0xe000ed88
  4013ac:	004012d9 	.word	0x004012d9
  4013b0:	004020e9 	.word	0x004020e9
  4013b4:	00401cd5 	.word	0x00401cd5

004013b8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013b8:	b480      	push	{r7}
  4013ba:	af00      	add	r7, sp, #0
        while (1) {
        }
  4013bc:	e7fe      	b.n	4013bc <Dummy_Handler+0x4>
  4013be:	bf00      	nop

004013c0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4013c0:	b480      	push	{r7}
  4013c2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013c4:	4b52      	ldr	r3, [pc, #328]	; (401510 <SystemCoreClockUpdate+0x150>)
  4013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013c8:	f003 0303 	and.w	r3, r3, #3
  4013cc:	2b01      	cmp	r3, #1
  4013ce:	d014      	beq.n	4013fa <SystemCoreClockUpdate+0x3a>
  4013d0:	2b01      	cmp	r3, #1
  4013d2:	d302      	bcc.n	4013da <SystemCoreClockUpdate+0x1a>
  4013d4:	2b02      	cmp	r3, #2
  4013d6:	d038      	beq.n	40144a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4013d8:	e07a      	b.n	4014d0 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013da:	4b4e      	ldr	r3, [pc, #312]	; (401514 <SystemCoreClockUpdate+0x154>)
  4013dc:	695b      	ldr	r3, [r3, #20]
  4013de:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013e2:	2b00      	cmp	r3, #0
  4013e4:	d004      	beq.n	4013f0 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013e6:	4b4c      	ldr	r3, [pc, #304]	; (401518 <SystemCoreClockUpdate+0x158>)
  4013e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013ec:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  4013ee:	e06f      	b.n	4014d0 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013f0:	4b49      	ldr	r3, [pc, #292]	; (401518 <SystemCoreClockUpdate+0x158>)
  4013f2:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013f6:	601a      	str	r2, [r3, #0]
      }
    break;
  4013f8:	e06a      	b.n	4014d0 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013fa:	4b45      	ldr	r3, [pc, #276]	; (401510 <SystemCoreClockUpdate+0x150>)
  4013fc:	6a1b      	ldr	r3, [r3, #32]
  4013fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401402:	2b00      	cmp	r3, #0
  401404:	d003      	beq.n	40140e <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401406:	4b44      	ldr	r3, [pc, #272]	; (401518 <SystemCoreClockUpdate+0x158>)
  401408:	4a44      	ldr	r2, [pc, #272]	; (40151c <SystemCoreClockUpdate+0x15c>)
  40140a:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  40140c:	e060      	b.n	4014d0 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40140e:	4b42      	ldr	r3, [pc, #264]	; (401518 <SystemCoreClockUpdate+0x158>)
  401410:	4a43      	ldr	r2, [pc, #268]	; (401520 <SystemCoreClockUpdate+0x160>)
  401412:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401414:	4b3e      	ldr	r3, [pc, #248]	; (401510 <SystemCoreClockUpdate+0x150>)
  401416:	6a1b      	ldr	r3, [r3, #32]
  401418:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40141c:	2b10      	cmp	r3, #16
  40141e:	d004      	beq.n	40142a <SystemCoreClockUpdate+0x6a>
  401420:	2b20      	cmp	r3, #32
  401422:	d008      	beq.n	401436 <SystemCoreClockUpdate+0x76>
  401424:	2b00      	cmp	r3, #0
  401426:	d00e      	beq.n	401446 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401428:	e00e      	b.n	401448 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40142a:	4b3b      	ldr	r3, [pc, #236]	; (401518 <SystemCoreClockUpdate+0x158>)
  40142c:	681b      	ldr	r3, [r3, #0]
  40142e:	005b      	lsls	r3, r3, #1
  401430:	4a39      	ldr	r2, [pc, #228]	; (401518 <SystemCoreClockUpdate+0x158>)
  401432:	6013      	str	r3, [r2, #0]
          break;
  401434:	e008      	b.n	401448 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401436:	4b38      	ldr	r3, [pc, #224]	; (401518 <SystemCoreClockUpdate+0x158>)
  401438:	681a      	ldr	r2, [r3, #0]
  40143a:	4613      	mov	r3, r2
  40143c:	005b      	lsls	r3, r3, #1
  40143e:	4413      	add	r3, r2
  401440:	4a35      	ldr	r2, [pc, #212]	; (401518 <SystemCoreClockUpdate+0x158>)
  401442:	6013      	str	r3, [r2, #0]
          break;
  401444:	e000      	b.n	401448 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401446:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401448:	e042      	b.n	4014d0 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40144a:	4b31      	ldr	r3, [pc, #196]	; (401510 <SystemCoreClockUpdate+0x150>)
  40144c:	6a1b      	ldr	r3, [r3, #32]
  40144e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401452:	2b00      	cmp	r3, #0
  401454:	d003      	beq.n	40145e <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401456:	4b30      	ldr	r3, [pc, #192]	; (401518 <SystemCoreClockUpdate+0x158>)
  401458:	4a30      	ldr	r2, [pc, #192]	; (40151c <SystemCoreClockUpdate+0x15c>)
  40145a:	601a      	str	r2, [r3, #0]
  40145c:	e01c      	b.n	401498 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40145e:	4b2e      	ldr	r3, [pc, #184]	; (401518 <SystemCoreClockUpdate+0x158>)
  401460:	4a2f      	ldr	r2, [pc, #188]	; (401520 <SystemCoreClockUpdate+0x160>)
  401462:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401464:	4b2a      	ldr	r3, [pc, #168]	; (401510 <SystemCoreClockUpdate+0x150>)
  401466:	6a1b      	ldr	r3, [r3, #32]
  401468:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40146c:	2b10      	cmp	r3, #16
  40146e:	d004      	beq.n	40147a <SystemCoreClockUpdate+0xba>
  401470:	2b20      	cmp	r3, #32
  401472:	d008      	beq.n	401486 <SystemCoreClockUpdate+0xc6>
  401474:	2b00      	cmp	r3, #0
  401476:	d00e      	beq.n	401496 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401478:	e00e      	b.n	401498 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40147a:	4b27      	ldr	r3, [pc, #156]	; (401518 <SystemCoreClockUpdate+0x158>)
  40147c:	681b      	ldr	r3, [r3, #0]
  40147e:	005b      	lsls	r3, r3, #1
  401480:	4a25      	ldr	r2, [pc, #148]	; (401518 <SystemCoreClockUpdate+0x158>)
  401482:	6013      	str	r3, [r2, #0]
          break;
  401484:	e008      	b.n	401498 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401486:	4b24      	ldr	r3, [pc, #144]	; (401518 <SystemCoreClockUpdate+0x158>)
  401488:	681a      	ldr	r2, [r3, #0]
  40148a:	4613      	mov	r3, r2
  40148c:	005b      	lsls	r3, r3, #1
  40148e:	4413      	add	r3, r2
  401490:	4a21      	ldr	r2, [pc, #132]	; (401518 <SystemCoreClockUpdate+0x158>)
  401492:	6013      	str	r3, [r2, #0]
          break;
  401494:	e000      	b.n	401498 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  401496:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401498:	4b1d      	ldr	r3, [pc, #116]	; (401510 <SystemCoreClockUpdate+0x150>)
  40149a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40149c:	f003 0303 	and.w	r3, r3, #3
  4014a0:	2b02      	cmp	r3, #2
  4014a2:	d114      	bne.n	4014ce <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014a4:	4b1a      	ldr	r3, [pc, #104]	; (401510 <SystemCoreClockUpdate+0x150>)
  4014a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4014a8:	4b1e      	ldr	r3, [pc, #120]	; (401524 <SystemCoreClockUpdate+0x164>)
  4014aa:	4013      	ands	r3, r2
  4014ac:	0c1b      	lsrs	r3, r3, #16
  4014ae:	3301      	adds	r3, #1
  4014b0:	4a19      	ldr	r2, [pc, #100]	; (401518 <SystemCoreClockUpdate+0x158>)
  4014b2:	6812      	ldr	r2, [r2, #0]
  4014b4:	fb02 f303 	mul.w	r3, r2, r3
  4014b8:	4a17      	ldr	r2, [pc, #92]	; (401518 <SystemCoreClockUpdate+0x158>)
  4014ba:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014bc:	4b14      	ldr	r3, [pc, #80]	; (401510 <SystemCoreClockUpdate+0x150>)
  4014be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014c0:	b2db      	uxtb	r3, r3
  4014c2:	4a15      	ldr	r2, [pc, #84]	; (401518 <SystemCoreClockUpdate+0x158>)
  4014c4:	6812      	ldr	r2, [r2, #0]
  4014c6:	fbb2 f3f3 	udiv	r3, r2, r3
  4014ca:	4a13      	ldr	r2, [pc, #76]	; (401518 <SystemCoreClockUpdate+0x158>)
  4014cc:	6013      	str	r3, [r2, #0]
      }
    break;
  4014ce:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4014d0:	4b0f      	ldr	r3, [pc, #60]	; (401510 <SystemCoreClockUpdate+0x150>)
  4014d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014d8:	2b70      	cmp	r3, #112	; 0x70
  4014da:	d108      	bne.n	4014ee <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4014dc:	4b0e      	ldr	r3, [pc, #56]	; (401518 <SystemCoreClockUpdate+0x158>)
  4014de:	681b      	ldr	r3, [r3, #0]
  4014e0:	4a11      	ldr	r2, [pc, #68]	; (401528 <SystemCoreClockUpdate+0x168>)
  4014e2:	fba2 2303 	umull	r2, r3, r2, r3
  4014e6:	085b      	lsrs	r3, r3, #1
  4014e8:	4a0b      	ldr	r2, [pc, #44]	; (401518 <SystemCoreClockUpdate+0x158>)
  4014ea:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4014ec:	e00a      	b.n	401504 <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014ee:	4b08      	ldr	r3, [pc, #32]	; (401510 <SystemCoreClockUpdate+0x150>)
  4014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014f6:	091b      	lsrs	r3, r3, #4
  4014f8:	4a07      	ldr	r2, [pc, #28]	; (401518 <SystemCoreClockUpdate+0x158>)
  4014fa:	6812      	ldr	r2, [r2, #0]
  4014fc:	fa22 f303 	lsr.w	r3, r2, r3
  401500:	4a05      	ldr	r2, [pc, #20]	; (401518 <SystemCoreClockUpdate+0x158>)
  401502:	6013      	str	r3, [r2, #0]
  }
}
  401504:	bf00      	nop
  401506:	46bd      	mov	sp, r7
  401508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40150c:	4770      	bx	lr
  40150e:	bf00      	nop
  401510:	400e0600 	.word	0x400e0600
  401514:	400e1810 	.word	0x400e1810
  401518:	20400010 	.word	0x20400010
  40151c:	00b71b00 	.word	0x00b71b00
  401520:	003d0900 	.word	0x003d0900
  401524:	07ff0000 	.word	0x07ff0000
  401528:	aaaaaaab 	.word	0xaaaaaaab

0040152c <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  40152c:	b480      	push	{r7}
  40152e:	b083      	sub	sp, #12
  401530:	af00      	add	r7, sp, #0
  401532:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401534:	687b      	ldr	r3, [r7, #4]
  401536:	4a19      	ldr	r2, [pc, #100]	; (40159c <system_init_flash+0x70>)
  401538:	4293      	cmp	r3, r2
  40153a:	d804      	bhi.n	401546 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40153c:	4b18      	ldr	r3, [pc, #96]	; (4015a0 <system_init_flash+0x74>)
  40153e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401542:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401544:	e023      	b.n	40158e <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401546:	687b      	ldr	r3, [r7, #4]
  401548:	4a16      	ldr	r2, [pc, #88]	; (4015a4 <system_init_flash+0x78>)
  40154a:	4293      	cmp	r3, r2
  40154c:	d803      	bhi.n	401556 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40154e:	4b14      	ldr	r3, [pc, #80]	; (4015a0 <system_init_flash+0x74>)
  401550:	4a15      	ldr	r2, [pc, #84]	; (4015a8 <system_init_flash+0x7c>)
  401552:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401554:	e01b      	b.n	40158e <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401556:	687b      	ldr	r3, [r7, #4]
  401558:	4a14      	ldr	r2, [pc, #80]	; (4015ac <system_init_flash+0x80>)
  40155a:	4293      	cmp	r3, r2
  40155c:	d803      	bhi.n	401566 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40155e:	4b10      	ldr	r3, [pc, #64]	; (4015a0 <system_init_flash+0x74>)
  401560:	4a13      	ldr	r2, [pc, #76]	; (4015b0 <system_init_flash+0x84>)
  401562:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401564:	e013      	b.n	40158e <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401566:	687b      	ldr	r3, [r7, #4]
  401568:	4a12      	ldr	r2, [pc, #72]	; (4015b4 <system_init_flash+0x88>)
  40156a:	4293      	cmp	r3, r2
  40156c:	d803      	bhi.n	401576 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40156e:	4b0c      	ldr	r3, [pc, #48]	; (4015a0 <system_init_flash+0x74>)
  401570:	4a11      	ldr	r2, [pc, #68]	; (4015b8 <system_init_flash+0x8c>)
  401572:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401574:	e00b      	b.n	40158e <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401576:	687b      	ldr	r3, [r7, #4]
  401578:	4a10      	ldr	r2, [pc, #64]	; (4015bc <system_init_flash+0x90>)
  40157a:	4293      	cmp	r3, r2
  40157c:	d804      	bhi.n	401588 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40157e:	4b08      	ldr	r3, [pc, #32]	; (4015a0 <system_init_flash+0x74>)
  401580:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401584:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401586:	e002      	b.n	40158e <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401588:	4b05      	ldr	r3, [pc, #20]	; (4015a0 <system_init_flash+0x74>)
  40158a:	4a0d      	ldr	r2, [pc, #52]	; (4015c0 <system_init_flash+0x94>)
  40158c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40158e:	bf00      	nop
  401590:	370c      	adds	r7, #12
  401592:	46bd      	mov	sp, r7
  401594:	f85d 7b04 	ldr.w	r7, [sp], #4
  401598:	4770      	bx	lr
  40159a:	bf00      	nop
  40159c:	01312cff 	.word	0x01312cff
  4015a0:	400e0c00 	.word	0x400e0c00
  4015a4:	026259ff 	.word	0x026259ff
  4015a8:	04000100 	.word	0x04000100
  4015ac:	039386ff 	.word	0x039386ff
  4015b0:	04000200 	.word	0x04000200
  4015b4:	04c4b3ff 	.word	0x04c4b3ff
  4015b8:	04000300 	.word	0x04000300
  4015bc:	05f5e0ff 	.word	0x05f5e0ff
  4015c0:	04000500 	.word	0x04000500

004015c4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4015c4:	b480      	push	{r7}
  4015c6:	b083      	sub	sp, #12
  4015c8:	af00      	add	r7, sp, #0
  4015ca:	4603      	mov	r3, r0
  4015cc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015ce:	4909      	ldr	r1, [pc, #36]	; (4015f4 <NVIC_EnableIRQ+0x30>)
  4015d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015d4:	095b      	lsrs	r3, r3, #5
  4015d6:	79fa      	ldrb	r2, [r7, #7]
  4015d8:	f002 021f 	and.w	r2, r2, #31
  4015dc:	2001      	movs	r0, #1
  4015de:	fa00 f202 	lsl.w	r2, r0, r2
  4015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015e6:	bf00      	nop
  4015e8:	370c      	adds	r7, #12
  4015ea:	46bd      	mov	sp, r7
  4015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f0:	4770      	bx	lr
  4015f2:	bf00      	nop
  4015f4:	e000e100 	.word	0xe000e100

004015f8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4015f8:	b480      	push	{r7}
  4015fa:	b083      	sub	sp, #12
  4015fc:	af00      	add	r7, sp, #0
  4015fe:	4603      	mov	r3, r0
  401600:	6039      	str	r1, [r7, #0]
  401602:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401604:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401608:	2b00      	cmp	r3, #0
  40160a:	da0b      	bge.n	401624 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40160c:	490d      	ldr	r1, [pc, #52]	; (401644 <NVIC_SetPriority+0x4c>)
  40160e:	79fb      	ldrb	r3, [r7, #7]
  401610:	f003 030f 	and.w	r3, r3, #15
  401614:	3b04      	subs	r3, #4
  401616:	683a      	ldr	r2, [r7, #0]
  401618:	b2d2      	uxtb	r2, r2
  40161a:	0152      	lsls	r2, r2, #5
  40161c:	b2d2      	uxtb	r2, r2
  40161e:	440b      	add	r3, r1
  401620:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401622:	e009      	b.n	401638 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401624:	4908      	ldr	r1, [pc, #32]	; (401648 <NVIC_SetPriority+0x50>)
  401626:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40162a:	683a      	ldr	r2, [r7, #0]
  40162c:	b2d2      	uxtb	r2, r2
  40162e:	0152      	lsls	r2, r2, #5
  401630:	b2d2      	uxtb	r2, r2
  401632:	440b      	add	r3, r1
  401634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401638:	bf00      	nop
  40163a:	370c      	adds	r7, #12
  40163c:	46bd      	mov	sp, r7
  40163e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401642:	4770      	bx	lr
  401644:	e000ed00 	.word	0xe000ed00
  401648:	e000e100 	.word	0xe000e100

0040164c <SCB_CleanInvalidateDCache>:
/** \brief Clean & Invalidate D-Cache

    The function cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache(void)
{
  40164c:	b480      	push	{r7}
  40164e:	b08b      	sub	sp, #44	; 0x2c
  401650:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401652:	4b22      	ldr	r3, [pc, #136]	; (4016dc <SCB_CleanInvalidateDCache+0x90>)
  401654:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401658:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40165a:	69fb      	ldr	r3, [r7, #28]
  40165c:	0b5b      	lsrs	r3, r3, #13
  40165e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401662:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401664:	69fb      	ldr	r3, [r7, #28]
  401666:	f003 0307 	and.w	r3, r3, #7
  40166a:	3304      	adds	r3, #4
  40166c:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40166e:	69fb      	ldr	r3, [r7, #28]
  401670:	08db      	lsrs	r3, r3, #3
  401672:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401676:	617b      	str	r3, [r7, #20]
  401678:	697b      	ldr	r3, [r7, #20]
  40167a:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40167c:	68fb      	ldr	r3, [r7, #12]
  40167e:	fab3 f383 	clz	r3, r3
  401682:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401684:	687b      	ldr	r3, [r7, #4]
  401686:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401688:	f003 031f 	and.w	r3, r3, #31
  40168c:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40168e:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  401692:	697b      	ldr	r3, [r7, #20]
  401694:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401696:	6a3a      	ldr	r2, [r7, #32]
  401698:	693b      	ldr	r3, [r7, #16]
  40169a:	fa02 f303 	lsl.w	r3, r2, r3
  40169e:	4619      	mov	r1, r3
  4016a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4016a2:	69bb      	ldr	r3, [r7, #24]
  4016a4:	fa02 f303 	lsl.w	r3, r2, r3
  4016a8:	430b      	orrs	r3, r1
  4016aa:	60bb      	str	r3, [r7, #8]
              SCB->DCCISW = sw;
  4016ac:	4a0b      	ldr	r2, [pc, #44]	; (4016dc <SCB_CleanInvalidateDCache+0x90>)
  4016ae:	68bb      	ldr	r3, [r7, #8]
  4016b0:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
            } while(tmpways--);
  4016b4:	6a3b      	ldr	r3, [r7, #32]
  4016b6:	1e5a      	subs	r2, r3, #1
  4016b8:	623a      	str	r2, [r7, #32]
  4016ba:	2b00      	cmp	r3, #0
  4016bc:	d1eb      	bne.n	401696 <SCB_CleanInvalidateDCache+0x4a>
        } while(sets--);
  4016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016c0:	1e5a      	subs	r2, r3, #1
  4016c2:	627a      	str	r2, [r7, #36]	; 0x24
  4016c4:	2b00      	cmp	r3, #0
  4016c6:	d1e4      	bne.n	401692 <SCB_CleanInvalidateDCache+0x46>
  4016c8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4016cc:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  4016d0:	bf00      	nop
  4016d2:	372c      	adds	r7, #44	; 0x2c
  4016d4:	46bd      	mov	sp, r7
  4016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016da:	4770      	bx	lr
  4016dc:	e000ed00 	.word	0xe000ed00

004016e0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4016e0:	b480      	push	{r7}
  4016e2:	b083      	sub	sp, #12
  4016e4:	af00      	add	r7, sp, #0
  4016e6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016e8:	687b      	ldr	r3, [r7, #4]
  4016ea:	2b07      	cmp	r3, #7
  4016ec:	d825      	bhi.n	40173a <osc_get_rate+0x5a>
  4016ee:	a201      	add	r2, pc, #4	; (adr r2, 4016f4 <osc_get_rate+0x14>)
  4016f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016f4:	00401715 	.word	0x00401715
  4016f8:	0040171b 	.word	0x0040171b
  4016fc:	00401721 	.word	0x00401721
  401700:	00401727 	.word	0x00401727
  401704:	0040172b 	.word	0x0040172b
  401708:	0040172f 	.word	0x0040172f
  40170c:	00401733 	.word	0x00401733
  401710:	00401737 	.word	0x00401737
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401714:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401718:	e010      	b.n	40173c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40171a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40171e:	e00d      	b.n	40173c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401720:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401724:	e00a      	b.n	40173c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401726:	4b08      	ldr	r3, [pc, #32]	; (401748 <osc_get_rate+0x68>)
  401728:	e008      	b.n	40173c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40172a:	4b08      	ldr	r3, [pc, #32]	; (40174c <osc_get_rate+0x6c>)
  40172c:	e006      	b.n	40173c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40172e:	4b08      	ldr	r3, [pc, #32]	; (401750 <osc_get_rate+0x70>)
  401730:	e004      	b.n	40173c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401732:	4b07      	ldr	r3, [pc, #28]	; (401750 <osc_get_rate+0x70>)
  401734:	e002      	b.n	40173c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401736:	4b06      	ldr	r3, [pc, #24]	; (401750 <osc_get_rate+0x70>)
  401738:	e000      	b.n	40173c <osc_get_rate+0x5c>
	}

	return 0;
  40173a:	2300      	movs	r3, #0
}
  40173c:	4618      	mov	r0, r3
  40173e:	370c      	adds	r7, #12
  401740:	46bd      	mov	sp, r7
  401742:	f85d 7b04 	ldr.w	r7, [sp], #4
  401746:	4770      	bx	lr
  401748:	003d0900 	.word	0x003d0900
  40174c:	007a1200 	.word	0x007a1200
  401750:	00b71b00 	.word	0x00b71b00

00401754 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401754:	b580      	push	{r7, lr}
  401756:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401758:	2006      	movs	r0, #6
  40175a:	4b05      	ldr	r3, [pc, #20]	; (401770 <sysclk_get_main_hz+0x1c>)
  40175c:	4798      	blx	r3
  40175e:	4602      	mov	r2, r0
  401760:	4613      	mov	r3, r2
  401762:	009b      	lsls	r3, r3, #2
  401764:	4413      	add	r3, r2
  401766:	009a      	lsls	r2, r3, #2
  401768:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40176a:	4618      	mov	r0, r3
  40176c:	bd80      	pop	{r7, pc}
  40176e:	bf00      	nop
  401770:	004016e1 	.word	0x004016e1

00401774 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401774:	b580      	push	{r7, lr}
  401776:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401778:	4b02      	ldr	r3, [pc, #8]	; (401784 <sysclk_get_cpu_hz+0x10>)
  40177a:	4798      	blx	r3
  40177c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40177e:	4618      	mov	r0, r3
  401780:	bd80      	pop	{r7, pc}
  401782:	bf00      	nop
  401784:	00401755 	.word	0x00401755

00401788 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401788:	b580      	push	{r7, lr}
  40178a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40178c:	4b02      	ldr	r3, [pc, #8]	; (401798 <sysclk_get_peripheral_hz+0x10>)
  40178e:	4798      	blx	r3
  401790:	4603      	mov	r3, r0
  401792:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401794:	4618      	mov	r0, r3
  401796:	bd80      	pop	{r7, pc}
  401798:	00401755 	.word	0x00401755

0040179c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40179c:	b580      	push	{r7, lr}
  40179e:	b082      	sub	sp, #8
  4017a0:	af00      	add	r7, sp, #0
  4017a2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4017a4:	6878      	ldr	r0, [r7, #4]
  4017a6:	4b03      	ldr	r3, [pc, #12]	; (4017b4 <sysclk_enable_peripheral_clock+0x18>)
  4017a8:	4798      	blx	r3
}
  4017aa:	bf00      	nop
  4017ac:	3708      	adds	r7, #8
  4017ae:	46bd      	mov	sp, r7
  4017b0:	bd80      	pop	{r7, pc}
  4017b2:	bf00      	nop
  4017b4:	00400cfd 	.word	0x00400cfd

004017b8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4017b8:	b580      	push	{r7, lr}
  4017ba:	b084      	sub	sp, #16
  4017bc:	af00      	add	r7, sp, #0
  4017be:	6078      	str	r0, [r7, #4]
  4017c0:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4017c2:	2300      	movs	r3, #0
  4017c4:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4017c6:	687b      	ldr	r3, [r7, #4]
  4017c8:	4a34      	ldr	r2, [pc, #208]	; (40189c <usart_serial_getchar+0xe4>)
  4017ca:	4293      	cmp	r3, r2
  4017cc:	d107      	bne.n	4017de <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4017ce:	bf00      	nop
  4017d0:	6839      	ldr	r1, [r7, #0]
  4017d2:	6878      	ldr	r0, [r7, #4]
  4017d4:	4b32      	ldr	r3, [pc, #200]	; (4018a0 <usart_serial_getchar+0xe8>)
  4017d6:	4798      	blx	r3
  4017d8:	4603      	mov	r3, r0
  4017da:	2b00      	cmp	r3, #0
  4017dc:	d1f8      	bne.n	4017d0 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4017de:	687b      	ldr	r3, [r7, #4]
  4017e0:	4a30      	ldr	r2, [pc, #192]	; (4018a4 <usart_serial_getchar+0xec>)
  4017e2:	4293      	cmp	r3, r2
  4017e4:	d107      	bne.n	4017f6 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4017e6:	bf00      	nop
  4017e8:	6839      	ldr	r1, [r7, #0]
  4017ea:	6878      	ldr	r0, [r7, #4]
  4017ec:	4b2c      	ldr	r3, [pc, #176]	; (4018a0 <usart_serial_getchar+0xe8>)
  4017ee:	4798      	blx	r3
  4017f0:	4603      	mov	r3, r0
  4017f2:	2b00      	cmp	r3, #0
  4017f4:	d1f8      	bne.n	4017e8 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4017f6:	687b      	ldr	r3, [r7, #4]
  4017f8:	4a2b      	ldr	r2, [pc, #172]	; (4018a8 <usart_serial_getchar+0xf0>)
  4017fa:	4293      	cmp	r3, r2
  4017fc:	d107      	bne.n	40180e <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4017fe:	bf00      	nop
  401800:	6839      	ldr	r1, [r7, #0]
  401802:	6878      	ldr	r0, [r7, #4]
  401804:	4b26      	ldr	r3, [pc, #152]	; (4018a0 <usart_serial_getchar+0xe8>)
  401806:	4798      	blx	r3
  401808:	4603      	mov	r3, r0
  40180a:	2b00      	cmp	r3, #0
  40180c:	d1f8      	bne.n	401800 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40180e:	687b      	ldr	r3, [r7, #4]
  401810:	4a26      	ldr	r2, [pc, #152]	; (4018ac <usart_serial_getchar+0xf4>)
  401812:	4293      	cmp	r3, r2
  401814:	d107      	bne.n	401826 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401816:	bf00      	nop
  401818:	6839      	ldr	r1, [r7, #0]
  40181a:	6878      	ldr	r0, [r7, #4]
  40181c:	4b20      	ldr	r3, [pc, #128]	; (4018a0 <usart_serial_getchar+0xe8>)
  40181e:	4798      	blx	r3
  401820:	4603      	mov	r3, r0
  401822:	2b00      	cmp	r3, #0
  401824:	d1f8      	bne.n	401818 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401826:	687b      	ldr	r3, [r7, #4]
  401828:	4a21      	ldr	r2, [pc, #132]	; (4018b0 <usart_serial_getchar+0xf8>)
  40182a:	4293      	cmp	r3, r2
  40182c:	d10d      	bne.n	40184a <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  40182e:	bf00      	nop
  401830:	f107 030c 	add.w	r3, r7, #12
  401834:	4619      	mov	r1, r3
  401836:	6878      	ldr	r0, [r7, #4]
  401838:	4b1e      	ldr	r3, [pc, #120]	; (4018b4 <usart_serial_getchar+0xfc>)
  40183a:	4798      	blx	r3
  40183c:	4603      	mov	r3, r0
  40183e:	2b00      	cmp	r3, #0
  401840:	d1f6      	bne.n	401830 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401842:	68fb      	ldr	r3, [r7, #12]
  401844:	b2da      	uxtb	r2, r3
  401846:	683b      	ldr	r3, [r7, #0]
  401848:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40184a:	687b      	ldr	r3, [r7, #4]
  40184c:	4a1a      	ldr	r2, [pc, #104]	; (4018b8 <usart_serial_getchar+0x100>)
  40184e:	4293      	cmp	r3, r2
  401850:	d10d      	bne.n	40186e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401852:	bf00      	nop
  401854:	f107 030c 	add.w	r3, r7, #12
  401858:	4619      	mov	r1, r3
  40185a:	6878      	ldr	r0, [r7, #4]
  40185c:	4b15      	ldr	r3, [pc, #84]	; (4018b4 <usart_serial_getchar+0xfc>)
  40185e:	4798      	blx	r3
  401860:	4603      	mov	r3, r0
  401862:	2b00      	cmp	r3, #0
  401864:	d1f6      	bne.n	401854 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401866:	68fb      	ldr	r3, [r7, #12]
  401868:	b2da      	uxtb	r2, r3
  40186a:	683b      	ldr	r3, [r7, #0]
  40186c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40186e:	687b      	ldr	r3, [r7, #4]
  401870:	4a12      	ldr	r2, [pc, #72]	; (4018bc <usart_serial_getchar+0x104>)
  401872:	4293      	cmp	r3, r2
  401874:	d10d      	bne.n	401892 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401876:	bf00      	nop
  401878:	f107 030c 	add.w	r3, r7, #12
  40187c:	4619      	mov	r1, r3
  40187e:	6878      	ldr	r0, [r7, #4]
  401880:	4b0c      	ldr	r3, [pc, #48]	; (4018b4 <usart_serial_getchar+0xfc>)
  401882:	4798      	blx	r3
  401884:	4603      	mov	r3, r0
  401886:	2b00      	cmp	r3, #0
  401888:	d1f6      	bne.n	401878 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40188a:	68fb      	ldr	r3, [r7, #12]
  40188c:	b2da      	uxtb	r2, r3
  40188e:	683b      	ldr	r3, [r7, #0]
  401890:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401892:	bf00      	nop
  401894:	3710      	adds	r7, #16
  401896:	46bd      	mov	sp, r7
  401898:	bd80      	pop	{r7, pc}
  40189a:	bf00      	nop
  40189c:	400e0800 	.word	0x400e0800
  4018a0:	00400d81 	.word	0x00400d81
  4018a4:	400e0a00 	.word	0x400e0a00
  4018a8:	400e1a00 	.word	0x400e1a00
  4018ac:	400e1c00 	.word	0x400e1c00
  4018b0:	40024000 	.word	0x40024000
  4018b4:	00401009 	.word	0x00401009
  4018b8:	40028000 	.word	0x40028000
  4018bc:	4002c000 	.word	0x4002c000

004018c0 <xdmac_channel_enable>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in]  channel_num  XDMA Channel number (range 0 to 23)
 */
static inline void xdmac_channel_enable(Xdmac *xdmac, uint32_t channel_num)
{
  4018c0:	b580      	push	{r7, lr}
  4018c2:	b082      	sub	sp, #8
  4018c4:	af00      	add	r7, sp, #0
  4018c6:	6078      	str	r0, [r7, #4]
  4018c8:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	
	/* Update DCache before DMA transmit */
	SCB_CleanInvalidateDCache();
  4018ca:	4b05      	ldr	r3, [pc, #20]	; (4018e0 <xdmac_channel_enable+0x20>)
  4018cc:	4798      	blx	r3
	
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  4018ce:	2201      	movs	r2, #1
  4018d0:	683b      	ldr	r3, [r7, #0]
  4018d2:	409a      	lsls	r2, r3
  4018d4:	687b      	ldr	r3, [r7, #4]
  4018d6:	61da      	str	r2, [r3, #28]
}
  4018d8:	bf00      	nop
  4018da:	3708      	adds	r7, #8
  4018dc:	46bd      	mov	sp, r7
  4018de:	bd80      	pop	{r7, pc}
  4018e0:	0040164d 	.word	0x0040164d

004018e4 <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  4018e4:	b480      	push	{r7}
  4018e6:	b083      	sub	sp, #12
  4018e8:	af00      	add	r7, sp, #0
  4018ea:	6078      	str	r0, [r7, #4]
  4018ec:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4018ee:	687a      	ldr	r2, [r7, #4]
  4018f0:	683b      	ldr	r3, [r7, #0]
  4018f2:	019b      	lsls	r3, r3, #6
  4018f4:	4413      	add	r3, r2
  4018f6:	335c      	adds	r3, #92	; 0x5c
  4018f8:	681b      	ldr	r3, [r3, #0]
}
  4018fa:	4618      	mov	r0, r3
  4018fc:	370c      	adds	r7, #12
  4018fe:	46bd      	mov	sp, r7
  401900:	f85d 7b04 	ldr.w	r7, [sp], #4
  401904:	4770      	bx	lr
  401906:	bf00      	nop

00401908 <xdmac_channel_set_descriptor_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] config Configuration of next descriptor.
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  401908:	b480      	push	{r7}
  40190a:	b085      	sub	sp, #20
  40190c:	af00      	add	r7, sp, #0
  40190e:	60f8      	str	r0, [r7, #12]
  401910:	60b9      	str	r1, [r7, #8]
  401912:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  401914:	68fa      	ldr	r2, [r7, #12]
  401916:	68bb      	ldr	r3, [r7, #8]
  401918:	019b      	lsls	r3, r3, #6
  40191a:	4413      	add	r3, r2
  40191c:	336c      	adds	r3, #108	; 0x6c
  40191e:	687a      	ldr	r2, [r7, #4]
  401920:	601a      	str	r2, [r3, #0]
}
  401922:	bf00      	nop
  401924:	3714      	adds	r7, #20
  401926:	46bd      	mov	sp, r7
  401928:	f85d 7b04 	ldr.w	r7, [sp], #4
  40192c:	4770      	bx	lr
  40192e:	bf00      	nop

00401930 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401930:	b580      	push	{r7, lr}
  401932:	b082      	sub	sp, #8
  401934:	af00      	add	r7, sp, #0
  401936:	6078      	str	r0, [r7, #4]
  401938:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  40193a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40193e:	4806      	ldr	r0, [pc, #24]	; (401958 <Button1_Handler+0x28>)
  401940:	4b06      	ldr	r3, [pc, #24]	; (40195c <Button1_Handler+0x2c>)
  401942:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  401944:	f44f 7180 	mov.w	r1, #256	; 0x100
  401948:	4805      	ldr	r0, [pc, #20]	; (401960 <Button1_Handler+0x30>)
  40194a:	4b04      	ldr	r3, [pc, #16]	; (40195c <Button1_Handler+0x2c>)
  40194c:	4798      	blx	r3
}
  40194e:	bf00      	nop
  401950:	3708      	adds	r7, #8
  401952:	46bd      	mov	sp, r7
  401954:	bd80      	pop	{r7, pc}
  401956:	bf00      	nop
  401958:	400e1400 	.word	0x400e1400
  40195c:	00401aad 	.word	0x00401aad
  401960:	400e1200 	.word	0x400e1200

00401964 <USART1_Handler>:

void USART1_Handler(void){
  401964:	b580      	push	{r7, lr}
  401966:	b082      	sub	sp, #8
  401968:	af00      	add	r7, sp, #0
	uint32_t ret = usart_get_status(USART_COM);
  40196a:	4815      	ldr	r0, [pc, #84]	; (4019c0 <USART1_Handler+0x5c>)
  40196c:	4b15      	ldr	r3, [pc, #84]	; (4019c4 <USART1_Handler+0x60>)
  40196e:	4798      	blx	r3
  401970:	6078      	str	r0, [r7, #4]
	uint8_t  c;

	// Verifica por qual motivo entrou na interrupcao
	if(ret & US_IER_RXRDY) {                    // Dado disponvel para leitura
  401972:	687b      	ldr	r3, [r7, #4]
  401974:	f003 0301 	and.w	r3, r3, #1
  401978:	2b00      	cmp	r3, #0
  40197a:	d01d      	beq.n	4019b8 <USART1_Handler+0x54>
		// TODO: buffer
		usart_serial_getchar(USART1, &c);
  40197c:	1cfb      	adds	r3, r7, #3
  40197e:	4619      	mov	r1, r3
  401980:	480f      	ldr	r0, [pc, #60]	; (4019c0 <USART1_Handler+0x5c>)
  401982:	4b11      	ldr	r3, [pc, #68]	; (4019c8 <USART1_Handler+0x64>)
  401984:	4798      	blx	r3
		if (c == '\n') {
  401986:	78fb      	ldrb	r3, [r7, #3]
  401988:	2b0a      	cmp	r3, #10
  40198a:	d10b      	bne.n	4019a4 <USART1_Handler+0x40>
			bufferRX[char_count] = 0;  // '\0'
  40198c:	4b0f      	ldr	r3, [pc, #60]	; (4019cc <USART1_Handler+0x68>)
  40198e:	681b      	ldr	r3, [r3, #0]
  401990:	4a0f      	ldr	r2, [pc, #60]	; (4019d0 <USART1_Handler+0x6c>)
  401992:	2100      	movs	r1, #0
  401994:	54d1      	strb	r1, [r2, r3]
			usart_puts(bufferRX);
  401996:	480e      	ldr	r0, [pc, #56]	; (4019d0 <USART1_Handler+0x6c>)
  401998:	4b0e      	ldr	r3, [pc, #56]	; (4019d4 <USART1_Handler+0x70>)
  40199a:	4798      	blx	r3
			char_count = 0;
  40199c:	4b0b      	ldr	r3, [pc, #44]	; (4019cc <USART1_Handler+0x68>)
  40199e:	2200      	movs	r2, #0
  4019a0:	601a      	str	r2, [r3, #0]
			char_count++;
		}
	} else if(ret & US_IER_TXRDY){              // Transmisso finalizada

	}
}
  4019a2:	e009      	b.n	4019b8 <USART1_Handler+0x54>
		if (c == '\n') {
			bufferRX[char_count] = 0;  // '\0'
			usart_puts(bufferRX);
			char_count = 0;
		} else {
			bufferRX[char_count] = c;
  4019a4:	4b09      	ldr	r3, [pc, #36]	; (4019cc <USART1_Handler+0x68>)
  4019a6:	681b      	ldr	r3, [r3, #0]
  4019a8:	78f9      	ldrb	r1, [r7, #3]
  4019aa:	4a09      	ldr	r2, [pc, #36]	; (4019d0 <USART1_Handler+0x6c>)
  4019ac:	54d1      	strb	r1, [r2, r3]
			char_count++;
  4019ae:	4b07      	ldr	r3, [pc, #28]	; (4019cc <USART1_Handler+0x68>)
  4019b0:	681b      	ldr	r3, [r3, #0]
  4019b2:	3301      	adds	r3, #1
  4019b4:	4a05      	ldr	r2, [pc, #20]	; (4019cc <USART1_Handler+0x68>)
  4019b6:	6013      	str	r3, [r2, #0]
		}
	} else if(ret & US_IER_TXRDY){              // Transmisso finalizada

	}
}
  4019b8:	bf00      	nop
  4019ba:	3708      	adds	r7, #8
  4019bc:	46bd      	mov	sp, r7
  4019be:	bd80      	pop	{r7, pc}
  4019c0:	40028000 	.word	0x40028000
  4019c4:	00400f89 	.word	0x00400f89
  4019c8:	004017b9 	.word	0x004017b9
  4019cc:	2040051c 	.word	0x2040051c
  4019d0:	20400544 	.word	0x20400544
  4019d4:	00401c3d 	.word	0x00401c3d

004019d8 <uart_xdmac_configure>:
/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

static void uart_xdmac_configure()
{
  4019d8:	b580      	push	{r7, lr}
  4019da:	b082      	sub	sp, #8
  4019dc:	af00      	add	r7, sp, #0
	uint32_t xdmaint;

	// Initialize and enable DMA controller
	pmc_enable_periph_clk(ID_XDMAC);
  4019de:	203a      	movs	r0, #58	; 0x3a
  4019e0:	4b03      	ldr	r3, [pc, #12]	; (4019f0 <uart_xdmac_configure+0x18>)
  4019e2:	4798      	blx	r3
	xdmaint = (XDMAC_CIE_BIE  |
  4019e4:	237d      	movs	r3, #125	; 0x7d
  4019e6:	607b      	str	r3, [r7, #4]
	//
	//// Enable XDMAC interrupt
	//NVIC_ClearPendingIRQ(XDMAC_IRQn);
	//NVIC_SetPriority(XDMAC_IRQn, 1);
	//NVIC_EnableIRQ(XDMAC_IRQn);
}
  4019e8:	bf00      	nop
  4019ea:	3708      	adds	r7, #8
  4019ec:	46bd      	mov	sp, r7
  4019ee:	bd80      	pop	{r7, pc}
  4019f0:	00400cfd 	.word	0x00400cfd

004019f4 <uart_xdmac_Tx>:
of the data written or read by the DMA in the USART is always a byte
*/
static void uart_xdmac_Tx(uint32_t *pheripheral_address,
						  uint32_t *origin_address,
						  uint32_t buffer_size)
{
  4019f4:	b580      	push	{r7, lr}
  4019f6:	b084      	sub	sp, #16
  4019f8:	af00      	add	r7, sp, #0
  4019fa:	60f8      	str	r0, [r7, #12]
  4019fc:	60b9      	str	r1, [r7, #8]
  4019fe:	607a      	str	r2, [r7, #4]
	g_xdmac_tx_cfg.mbr_ubc = buffer_size;
  401a00:	4a14      	ldr	r2, [pc, #80]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a02:	687b      	ldr	r3, [r7, #4]
  401a04:	6013      	str	r3, [r2, #0]
	g_xdmac_tx_cfg.mbr_sa  = (uint32_t) origin_address;
  401a06:	68bb      	ldr	r3, [r7, #8]
  401a08:	4a12      	ldr	r2, [pc, #72]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a0a:	6053      	str	r3, [r2, #4]
	g_xdmac_tx_cfg.mbr_da  = (uint32_t) pheripheral_address;
  401a0c:	68fb      	ldr	r3, [r7, #12]
  401a0e:	4a11      	ldr	r2, [pc, #68]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a10:	6093      	str	r3, [r2, #8]
	g_xdmac_tx_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN |
  401a12:	4b10      	ldr	r3, [pc, #64]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a14:	4a10      	ldr	r2, [pc, #64]	; (401a58 <uart_xdmac_Tx+0x64>)
  401a16:	60da      	str	r2, [r3, #12]
							 XDMAC_CC_SIF_AHB_IF0 |
							 XDMAC_CC_DIF_AHB_IF1 |
							 XDMAC_CC_SAM_INCREMENTED_AM |
 							 XDMAC_CC_DAM_FIXED_AM |
 							 XDMAC_CC_PERID(USART_XDMAC_TX_CH_NUM);
	g_xdmac_tx_cfg.mbr_bc  = 0;
  401a18:	4b0e      	ldr	r3, [pc, #56]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a1a:	2200      	movs	r2, #0
  401a1c:	611a      	str	r2, [r3, #16]
	g_xdmac_tx_cfg.mbr_ds  = 0;
  401a1e:	4b0d      	ldr	r3, [pc, #52]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a20:	2200      	movs	r2, #0
  401a22:	615a      	str	r2, [r3, #20]
	g_xdmac_tx_cfg.mbr_sus = 0;
  401a24:	4b0b      	ldr	r3, [pc, #44]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a26:	2200      	movs	r2, #0
  401a28:	619a      	str	r2, [r3, #24]
	g_xdmac_tx_cfg.mbr_dus = 0;
  401a2a:	4b0a      	ldr	r3, [pc, #40]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a2c:	2200      	movs	r2, #0
  401a2e:	61da      	str	r2, [r3, #28]

	xdmac_configure_transfer(XDMAC, XDMAC_TX_CH, &g_xdmac_tx_cfg);
  401a30:	4a08      	ldr	r2, [pc, #32]	; (401a54 <uart_xdmac_Tx+0x60>)
  401a32:	2100      	movs	r1, #0
  401a34:	4809      	ldr	r0, [pc, #36]	; (401a5c <uart_xdmac_Tx+0x68>)
  401a36:	4b0a      	ldr	r3, [pc, #40]	; (401a60 <uart_xdmac_Tx+0x6c>)
  401a38:	4798      	blx	r3
	xdmac_channel_set_descriptor_control(XDMAC, XDMAC_TX_CH, 0);
  401a3a:	2200      	movs	r2, #0
  401a3c:	2100      	movs	r1, #0
  401a3e:	4807      	ldr	r0, [pc, #28]	; (401a5c <uart_xdmac_Tx+0x68>)
  401a40:	4b08      	ldr	r3, [pc, #32]	; (401a64 <uart_xdmac_Tx+0x70>)
  401a42:	4798      	blx	r3
	xdmac_channel_enable(XDMAC, XDMAC_TX_CH);
  401a44:	2100      	movs	r1, #0
  401a46:	4805      	ldr	r0, [pc, #20]	; (401a5c <uart_xdmac_Tx+0x68>)
  401a48:	4b07      	ldr	r3, [pc, #28]	; (401a68 <uart_xdmac_Tx+0x74>)
  401a4a:	4798      	blx	r3
}
  401a4c:	bf00      	nop
  401a4e:	3710      	adds	r7, #16
  401a50:	46bd      	mov	sp, r7
  401a52:	bd80      	pop	{r7, pc}
  401a54:	20400520 	.word	0x20400520
  401a58:	09014011 	.word	0x09014011
  401a5c:	40078000 	.word	0x40078000
  401a60:	004011d1 	.word	0x004011d1
  401a64:	00401909 	.word	0x00401909
  401a68:	004018c1 	.word	0x004018c1

00401a6c <XDMAC_Handler>:
	xdmac_channel_enable(XDMAC, XDMAC_RX_CH);
}


void XDMAC_Handler(void)
{
  401a6c:	b580      	push	{r7, lr}
  401a6e:	b082      	sub	sp, #8
  401a70:	af00      	add	r7, sp, #0
	uint32_t dma_status_tx, dma_status_rx;

	dma_status_tx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_TX_CH);
  401a72:	2100      	movs	r1, #0
  401a74:	480a      	ldr	r0, [pc, #40]	; (401aa0 <XDMAC_Handler+0x34>)
  401a76:	4b0b      	ldr	r3, [pc, #44]	; (401aa4 <XDMAC_Handler+0x38>)
  401a78:	4798      	blx	r3
  401a7a:	6078      	str	r0, [r7, #4]
	dma_status_rx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_RX_CH);
  401a7c:	2101      	movs	r1, #1
  401a7e:	4808      	ldr	r0, [pc, #32]	; (401aa0 <XDMAC_Handler+0x34>)
  401a80:	4b08      	ldr	r3, [pc, #32]	; (401aa4 <XDMAC_Handler+0x38>)
  401a82:	4798      	blx	r3
  401a84:	6038      	str	r0, [r7, #0]

	UNUSED(dma_status_rx);
	UNUSED(dma_status_tx);

	// Verificamos se a transferencia esta completa
	if (dma_status_rx & (XDMAC_CIS_BIS | XDMAC_CIS_LIS))
  401a86:	683b      	ldr	r3, [r7, #0]
  401a88:	f003 0303 	and.w	r3, r3, #3
  401a8c:	2b00      	cmp	r3, #0
  401a8e:	d002      	beq.n	401a96 <XDMAC_Handler+0x2a>
		flag_rx = 1;
  401a90:	4b05      	ldr	r3, [pc, #20]	; (401aa8 <XDMAC_Handler+0x3c>)
  401a92:	2201      	movs	r2, #1
  401a94:	701a      	strb	r2, [r3, #0]
}
  401a96:	bf00      	nop
  401a98:	3708      	adds	r7, #8
  401a9a:	46bd      	mov	sp, r7
  401a9c:	bd80      	pop	{r7, pc}
  401a9e:	bf00      	nop
  401aa0:	40078000 	.word	0x40078000
  401aa4:	004018e5 	.word	0x004018e5
  401aa8:	20400540 	.word	0x20400540

00401aac <pin_toggle>:

/**
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401aac:	b580      	push	{r7, lr}
  401aae:	b082      	sub	sp, #8
  401ab0:	af00      	add	r7, sp, #0
  401ab2:	6078      	str	r0, [r7, #4]
  401ab4:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401ab6:	6839      	ldr	r1, [r7, #0]
  401ab8:	6878      	ldr	r0, [r7, #4]
  401aba:	4b09      	ldr	r3, [pc, #36]	; (401ae0 <pin_toggle+0x34>)
  401abc:	4798      	blx	r3
  401abe:	4603      	mov	r3, r0
  401ac0:	2b00      	cmp	r3, #0
  401ac2:	d004      	beq.n	401ace <pin_toggle+0x22>
    pio_clear(pio, mask);
  401ac4:	6839      	ldr	r1, [r7, #0]
  401ac6:	6878      	ldr	r0, [r7, #4]
  401ac8:	4b06      	ldr	r3, [pc, #24]	; (401ae4 <pin_toggle+0x38>)
  401aca:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401acc:	e003      	b.n	401ad6 <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  401ace:	6839      	ldr	r1, [r7, #0]
  401ad0:	6878      	ldr	r0, [r7, #4]
  401ad2:	4b05      	ldr	r3, [pc, #20]	; (401ae8 <pin_toggle+0x3c>)
  401ad4:	4798      	blx	r3
}
  401ad6:	bf00      	nop
  401ad8:	3708      	adds	r7, #8
  401ada:	46bd      	mov	sp, r7
  401adc:	bd80      	pop	{r7, pc}
  401ade:	bf00      	nop
  401ae0:	00400771 	.word	0x00400771
  401ae4:	00400561 	.word	0x00400561
  401ae8:	00400545 	.word	0x00400545

00401aec <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401aec:	b590      	push	{r4, r7, lr}
  401aee:	b083      	sub	sp, #12
  401af0:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401af2:	200a      	movs	r0, #10
  401af4:	4b10      	ldr	r3, [pc, #64]	; (401b38 <BUT_init+0x4c>)
  401af6:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401af8:	2209      	movs	r2, #9
  401afa:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401afe:	480f      	ldr	r0, [pc, #60]	; (401b3c <BUT_init+0x50>)
  401b00:	4b0f      	ldr	r3, [pc, #60]	; (401b40 <BUT_init+0x54>)
  401b02:	4798      	blx	r3

    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401b04:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401b08:	480c      	ldr	r0, [pc, #48]	; (401b3c <BUT_init+0x50>)
  401b0a:	4b0e      	ldr	r3, [pc, #56]	; (401b44 <BUT_init+0x58>)
  401b0c:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401b0e:	4b0e      	ldr	r3, [pc, #56]	; (401b48 <BUT_init+0x5c>)
  401b10:	9300      	str	r3, [sp, #0]
  401b12:	2350      	movs	r3, #80	; 0x50
  401b14:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401b18:	210a      	movs	r1, #10
  401b1a:	4808      	ldr	r0, [pc, #32]	; (401b3c <BUT_init+0x50>)
  401b1c:	4c0b      	ldr	r4, [pc, #44]	; (401b4c <BUT_init+0x60>)
  401b1e:	47a0      	blx	r4

    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401b20:	200a      	movs	r0, #10
  401b22:	4b0b      	ldr	r3, [pc, #44]	; (401b50 <BUT_init+0x64>)
  401b24:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401b26:	2101      	movs	r1, #1
  401b28:	200a      	movs	r0, #10
  401b2a:	4b0a      	ldr	r3, [pc, #40]	; (401b54 <BUT_init+0x68>)
  401b2c:	4798      	blx	r3
};
  401b2e:	bf00      	nop
  401b30:	3704      	adds	r7, #4
  401b32:	46bd      	mov	sp, r7
  401b34:	bd90      	pop	{r4, r7, pc}
  401b36:	bf00      	nop
  401b38:	00400cfd 	.word	0x00400cfd
  401b3c:	400e0e00 	.word	0x400e0e00
  401b40:	0040068d 	.word	0x0040068d
  401b44:	00400805 	.word	0x00400805
  401b48:	00401931 	.word	0x00401931
  401b4c:	00400921 	.word	0x00400921
  401b50:	004015c5 	.word	0x004015c5
  401b54:	004015f9 	.word	0x004015f9

00401b58 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401b58:	b590      	push	{r4, r7, lr}
  401b5a:	b085      	sub	sp, #20
  401b5c:	af02      	add	r7, sp, #8
  401b5e:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401b60:	200c      	movs	r0, #12
  401b62:	4b07      	ldr	r3, [pc, #28]	; (401b80 <LED_init+0x28>)
  401b64:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401b66:	687a      	ldr	r2, [r7, #4]
  401b68:	2300      	movs	r3, #0
  401b6a:	9300      	str	r3, [sp, #0]
  401b6c:	2300      	movs	r3, #0
  401b6e:	f44f 7180 	mov.w	r1, #256	; 0x100
  401b72:	4804      	ldr	r0, [pc, #16]	; (401b84 <LED_init+0x2c>)
  401b74:	4c04      	ldr	r4, [pc, #16]	; (401b88 <LED_init+0x30>)
  401b76:	47a0      	blx	r4
};
  401b78:	bf00      	nop
  401b7a:	370c      	adds	r7, #12
  401b7c:	46bd      	mov	sp, r7
  401b7e:	bd90      	pop	{r4, r7, pc}
  401b80:	00400cfd 	.word	0x00400cfd
  401b84:	400e1200 	.word	0x400e1200
  401b88:	0040070d 	.word	0x0040070d

00401b8c <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  401b8c:	b580      	push	{r7, lr}
  401b8e:	b086      	sub	sp, #24
  401b90:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  401b92:	200b      	movs	r0, #11
  401b94:	4b1f      	ldr	r3, [pc, #124]	; (401c14 <USART1_init+0x88>)
  401b96:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  401b98:	200a      	movs	r0, #10
  401b9a:	4b1e      	ldr	r3, [pc, #120]	; (401c14 <USART1_init+0x88>)
  401b9c:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401b9e:	2210      	movs	r2, #16
  401ba0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401ba4:	481c      	ldr	r0, [pc, #112]	; (401c18 <USART1_init+0x8c>)
  401ba6:	4b1d      	ldr	r3, [pc, #116]	; (401c1c <USART1_init+0x90>)
  401ba8:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401baa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401bae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401bb2:	481b      	ldr	r0, [pc, #108]	; (401c20 <USART1_init+0x94>)
  401bb4:	4b19      	ldr	r3, [pc, #100]	; (401c1c <USART1_init+0x90>)
  401bb6:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401bb8:	4a1a      	ldr	r2, [pc, #104]	; (401c24 <USART1_init+0x98>)
  401bba:	4b1a      	ldr	r3, [pc, #104]	; (401c24 <USART1_init+0x98>)
  401bbc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401bc0:	f043 0310 	orr.w	r3, r3, #16
  401bc4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401bc8:	463b      	mov	r3, r7
  401bca:	2200      	movs	r2, #0
  401bcc:	601a      	str	r2, [r3, #0]
  401bce:	605a      	str	r2, [r3, #4]
  401bd0:	609a      	str	r2, [r3, #8]
  401bd2:	60da      	str	r2, [r3, #12]
  401bd4:	611a      	str	r2, [r3, #16]
  401bd6:	615a      	str	r2, [r3, #20]
  401bd8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401bdc:	603b      	str	r3, [r7, #0]
  401bde:	23c0      	movs	r3, #192	; 0xc0
  401be0:	607b      	str	r3, [r7, #4]
  401be2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401be6:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  401be8:	200e      	movs	r0, #14
  401bea:	4b0a      	ldr	r3, [pc, #40]	; (401c14 <USART1_init+0x88>)
  401bec:	4798      	blx	r3

  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401bee:	4b0e      	ldr	r3, [pc, #56]	; (401c28 <USART1_init+0x9c>)
  401bf0:	4798      	blx	r3
  401bf2:	4602      	mov	r2, r0
  401bf4:	463b      	mov	r3, r7
  401bf6:	4619      	mov	r1, r3
  401bf8:	480c      	ldr	r0, [pc, #48]	; (401c2c <USART1_init+0xa0>)
  401bfa:	4b0d      	ldr	r3, [pc, #52]	; (401c30 <USART1_init+0xa4>)
  401bfc:	4798      	blx	r3

  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401bfe:	480b      	ldr	r0, [pc, #44]	; (401c2c <USART1_init+0xa0>)
  401c00:	4b0c      	ldr	r3, [pc, #48]	; (401c34 <USART1_init+0xa8>)
  401c02:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401c04:	4809      	ldr	r0, [pc, #36]	; (401c2c <USART1_init+0xa0>)
  401c06:	4b0c      	ldr	r3, [pc, #48]	; (401c38 <USART1_init+0xac>)
  401c08:	4798      	blx	r3

	// Enable interrupts on the reciever
	//usart_enable_interrupt(USART_COM, US_IER_RXRDY);
	//NVIC_EnableIRQ(USART_COM_ID);

 }
  401c0a:	bf00      	nop
  401c0c:	3718      	adds	r7, #24
  401c0e:	46bd      	mov	sp, r7
  401c10:	bd80      	pop	{r7, pc}
  401c12:	bf00      	nop
  401c14:	0040179d 	.word	0x0040179d
  401c18:	400e1000 	.word	0x400e1000
  401c1c:	0040057d 	.word	0x0040057d
  401c20:	400e0e00 	.word	0x400e0e00
  401c24:	40088000 	.word	0x40088000
  401c28:	00401789 	.word	0x00401789
  401c2c:	40028000 	.word	0x40028000
  401c30:	00400e95 	.word	0x00400e95
  401c34:	00400f19 	.word	0x00400f19
  401c38:	00400f51 	.word	0x00400f51

00401c3c <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  401c3c:	b580      	push	{r7, lr}
  401c3e:	b084      	sub	sp, #16
  401c40:	af00      	add	r7, sp, #0
  401c42:	6078      	str	r0, [r7, #4]
	uint32_t count = 0;
  401c44:	2300      	movs	r3, #0
  401c46:	60fb      	str	r3, [r7, #12]
	while (*pstring) {
  401c48:	e00b      	b.n	401c62 <usart_puts+0x26>
		usart_putchar(USART1, *pstring);
  401c4a:	687b      	ldr	r3, [r7, #4]
  401c4c:	781b      	ldrb	r3, [r3, #0]
  401c4e:	4619      	mov	r1, r3
  401c50:	480a      	ldr	r0, [pc, #40]	; (401c7c <usart_puts+0x40>)
  401c52:	4b0b      	ldr	r3, [pc, #44]	; (401c80 <usart_puts+0x44>)
  401c54:	4798      	blx	r3
		count++;
  401c56:	68fb      	ldr	r3, [r7, #12]
  401c58:	3301      	adds	r3, #1
  401c5a:	60fb      	str	r3, [r7, #12]
		pstring++;
  401c5c:	687b      	ldr	r3, [r7, #4]
  401c5e:	3301      	adds	r3, #1
  401c60:	607b      	str	r3, [r7, #4]
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
	uint32_t count = 0;
	while (*pstring) {
  401c62:	687b      	ldr	r3, [r7, #4]
  401c64:	781b      	ldrb	r3, [r3, #0]
  401c66:	2b00      	cmp	r3, #0
  401c68:	d1ef      	bne.n	401c4a <usart_puts+0xe>
		usart_putchar(USART1, *pstring);
		count++;
		pstring++;
	}
	usart_putchar(USART1, '\n');
  401c6a:	210a      	movs	r1, #10
  401c6c:	4803      	ldr	r0, [pc, #12]	; (401c7c <usart_puts+0x40>)
  401c6e:	4b04      	ldr	r3, [pc, #16]	; (401c80 <usart_puts+0x44>)
  401c70:	4798      	blx	r3
	return count;
  401c72:	68fb      	ldr	r3, [r7, #12]
}
  401c74:	4618      	mov	r0, r3
  401c76:	3710      	adds	r7, #16
  401c78:	46bd      	mov	sp, r7
  401c7a:	bd80      	pop	{r7, pc}
  401c7c:	40028000 	.word	0x40028000
  401c80:	00400fd9 	.word	0x00400fd9

00401c84 <usart_gets_dma>:
{
	uart_xdmac_Tx(USART_XDMA_DEST_REG, (uint32_t) g_tx_buffer, g_buffer_size);
}

void usart_gets_dma(uint8_t *pstring, uint32_t n_chars)
{
  401c84:	b580      	push	{r7, lr}
  401c86:	b084      	sub	sp, #16
  401c88:	af00      	add	r7, sp, #0
  401c8a:	6078      	str	r0, [r7, #4]
  401c8c:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < n_chars; i++) {
  401c8e:	2300      	movs	r3, #0
  401c90:	60fb      	str	r3, [r7, #12]
  401c92:	e00d      	b.n	401cb0 <usart_gets_dma+0x2c>
		uint8_t c;
		usart_serial_getchar(USART1, &c);
  401c94:	f107 030b 	add.w	r3, r7, #11
  401c98:	4619      	mov	r1, r3
  401c9a:	480c      	ldr	r0, [pc, #48]	; (401ccc <usart_gets_dma+0x48>)
  401c9c:	4b0c      	ldr	r3, [pc, #48]	; (401cd0 <usart_gets_dma+0x4c>)
  401c9e:	4798      	blx	r3
		pstring[i] = c;
  401ca0:	687a      	ldr	r2, [r7, #4]
  401ca2:	68fb      	ldr	r3, [r7, #12]
  401ca4:	4413      	add	r3, r2
  401ca6:	7afa      	ldrb	r2, [r7, #11]
  401ca8:	701a      	strb	r2, [r3, #0]
	uart_xdmac_Tx(USART_XDMA_DEST_REG, (uint32_t) g_tx_buffer, g_buffer_size);
}

void usart_gets_dma(uint8_t *pstring, uint32_t n_chars)
{
	for (uint32_t i = 0; i < n_chars; i++) {
  401caa:	68fb      	ldr	r3, [r7, #12]
  401cac:	3301      	adds	r3, #1
  401cae:	60fb      	str	r3, [r7, #12]
  401cb0:	68fa      	ldr	r2, [r7, #12]
  401cb2:	683b      	ldr	r3, [r7, #0]
  401cb4:	429a      	cmp	r2, r3
  401cb6:	d3ed      	bcc.n	401c94 <usart_gets_dma+0x10>
		uint8_t c;
		usart_serial_getchar(USART1, &c);
		pstring[i] = c;
	}
	pstring[n_chars] = 0;
  401cb8:	687a      	ldr	r2, [r7, #4]
  401cba:	683b      	ldr	r3, [r7, #0]
  401cbc:	4413      	add	r3, r2
  401cbe:	2200      	movs	r2, #0
  401cc0:	701a      	strb	r2, [r3, #0]
}
  401cc2:	bf00      	nop
  401cc4:	3710      	adds	r7, #16
  401cc6:	46bd      	mov	sp, r7
  401cc8:	bd80      	pop	{r7, pc}
  401cca:	bf00      	nop
  401ccc:	40028000 	.word	0x40028000
  401cd0:	004017b9 	.word	0x004017b9

00401cd4 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401cd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401cd8:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  401cda:	4b2d      	ldr	r3, [pc, #180]	; (401d90 <main+0xbc>)
  401cdc:	4798      	blx	r3

  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401cde:	4b2d      	ldr	r3, [pc, #180]	; (401d94 <main+0xc0>)
  401ce0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ce4:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401ce6:	2001      	movs	r0, #1
  401ce8:	4b2b      	ldr	r3, [pc, #172]	; (401d98 <main+0xc4>)
  401cea:	4798      	blx	r3

  /* Configura os botes */
  BUT_init();
  401cec:	4b2b      	ldr	r3, [pc, #172]	; (401d9c <main+0xc8>)
  401cee:	4798      	blx	r3

  /* Inicializa com serial com PC*/
  USART1_init();
  401cf0:	4b2b      	ldr	r3, [pc, #172]	; (401da0 <main+0xcc>)
  401cf2:	4798      	blx	r3

  // Inicializa o XDMAC
  uart_xdmac_configure();
  401cf4:	4b2b      	ldr	r3, [pc, #172]	; (401da4 <main+0xd0>)
  401cf6:	4798      	blx	r3

  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
		uart_xdmac_Tx(USART_XDMA_DEST_REG, (uint32_t) g_tx_buffer, g_buffer_size);
  401cf8:	4b2b      	ldr	r3, [pc, #172]	; (401da8 <main+0xd4>)
  401cfa:	681b      	ldr	r3, [r3, #0]
  401cfc:	461a      	mov	r2, r3
  401cfe:	492b      	ldr	r1, [pc, #172]	; (401dac <main+0xd8>)
  401d00:	482b      	ldr	r0, [pc, #172]	; (401db0 <main+0xdc>)
  401d02:	4b2c      	ldr	r3, [pc, #176]	; (401db4 <main+0xe0>)
  401d04:	4798      	blx	r3

	while (1) {
		delay_s(1);
  401d06:	4b2c      	ldr	r3, [pc, #176]	; (401db8 <main+0xe4>)
  401d08:	4798      	blx	r3
  401d0a:	4603      	mov	r3, r0
  401d0c:	4618      	mov	r0, r3
  401d0e:	f04f 0100 	mov.w	r1, #0
  401d12:	4602      	mov	r2, r0
  401d14:	460b      	mov	r3, r1
  401d16:	ea4f 0983 	mov.w	r9, r3, lsl #2
  401d1a:	ea49 7992 	orr.w	r9, r9, r2, lsr #30
  401d1e:	ea4f 0882 	mov.w	r8, r2, lsl #2
  401d22:	4642      	mov	r2, r8
  401d24:	464b      	mov	r3, r9
  401d26:	015d      	lsls	r5, r3, #5
  401d28:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  401d2c:	0154      	lsls	r4, r2, #5
  401d2e:	1aa4      	subs	r4, r4, r2
  401d30:	eb65 0503 	sbc.w	r5, r5, r3
  401d34:	1824      	adds	r4, r4, r0
  401d36:	eb45 0501 	adc.w	r5, r5, r1
  401d3a:	ea4f 0bc5 	mov.w	fp, r5, lsl #3
  401d3e:	ea4b 7b54 	orr.w	fp, fp, r4, lsr #29
  401d42:	ea4f 0ac4 	mov.w	sl, r4, lsl #3
  401d46:	4654      	mov	r4, sl
  401d48:	465d      	mov	r5, fp
  401d4a:	4620      	mov	r0, r4
  401d4c:	4629      	mov	r1, r5
  401d4e:	f241 722b 	movw	r2, #5931	; 0x172b
  401d52:	f04f 0300 	mov.w	r3, #0
  401d56:	1880      	adds	r0, r0, r2
  401d58:	eb41 0103 	adc.w	r1, r1, r3
  401d5c:	4e17      	ldr	r6, [pc, #92]	; (401dbc <main+0xe8>)
  401d5e:	f241 722c 	movw	r2, #5932	; 0x172c
  401d62:	f04f 0300 	mov.w	r3, #0
  401d66:	47b0      	blx	r6
  401d68:	4602      	mov	r2, r0
  401d6a:	460b      	mov	r3, r1
  401d6c:	4613      	mov	r3, r2
  401d6e:	4618      	mov	r0, r3
  401d70:	4b13      	ldr	r3, [pc, #76]	; (401dc0 <main+0xec>)
  401d72:	4798      	blx	r3
		if (flag_rx) {
  401d74:	4b13      	ldr	r3, [pc, #76]	; (401dc4 <main+0xf0>)
  401d76:	781b      	ldrb	r3, [r3, #0]
  401d78:	b2db      	uxtb	r3, r3
  401d7a:	2b00      	cmp	r3, #0
  401d7c:	d0c3      	beq.n	401d06 <main+0x32>
			usart_gets_dma(bufferTX, BUFF_SIZE);
  401d7e:	2164      	movs	r1, #100	; 0x64
  401d80:	4811      	ldr	r0, [pc, #68]	; (401dc8 <main+0xf4>)
  401d82:	4b12      	ldr	r3, [pc, #72]	; (401dcc <main+0xf8>)
  401d84:	4798      	blx	r3
			flag_rx = 0;
  401d86:	4b0f      	ldr	r3, [pc, #60]	; (401dc4 <main+0xf0>)
  401d88:	2200      	movs	r2, #0
  401d8a:	701a      	strb	r2, [r3, #0]
		}
	}
  401d8c:	e7bb      	b.n	401d06 <main+0x32>
  401d8e:	bf00      	nop
  401d90:	0040049d 	.word	0x0040049d
  401d94:	400e1850 	.word	0x400e1850
  401d98:	00401b59 	.word	0x00401b59
  401d9c:	00401aed 	.word	0x00401aed
  401da0:	00401b8d 	.word	0x00401b8d
  401da4:	004019d9 	.word	0x004019d9
  401da8:	20400058 	.word	0x20400058
  401dac:	20400014 	.word	0x20400014
  401db0:	4002801c 	.word	0x4002801c
  401db4:	004019f5 	.word	0x004019f5
  401db8:	00401775 	.word	0x00401775
  401dbc:	00401dd1 	.word	0x00401dd1
  401dc0:	20400001 	.word	0x20400001
  401dc4:	20400540 	.word	0x20400540
  401dc8:	204005a8 	.word	0x204005a8
  401dcc:	00401c85 	.word	0x00401c85

00401dd0 <__aeabi_uldivmod>:
  401dd0:	b953      	cbnz	r3, 401de8 <__aeabi_uldivmod+0x18>
  401dd2:	b94a      	cbnz	r2, 401de8 <__aeabi_uldivmod+0x18>
  401dd4:	2900      	cmp	r1, #0
  401dd6:	bf08      	it	eq
  401dd8:	2800      	cmpeq	r0, #0
  401dda:	bf1c      	itt	ne
  401ddc:	f04f 31ff 	movne.w	r1, #4294967295
  401de0:	f04f 30ff 	movne.w	r0, #4294967295
  401de4:	f000 b97e 	b.w	4020e4 <__aeabi_idiv0>
  401de8:	f1ad 0c08 	sub.w	ip, sp, #8
  401dec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401df0:	f000 f806 	bl	401e00 <__udivmoddi4>
  401df4:	f8dd e004 	ldr.w	lr, [sp, #4]
  401df8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401dfc:	b004      	add	sp, #16
  401dfe:	4770      	bx	lr

00401e00 <__udivmoddi4>:
  401e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401e04:	468c      	mov	ip, r1
  401e06:	460e      	mov	r6, r1
  401e08:	4604      	mov	r4, r0
  401e0a:	9d08      	ldr	r5, [sp, #32]
  401e0c:	2b00      	cmp	r3, #0
  401e0e:	d150      	bne.n	401eb2 <__udivmoddi4+0xb2>
  401e10:	428a      	cmp	r2, r1
  401e12:	4617      	mov	r7, r2
  401e14:	d96c      	bls.n	401ef0 <__udivmoddi4+0xf0>
  401e16:	fab2 fe82 	clz	lr, r2
  401e1a:	f1be 0f00 	cmp.w	lr, #0
  401e1e:	d00b      	beq.n	401e38 <__udivmoddi4+0x38>
  401e20:	f1ce 0420 	rsb	r4, lr, #32
  401e24:	fa20 f404 	lsr.w	r4, r0, r4
  401e28:	fa01 f60e 	lsl.w	r6, r1, lr
  401e2c:	ea44 0c06 	orr.w	ip, r4, r6
  401e30:	fa02 f70e 	lsl.w	r7, r2, lr
  401e34:	fa00 f40e 	lsl.w	r4, r0, lr
  401e38:	ea4f 4917 	mov.w	r9, r7, lsr #16
  401e3c:	0c22      	lsrs	r2, r4, #16
  401e3e:	fbbc f0f9 	udiv	r0, ip, r9
  401e42:	fa1f f887 	uxth.w	r8, r7
  401e46:	fb09 c610 	mls	r6, r9, r0, ip
  401e4a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401e4e:	fb00 f308 	mul.w	r3, r0, r8
  401e52:	42b3      	cmp	r3, r6
  401e54:	d909      	bls.n	401e6a <__udivmoddi4+0x6a>
  401e56:	19f6      	adds	r6, r6, r7
  401e58:	f100 32ff 	add.w	r2, r0, #4294967295
  401e5c:	f080 8122 	bcs.w	4020a4 <__udivmoddi4+0x2a4>
  401e60:	42b3      	cmp	r3, r6
  401e62:	f240 811f 	bls.w	4020a4 <__udivmoddi4+0x2a4>
  401e66:	3802      	subs	r0, #2
  401e68:	443e      	add	r6, r7
  401e6a:	1af6      	subs	r6, r6, r3
  401e6c:	b2a2      	uxth	r2, r4
  401e6e:	fbb6 f3f9 	udiv	r3, r6, r9
  401e72:	fb09 6613 	mls	r6, r9, r3, r6
  401e76:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401e7a:	fb03 f808 	mul.w	r8, r3, r8
  401e7e:	45a0      	cmp	r8, r4
  401e80:	d909      	bls.n	401e96 <__udivmoddi4+0x96>
  401e82:	19e4      	adds	r4, r4, r7
  401e84:	f103 32ff 	add.w	r2, r3, #4294967295
  401e88:	f080 810a 	bcs.w	4020a0 <__udivmoddi4+0x2a0>
  401e8c:	45a0      	cmp	r8, r4
  401e8e:	f240 8107 	bls.w	4020a0 <__udivmoddi4+0x2a0>
  401e92:	3b02      	subs	r3, #2
  401e94:	443c      	add	r4, r7
  401e96:	ebc8 0404 	rsb	r4, r8, r4
  401e9a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401e9e:	2100      	movs	r1, #0
  401ea0:	2d00      	cmp	r5, #0
  401ea2:	d062      	beq.n	401f6a <__udivmoddi4+0x16a>
  401ea4:	fa24 f40e 	lsr.w	r4, r4, lr
  401ea8:	2300      	movs	r3, #0
  401eaa:	602c      	str	r4, [r5, #0]
  401eac:	606b      	str	r3, [r5, #4]
  401eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401eb2:	428b      	cmp	r3, r1
  401eb4:	d907      	bls.n	401ec6 <__udivmoddi4+0xc6>
  401eb6:	2d00      	cmp	r5, #0
  401eb8:	d055      	beq.n	401f66 <__udivmoddi4+0x166>
  401eba:	2100      	movs	r1, #0
  401ebc:	e885 0041 	stmia.w	r5, {r0, r6}
  401ec0:	4608      	mov	r0, r1
  401ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ec6:	fab3 f183 	clz	r1, r3
  401eca:	2900      	cmp	r1, #0
  401ecc:	f040 8090 	bne.w	401ff0 <__udivmoddi4+0x1f0>
  401ed0:	42b3      	cmp	r3, r6
  401ed2:	d302      	bcc.n	401eda <__udivmoddi4+0xda>
  401ed4:	4282      	cmp	r2, r0
  401ed6:	f200 80f8 	bhi.w	4020ca <__udivmoddi4+0x2ca>
  401eda:	1a84      	subs	r4, r0, r2
  401edc:	eb66 0603 	sbc.w	r6, r6, r3
  401ee0:	2001      	movs	r0, #1
  401ee2:	46b4      	mov	ip, r6
  401ee4:	2d00      	cmp	r5, #0
  401ee6:	d040      	beq.n	401f6a <__udivmoddi4+0x16a>
  401ee8:	e885 1010 	stmia.w	r5, {r4, ip}
  401eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ef0:	b912      	cbnz	r2, 401ef8 <__udivmoddi4+0xf8>
  401ef2:	2701      	movs	r7, #1
  401ef4:	fbb7 f7f2 	udiv	r7, r7, r2
  401ef8:	fab7 fe87 	clz	lr, r7
  401efc:	f1be 0f00 	cmp.w	lr, #0
  401f00:	d135      	bne.n	401f6e <__udivmoddi4+0x16e>
  401f02:	1bf3      	subs	r3, r6, r7
  401f04:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401f08:	fa1f fc87 	uxth.w	ip, r7
  401f0c:	2101      	movs	r1, #1
  401f0e:	fbb3 f0f8 	udiv	r0, r3, r8
  401f12:	0c22      	lsrs	r2, r4, #16
  401f14:	fb08 3610 	mls	r6, r8, r0, r3
  401f18:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401f1c:	fb0c f300 	mul.w	r3, ip, r0
  401f20:	42b3      	cmp	r3, r6
  401f22:	d907      	bls.n	401f34 <__udivmoddi4+0x134>
  401f24:	19f6      	adds	r6, r6, r7
  401f26:	f100 32ff 	add.w	r2, r0, #4294967295
  401f2a:	d202      	bcs.n	401f32 <__udivmoddi4+0x132>
  401f2c:	42b3      	cmp	r3, r6
  401f2e:	f200 80ce 	bhi.w	4020ce <__udivmoddi4+0x2ce>
  401f32:	4610      	mov	r0, r2
  401f34:	1af6      	subs	r6, r6, r3
  401f36:	b2a2      	uxth	r2, r4
  401f38:	fbb6 f3f8 	udiv	r3, r6, r8
  401f3c:	fb08 6613 	mls	r6, r8, r3, r6
  401f40:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401f44:	fb0c fc03 	mul.w	ip, ip, r3
  401f48:	45a4      	cmp	ip, r4
  401f4a:	d907      	bls.n	401f5c <__udivmoddi4+0x15c>
  401f4c:	19e4      	adds	r4, r4, r7
  401f4e:	f103 32ff 	add.w	r2, r3, #4294967295
  401f52:	d202      	bcs.n	401f5a <__udivmoddi4+0x15a>
  401f54:	45a4      	cmp	ip, r4
  401f56:	f200 80b5 	bhi.w	4020c4 <__udivmoddi4+0x2c4>
  401f5a:	4613      	mov	r3, r2
  401f5c:	ebcc 0404 	rsb	r4, ip, r4
  401f60:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401f64:	e79c      	b.n	401ea0 <__udivmoddi4+0xa0>
  401f66:	4629      	mov	r1, r5
  401f68:	4628      	mov	r0, r5
  401f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f6e:	f1ce 0120 	rsb	r1, lr, #32
  401f72:	fa06 f30e 	lsl.w	r3, r6, lr
  401f76:	fa07 f70e 	lsl.w	r7, r7, lr
  401f7a:	fa20 f901 	lsr.w	r9, r0, r1
  401f7e:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401f82:	40ce      	lsrs	r6, r1
  401f84:	ea49 0903 	orr.w	r9, r9, r3
  401f88:	fbb6 faf8 	udiv	sl, r6, r8
  401f8c:	ea4f 4419 	mov.w	r4, r9, lsr #16
  401f90:	fb08 661a 	mls	r6, r8, sl, r6
  401f94:	fa1f fc87 	uxth.w	ip, r7
  401f98:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  401f9c:	fb0a f20c 	mul.w	r2, sl, ip
  401fa0:	429a      	cmp	r2, r3
  401fa2:	fa00 f40e 	lsl.w	r4, r0, lr
  401fa6:	d90a      	bls.n	401fbe <__udivmoddi4+0x1be>
  401fa8:	19db      	adds	r3, r3, r7
  401faa:	f10a 31ff 	add.w	r1, sl, #4294967295
  401fae:	f080 8087 	bcs.w	4020c0 <__udivmoddi4+0x2c0>
  401fb2:	429a      	cmp	r2, r3
  401fb4:	f240 8084 	bls.w	4020c0 <__udivmoddi4+0x2c0>
  401fb8:	f1aa 0a02 	sub.w	sl, sl, #2
  401fbc:	443b      	add	r3, r7
  401fbe:	1a9b      	subs	r3, r3, r2
  401fc0:	fa1f f989 	uxth.w	r9, r9
  401fc4:	fbb3 f1f8 	udiv	r1, r3, r8
  401fc8:	fb08 3311 	mls	r3, r8, r1, r3
  401fcc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  401fd0:	fb01 f60c 	mul.w	r6, r1, ip
  401fd4:	429e      	cmp	r6, r3
  401fd6:	d907      	bls.n	401fe8 <__udivmoddi4+0x1e8>
  401fd8:	19db      	adds	r3, r3, r7
  401fda:	f101 32ff 	add.w	r2, r1, #4294967295
  401fde:	d26b      	bcs.n	4020b8 <__udivmoddi4+0x2b8>
  401fe0:	429e      	cmp	r6, r3
  401fe2:	d969      	bls.n	4020b8 <__udivmoddi4+0x2b8>
  401fe4:	3902      	subs	r1, #2
  401fe6:	443b      	add	r3, r7
  401fe8:	1b9b      	subs	r3, r3, r6
  401fea:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  401fee:	e78e      	b.n	401f0e <__udivmoddi4+0x10e>
  401ff0:	f1c1 0e20 	rsb	lr, r1, #32
  401ff4:	fa22 f40e 	lsr.w	r4, r2, lr
  401ff8:	408b      	lsls	r3, r1
  401ffa:	4323      	orrs	r3, r4
  401ffc:	fa20 f70e 	lsr.w	r7, r0, lr
  402000:	fa06 f401 	lsl.w	r4, r6, r1
  402004:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402008:	fa26 f60e 	lsr.w	r6, r6, lr
  40200c:	433c      	orrs	r4, r7
  40200e:	fbb6 f9fc 	udiv	r9, r6, ip
  402012:	0c27      	lsrs	r7, r4, #16
  402014:	fb0c 6619 	mls	r6, ip, r9, r6
  402018:	fa1f f883 	uxth.w	r8, r3
  40201c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  402020:	fb09 f708 	mul.w	r7, r9, r8
  402024:	42b7      	cmp	r7, r6
  402026:	fa02 f201 	lsl.w	r2, r2, r1
  40202a:	fa00 fa01 	lsl.w	sl, r0, r1
  40202e:	d908      	bls.n	402042 <__udivmoddi4+0x242>
  402030:	18f6      	adds	r6, r6, r3
  402032:	f109 30ff 	add.w	r0, r9, #4294967295
  402036:	d241      	bcs.n	4020bc <__udivmoddi4+0x2bc>
  402038:	42b7      	cmp	r7, r6
  40203a:	d93f      	bls.n	4020bc <__udivmoddi4+0x2bc>
  40203c:	f1a9 0902 	sub.w	r9, r9, #2
  402040:	441e      	add	r6, r3
  402042:	1bf6      	subs	r6, r6, r7
  402044:	b2a0      	uxth	r0, r4
  402046:	fbb6 f4fc 	udiv	r4, r6, ip
  40204a:	fb0c 6614 	mls	r6, ip, r4, r6
  40204e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  402052:	fb04 f808 	mul.w	r8, r4, r8
  402056:	45b8      	cmp	r8, r7
  402058:	d907      	bls.n	40206a <__udivmoddi4+0x26a>
  40205a:	18ff      	adds	r7, r7, r3
  40205c:	f104 30ff 	add.w	r0, r4, #4294967295
  402060:	d228      	bcs.n	4020b4 <__udivmoddi4+0x2b4>
  402062:	45b8      	cmp	r8, r7
  402064:	d926      	bls.n	4020b4 <__udivmoddi4+0x2b4>
  402066:	3c02      	subs	r4, #2
  402068:	441f      	add	r7, r3
  40206a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  40206e:	ebc8 0707 	rsb	r7, r8, r7
  402072:	fba0 8902 	umull	r8, r9, r0, r2
  402076:	454f      	cmp	r7, r9
  402078:	4644      	mov	r4, r8
  40207a:	464e      	mov	r6, r9
  40207c:	d314      	bcc.n	4020a8 <__udivmoddi4+0x2a8>
  40207e:	d029      	beq.n	4020d4 <__udivmoddi4+0x2d4>
  402080:	b365      	cbz	r5, 4020dc <__udivmoddi4+0x2dc>
  402082:	ebba 0304 	subs.w	r3, sl, r4
  402086:	eb67 0706 	sbc.w	r7, r7, r6
  40208a:	fa07 fe0e 	lsl.w	lr, r7, lr
  40208e:	40cb      	lsrs	r3, r1
  402090:	40cf      	lsrs	r7, r1
  402092:	ea4e 0303 	orr.w	r3, lr, r3
  402096:	e885 0088 	stmia.w	r5, {r3, r7}
  40209a:	2100      	movs	r1, #0
  40209c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4020a0:	4613      	mov	r3, r2
  4020a2:	e6f8      	b.n	401e96 <__udivmoddi4+0x96>
  4020a4:	4610      	mov	r0, r2
  4020a6:	e6e0      	b.n	401e6a <__udivmoddi4+0x6a>
  4020a8:	ebb8 0402 	subs.w	r4, r8, r2
  4020ac:	eb69 0603 	sbc.w	r6, r9, r3
  4020b0:	3801      	subs	r0, #1
  4020b2:	e7e5      	b.n	402080 <__udivmoddi4+0x280>
  4020b4:	4604      	mov	r4, r0
  4020b6:	e7d8      	b.n	40206a <__udivmoddi4+0x26a>
  4020b8:	4611      	mov	r1, r2
  4020ba:	e795      	b.n	401fe8 <__udivmoddi4+0x1e8>
  4020bc:	4681      	mov	r9, r0
  4020be:	e7c0      	b.n	402042 <__udivmoddi4+0x242>
  4020c0:	468a      	mov	sl, r1
  4020c2:	e77c      	b.n	401fbe <__udivmoddi4+0x1be>
  4020c4:	3b02      	subs	r3, #2
  4020c6:	443c      	add	r4, r7
  4020c8:	e748      	b.n	401f5c <__udivmoddi4+0x15c>
  4020ca:	4608      	mov	r0, r1
  4020cc:	e70a      	b.n	401ee4 <__udivmoddi4+0xe4>
  4020ce:	3802      	subs	r0, #2
  4020d0:	443e      	add	r6, r7
  4020d2:	e72f      	b.n	401f34 <__udivmoddi4+0x134>
  4020d4:	45c2      	cmp	sl, r8
  4020d6:	d3e7      	bcc.n	4020a8 <__udivmoddi4+0x2a8>
  4020d8:	463e      	mov	r6, r7
  4020da:	e7d1      	b.n	402080 <__udivmoddi4+0x280>
  4020dc:	4629      	mov	r1, r5
  4020de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4020e2:	bf00      	nop

004020e4 <__aeabi_idiv0>:
  4020e4:	4770      	bx	lr
  4020e6:	bf00      	nop

004020e8 <__libc_init_array>:
  4020e8:	b570      	push	{r4, r5, r6, lr}
  4020ea:	4e0f      	ldr	r6, [pc, #60]	; (402128 <__libc_init_array+0x40>)
  4020ec:	4d0f      	ldr	r5, [pc, #60]	; (40212c <__libc_init_array+0x44>)
  4020ee:	1b76      	subs	r6, r6, r5
  4020f0:	10b6      	asrs	r6, r6, #2
  4020f2:	bf18      	it	ne
  4020f4:	2400      	movne	r4, #0
  4020f6:	d005      	beq.n	402104 <__libc_init_array+0x1c>
  4020f8:	3401      	adds	r4, #1
  4020fa:	f855 3b04 	ldr.w	r3, [r5], #4
  4020fe:	4798      	blx	r3
  402100:	42a6      	cmp	r6, r4
  402102:	d1f9      	bne.n	4020f8 <__libc_init_array+0x10>
  402104:	4e0a      	ldr	r6, [pc, #40]	; (402130 <__libc_init_array+0x48>)
  402106:	4d0b      	ldr	r5, [pc, #44]	; (402134 <__libc_init_array+0x4c>)
  402108:	1b76      	subs	r6, r6, r5
  40210a:	f000 f88f 	bl	40222c <_init>
  40210e:	10b6      	asrs	r6, r6, #2
  402110:	bf18      	it	ne
  402112:	2400      	movne	r4, #0
  402114:	d006      	beq.n	402124 <__libc_init_array+0x3c>
  402116:	3401      	adds	r4, #1
  402118:	f855 3b04 	ldr.w	r3, [r5], #4
  40211c:	4798      	blx	r3
  40211e:	42a6      	cmp	r6, r4
  402120:	d1f9      	bne.n	402116 <__libc_init_array+0x2e>
  402122:	bd70      	pop	{r4, r5, r6, pc}
  402124:	bd70      	pop	{r4, r5, r6, pc}
  402126:	bf00      	nop
  402128:	00402238 	.word	0x00402238
  40212c:	00402238 	.word	0x00402238
  402130:	00402240 	.word	0x00402240
  402134:	00402238 	.word	0x00402238

00402138 <register_fini>:
  402138:	4b02      	ldr	r3, [pc, #8]	; (402144 <register_fini+0xc>)
  40213a:	b113      	cbz	r3, 402142 <register_fini+0xa>
  40213c:	4802      	ldr	r0, [pc, #8]	; (402148 <register_fini+0x10>)
  40213e:	f000 b805 	b.w	40214c <atexit>
  402142:	4770      	bx	lr
  402144:	00000000 	.word	0x00000000
  402148:	00402159 	.word	0x00402159

0040214c <atexit>:
  40214c:	2300      	movs	r3, #0
  40214e:	4601      	mov	r1, r0
  402150:	461a      	mov	r2, r3
  402152:	4618      	mov	r0, r3
  402154:	f000 b814 	b.w	402180 <__register_exitproc>

00402158 <__libc_fini_array>:
  402158:	b538      	push	{r3, r4, r5, lr}
  40215a:	4d07      	ldr	r5, [pc, #28]	; (402178 <__libc_fini_array+0x20>)
  40215c:	4c07      	ldr	r4, [pc, #28]	; (40217c <__libc_fini_array+0x24>)
  40215e:	1b2c      	subs	r4, r5, r4
  402160:	10a4      	asrs	r4, r4, #2
  402162:	d005      	beq.n	402170 <__libc_fini_array+0x18>
  402164:	3c01      	subs	r4, #1
  402166:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40216a:	4798      	blx	r3
  40216c:	2c00      	cmp	r4, #0
  40216e:	d1f9      	bne.n	402164 <__libc_fini_array+0xc>
  402170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402174:	f000 b864 	b.w	402240 <_fini>
  402178:	00402250 	.word	0x00402250
  40217c:	0040224c 	.word	0x0040224c

00402180 <__register_exitproc>:
  402180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402184:	4c25      	ldr	r4, [pc, #148]	; (40221c <__register_exitproc+0x9c>)
  402186:	6825      	ldr	r5, [r4, #0]
  402188:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40218c:	4606      	mov	r6, r0
  40218e:	4688      	mov	r8, r1
  402190:	4692      	mov	sl, r2
  402192:	4699      	mov	r9, r3
  402194:	b3c4      	cbz	r4, 402208 <__register_exitproc+0x88>
  402196:	6860      	ldr	r0, [r4, #4]
  402198:	281f      	cmp	r0, #31
  40219a:	dc17      	bgt.n	4021cc <__register_exitproc+0x4c>
  40219c:	1c43      	adds	r3, r0, #1
  40219e:	b176      	cbz	r6, 4021be <__register_exitproc+0x3e>
  4021a0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4021a4:	2201      	movs	r2, #1
  4021a6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4021aa:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4021ae:	4082      	lsls	r2, r0
  4021b0:	4311      	orrs	r1, r2
  4021b2:	2e02      	cmp	r6, #2
  4021b4:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4021b8:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4021bc:	d01e      	beq.n	4021fc <__register_exitproc+0x7c>
  4021be:	3002      	adds	r0, #2
  4021c0:	6063      	str	r3, [r4, #4]
  4021c2:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4021c6:	2000      	movs	r0, #0
  4021c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021cc:	4b14      	ldr	r3, [pc, #80]	; (402220 <__register_exitproc+0xa0>)
  4021ce:	b303      	cbz	r3, 402212 <__register_exitproc+0x92>
  4021d0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4021d4:	f3af 8000 	nop.w
  4021d8:	4604      	mov	r4, r0
  4021da:	b1d0      	cbz	r0, 402212 <__register_exitproc+0x92>
  4021dc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4021e0:	2700      	movs	r7, #0
  4021e2:	e880 0088 	stmia.w	r0, {r3, r7}
  4021e6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4021ea:	4638      	mov	r0, r7
  4021ec:	2301      	movs	r3, #1
  4021ee:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4021f2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4021f6:	2e00      	cmp	r6, #0
  4021f8:	d0e1      	beq.n	4021be <__register_exitproc+0x3e>
  4021fa:	e7d1      	b.n	4021a0 <__register_exitproc+0x20>
  4021fc:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  402200:	430a      	orrs	r2, r1
  402202:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  402206:	e7da      	b.n	4021be <__register_exitproc+0x3e>
  402208:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40220c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402210:	e7c1      	b.n	402196 <__register_exitproc+0x16>
  402212:	f04f 30ff 	mov.w	r0, #4294967295
  402216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40221a:	bf00      	nop
  40221c:	00402228 	.word	0x00402228
  402220:	00000000 	.word	0x00000000
  402224:	00000043 	.word	0x00000043

00402228 <_global_impure_ptr>:
  402228:	20400060                                `.@ 

0040222c <_init>:
  40222c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40222e:	bf00      	nop
  402230:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402232:	bc08      	pop	{r3}
  402234:	469e      	mov	lr, r3
  402236:	4770      	bx	lr

00402238 <__init_array_start>:
  402238:	00402139 	.word	0x00402139

0040223c <__frame_dummy_init_array_entry>:
  40223c:	00400165                                e.@.

00402240 <_fini>:
  402240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402242:	bf00      	nop
  402244:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402246:	bc08      	pop	{r3}
  402248:	469e      	mov	lr, r3
  40224a:	4770      	bx	lr

0040224c <__fini_array_start>:
  40224c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d                                   ..=.

20400014 <g_tx_buffer>:
20400014:	6854 7369 6920 2073 656d 7373 6761 2065     This is message 
20400024:	7266 6d6f 5520 4153 5452 6d20 7361 6574     from USART maste
20400034:	0972 0909 0909 7409 6172 736e 6566 7272     r......transferr
20400044:	6465 6220 2079 4458 414d 2043 6574 7473     ed by XDMAC test
20400054:	0a20 0000                                    ...

20400058 <g_buffer_size>:
20400058:	0043 0000 0000 0000                         C.......

20400060 <impure_data>:
20400060:	0000 0000 034c 2040 03b4 2040 041c 2040     ....L.@ ..@ ..@ 
	...
20400094:	2224 0040 0000 0000 0000 0000 0000 0000     $"@.............
	...
20400108:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400118:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
