# do OACLE2.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main
# 
# Top level modules:
# 	main
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_vlg_sample_tst
# -- Compiling module main_vlg_check_tst
# -- Compiling module main_vlg_vec_tst
# 
# Top level modules:
# 	main_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.main_vlg_vec_tst 
# Loading work.main_vlg_vec_tst
# Loading work.main
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_mac_out
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_jtag
# Loading cycloneii_ver.cycloneii_mac_mult
# Loading cycloneii_ver.cycloneii_mac_data_reg
# Loading cycloneii_ver.cycloneii_mac_sign_reg
# Loading cycloneii_ver.cycloneii_mac_mult_internal
# Loading work.main_vlg_sample_tst
# Loading work.main_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from OACLE2_v.sdo
# ** Warning: (vsim-3017) OACLE2.vt(6224): [TFMPC] - Too few port connections. Expected 21, found 17.
# 
#         Region: /main_vlg_vec_tst/i1
# ** Warning: (vsim-3722) OACLE2.vt(6224): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) OACLE2.vt(6224): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) OACLE2.vt(6224): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) OACLE2.vt(6224): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) c:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from OACLE2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_vec_tst File: OACLE2.vt
# Simulation passed !
# ** Note: $finish    : OACLE2.vt(6176)
#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst/tb_out
