{"vcs1":{"timestamp_begin":1747331673.927744451, "rt":8.09, "ut":8.19, "st":0.60}}
{"vcselab":{"timestamp_begin":1747331682.099440169, "rt":0.38, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1747331682.534448382, "rt":0.44, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747331673.304085972}
{"VCS_COMP_START_TIME": 1747331673.304085972}
{"VCS_COMP_END_TIME": 1747331683.125666516}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 484236}}
{"vcselab": {"peak_mem": 183884}}
