// Seed: 3581717502
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2 - id_2 == -1 == -1'd0;
endmodule
module module_1 (
    id_1[-1 :-1],
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  inout logic [7:0] id_1;
  if (-1) id_4("", 1 | 1, "");
  else id_5 : assert property (@(negedge -1'b0 + id_3 or posedge id_4) id_1) id_4 <= -1;
endmodule
