<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Code · Sankalpa Hota</title>
  <meta name="description" content="Open source and course work. Verilog, RTL, PCIe, crypto." />
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link href="https://fonts.googleapis.com/css2?family=Cormorant+Garamond:ital,wght@0,400;0,600;1,400&family=DM+Sans:wght@400;500&display=swap" rel="stylesheet" />
  <link rel="stylesheet" href="css/main.css" />
</head>
<body>
  <div class="page">
    <div id="site-header-placeholder"></div>
    <main id="main">
      <h1 class="page-title">Code</h1>
      <p class="page-lead">Things I've shipped. Open by default.</p>

      <section class="section">
        <!-- Update: add/remove repo cards; keep repo-card class and repo-name, repo-desc, repo-lang -->
        <div class="repo-grid">
          <a href="https://github.com/Sankalpa-Hota/RTL_IN_VERILOG" target="_blank" rel="noopener" class="repo-card">
            <span class="repo-name">RTL_IN_VERILOG</span>
            <span class="repo-desc">RTL blocks from basic to advanced design</span>
            <span class="repo-lang">Verilog</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/VLSI_PCIe" target="_blank" rel="noopener" class="repo-card">
            <span class="repo-name">VLSI_PCIe</span>
            <span class="repo-desc">Verilog PCIe Endpoint: Physical, Data Link, Transaction layers; link training, DLLP/TLP, BAR, AXI; FPGA synthesis & testbenches</span>
            <span class="repo-lang">Verilog</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/4-TAP-FIR-FILTER" target="_blank" rel="noopener" class="repo-card">
            <span class="repo-name">4-TAP-FIR-FILTER</span>
            <span class="repo-desc">4-tap FIR filter design</span>
            <span class="repo-lang">SystemVerilog</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/Chacha20-Poly1305-Memory-Processing" target="_blank" rel="noopener" class="repo-card">
            <span class="repo-name">Chacha20-Poly1305-Memory-Processing</span>
            <span class="repo-desc">In-memory processing for memory architectures and data encryption</span>
            <span class="repo-lang">Verilog</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota/semiconductor-physics-tool" target="_blank" rel="noopener" class="repo-card">
            <span class="repo-name">semiconductor-physics-tool</span>
            <span class="repo-desc">Interactive web app (Flask, Plotly, Python): Fermi-Dirac, Drude, phonon, Kronig-Penney, reciprocal lattice</span>
            <span class="repo-lang">Python</span>
          </a>
          <a href="https://github.com/Sankalpa-Hota" target="_blank" rel="noopener" class="repo-card repo-card-more">
            <span class="repo-name">View all on GitHub →</span>
          </a>
        </div>
      </section>
    </main>
    <div id="site-footer-placeholder"></div>
  </div>
  <script src="js/layout.js"></script>
  <script src="js/scroll-header.js"></script>
  <script src="js/data/knowledge.js"></script>
  <script src="js/chatbot.js"></script>
</body>
</html>
