Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_min.db'
##########################################################################################
# Variables common to all RM scripts
# Script: common_setup.tcl
# Version: C-2009.06 (June 29, 2009)
# Copyright (C) 2007-2009 Synopsys All rights reserved.
##########################################################################################
#set DESIGN_NAME                   ""  ;#  The name of the top-level design
#set DESIGN_REF_DATA_PATH          ""  ;#  Absolute path prefix variable for library/design data.
#  Use this variable to prefix the common absolute path to 
#  the common variables defined below.
#  Absolute paths are mandatory for hierarchical RM flow.
##########################################################################################
# Library Setup Variables
##########################################################################################
# For the following variables, use a blank space to separate multiple entries
# Example: set TARGET_LIBRARY_FILES "lib1.db lib2.db lib3.db"
set MW_POWER_NET                "VDD" ;#
set MW_POWER_PORT               "VDD" ;#
set MW_GROUND_NET               "VSS" ;#
set MW_GROUND_PORT              "VSS" ;#
set MIN_ROUTING_LAYER            ""   ;# Min routing layer
set MAX_ROUTING_LAYER            ""   ;# Max routing layer
set LIBRARY_DONT_USE_FILE        ""   ;# Tcl file with library modifications for dont_use

I am ready...



icc_shell> open_mw_cel orca_lib.mw
Warning: Tries to open a Milkyway library whose name is the current working directory. (MWUI-136)
Error: Cannot open library  for write. (MW-006)
icc_shell> open_mw_cel orca_lib.mw
Warning: Tries to open a Milkyway library whose name is the current working directory. (MWUI-136)
Error: Cannot open library  for write. (MW-006)
icc_shell> open_mw_lib orca_lib.mw
{orca_lib.mw}
icc_shell> copy_mw_cel -from clock_opt_route -to signal_route
1
icc_shell> open_mw_cel signal_route
Warning: The library '/home/crazy/Work/IC_Compiler_2010.12-SP2/lab5_route/orca_lib.mw' contains cells with older data model versions and must be updated with the convert_mw_lib command. (MW-308)
Information: Performing CEL data model conversion. (MW-310)
Warning: The cell signal_route.CEL contains following references of child macro cells which need to be converted: 
ram16x128.CEL   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram16x128.FRAM  /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram8x64.FRAM    /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
ram8x64.CEL     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
 (MW-365)
Information: Performing data model conversion on cell "signal_route.CEL". (MW-312)
Information: The cell's data model has been updated from version 5.1 to 8.1. (MW-300)
Information: Cannot enable UPF tracking feature for a design that is created by disabling the UPF tracking feature. (MV-774)
Information: Opened "signal_route.CEL;1" from "/home/crazy/Work/IC_Compiler_2010.12-SP2/lab5_route/orca_lib.mw" library. (MWUI-068)
{signal_route}
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> source scripts/common_optimization_settings_icc.tcl
        Loading :        /home/crazy/Work/IC_Compiler_2010.12-SP2/lab5_route/scripts/common_optimization_settings_icc.tcl
Loading db file '/opt/synopsys/icc_2016/libraries/syn/gtech.db'
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {sc_max.db}. (MWDC-290)

  Linking design 'ORCA_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (75 designs)              signal_route.CEL, etc
  cb13fs120_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db

# GUI Debug: Building dc from empty. -- Time: 2sec 806ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Warning: Starting with version 2011.09, the set_power_options command will no longer be supported. (OBS-001)
Error: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
Warning: Starting with version 2011.09, the set_power_options command will no longer be supported. (OBS-001)
Error: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
Using operating conditions 'cb13fs120_tsmc_max' found in library 'cb13fs120_tsmc_max'.
Using operating conditions 'cb13fs120_tsmc_min' found in library 'cb13fs120_tsmc_min'.
icc_shell> source scripts/common_placement_settings.tcl
        Loading :        /home/crazy/Work/IC_Compiler_2010.12-SP2/lab5_route/scripts/common_placement_settings.tcl
Error: Variable 'placer_soft_keepout_channel_width' is not an application variable. Using Tcl global variable. (CMD-104)
 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sat May 13 19:27:14 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial       ---         ---       via additive      ---
METAL3     partial       ---         ---       via additive      ---
METAL4     partial       ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---

Route types considered:
           pg ring, pg strap, pg macro io pin connection, clock ring
           clock strap, path

--------------------------------------------------------------------
icc_shell> source scripts/common_post_cts_timing_settings.tcl
        Loading :                /home/crazy/Work/IC_Compiler_2010.12-SP2/lab5_route/scripts/common_post_cts_timing_settings.tcl
icc_shell> source scripts/common_route_si_settings_zrt_icc.tcl
        Loading :                /home/crazy/Work/IC_Compiler_2010.12-SP2/lab5_route/scripts/common_route_si_settings_zrt_icc.tcl
Information: Existing back annotation will be deleted.   (UID-1006)
Information: Min delta delay is on by default. (SI-140)
Error: value not specified for option '-arnoldi_effort' (CMD-008)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
SCRIPT-Info : Turning off antenna fixing
1
icc_shell> all_ideal_nets
icc_shell> all_high_fanout -nets -threshold 100
{scan_en sys_rst_n sdram_rst_n pci_rst_n n32 n34 n36 n35 I_SDRAM_TOP/n18 I_BLENDER_1/n37}
icc_shell> check_legality
  Loading design 'ORCA_TOP'


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    1111 pre-routes for placement blockage/checking
    1111 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 576 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 214801.5
  Total fixed cell area: 215838.3
  Total physical cell area: 430639.9
  Core area: (20000 20000 731350 728480)
1
icc_shell> verify_pg_nets
Create error cell signal_route.err ...
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
Checking [VSS]:
        There are no floating shapes
  pin (I_RISC_CORE/I_REG_FILE/bufbd2_G1B1I5,VSS) not connected
        ERROR: There are 1 floating pins
	@@Error found in VSS
Checking [VDD]:
        There are no floating shapes
  pin (I_RISC_CORE/bufbd4_G1B1I2,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U2,VDD) not connected
  pin (I_RISC_CORE/bufbdf_G1B1I1,VDD) not connected
  pin (I_BLENDER_1/mult_50_L43980_C203_I3/U737,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U146,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U82,VDD) not connected
  pin (I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/add_37/U1_1_2,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U104,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U87,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U88,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U81,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U83,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U84,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U85,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U74,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U75,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U76,VDD) not connected
  pin (I_RISC_CORE/I_REG_FILE/bufbd2_G1B1I5,VDD) not connected
  pin (I_RISC_CORE/I_ALU/add_1_root_add_80_2/U59,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U75,VDD) not connected
  pin (I_RISC_CORE/I_REG_FILE/U3,VDD) not connected
  pin (I_RISC_CORE/I_ALU/add_1_root_add_80_2/U111,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U143,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U148,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U168,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U147,VDD) not connected
  pin (I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U62,VDD) not connected
  pin (I_RISC_CORE/I_ALU/add_77/U61,VDD) not connected
  pin (I_RISC_CORE/I_ALU/add_1_root_add_80_2/U58,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U124,VDD) not connected
  pin (I_RISC_CORE/I_ALU/add_1_root_add_80_2/U122,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U122,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U131,VDD) not connected
  pin (I_RISC_CORE/I_ALU/sub_89/U132,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U65,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U64,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U61,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/U59,VDD) not connected
  pin (I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg_6__1_,VDD) not connected
  pin (I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg_2__1_,VDD) not connected
  pin (I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg_0__1_,VDD) not connected
  pin (I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/Stack_Mem_reg_1__1_,VDD) not connected
  pin (I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg_3_,VDD) not connected
  pin (I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg_14_,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg_8_,VDD) not connected
  pin (I_RISC_CORE/I_ALU/Lachd_Result_reg_2_,VDD) not connected
  pin (I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg_14_,VDD) not connected
  pin (I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U73,VDD) not connected
        ERROR: There are 48 floating pins
	@@Error found in VDD
Checked 2 nets, 2 have Errors
Update error cell ...
1
icc_shell> 
Information: Opened "signal_route.err;1" from "/home/crazy/Work/IC_Compiler_2010.12-SP2/lab5_route/orca_lib.mw" library. (MWUI-068)
icc_shell> preroute_standard_cells -remove_floating_pieces
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((373.650 27.085) (379.725 27.675)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 30.925) (375.325 31.215)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 34.465) (379.725 35.055)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 38.305) (375.325 38.595)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 41.845) (379.725 42.435)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 45.685) (375.325 45.975)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 49.225) (379.725 49.815)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 53.065) (375.325 53.355)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 56.605) (379.725 57.195)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 60.445) (375.325 60.735)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 63.985) (379.725 64.575)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 134.245) (375.325 134.535)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 137.785) (379.725 138.375)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 636.130) (61.730 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 636.130) (61.730 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 636.130) (61.730 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 636.130) (114.260 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 636.130) (114.260 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 636.130) (114.260 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 636.130) (166.280 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 636.130) (166.280 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 636.130) (166.280 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 636.130) (218.810 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 636.130) (218.810 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 636.130) (218.810 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 634.580) (231.495 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 636.130) (689.000 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((674.115 634.580) (749.630 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 636.130) (689.000 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((674.115 634.580) (749.630 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 636.130) (689.000 636.330)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((674.115 634.580) (749.630 638.580)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
 [10.14%]  
Warning: wire dropped because obstruction, ((674.135 728.030) (678.090 728.620)) (Net: VSS) (Layer: METAL [14]) is blocked by ((678.125 727.880) (678.405 728.170)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((674.135 728.030) (678.090 728.620)) (Net: VSS) (Layer: METAL [14]) is blocked by ((678.125 727.880) (678.405 728.170)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((674.135 728.030) (678.090 728.620)) (Net: VSS) (Layer: METAL [14]) is blocked by ((678.125 727.880) (678.405 728.170)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.775 19.860) (379.725 20.450)) (Net: VSS) (Layer: METAL [14]) is blocked by ((379.745 20.550) (379.905 20.815)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 23.545) (375.325 23.835)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 23.240) (381.905 23.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 23.395) (381.905 23.985)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 23.240) (381.905 23.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 23.395) (381.905 23.985)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 23.240) (381.905 23.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 23.395) (381.905 23.985)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 23.240) (381.905 23.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 23.395) (381.905 23.985)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 71.365) (379.725 71.955)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 75.205) (375.325 75.495)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 67.825) (375.325 68.115)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 86.125) (379.725 86.715)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 89.965) (375.325 90.255)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 78.745) (379.725 79.335)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 82.585) (375.325 82.875)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 93.505) (379.725 94.095)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 97.345) (375.325 97.635)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 100.885) (379.725 101.475)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 104.725) (375.325 105.015)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 112.105) (375.325 112.395)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 111.800) (381.905 112.390)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 111.955) (381.905 112.545)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 111.800) (381.905 112.390)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 111.955) (381.905 112.545)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 111.800) (381.905 112.390)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 111.955) (381.905 112.545)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 111.800) (381.905 112.390)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 111.955) (381.905 112.545)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 115.645) (379.725 116.235)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
 [20.52%]  
Warning: wire dropped because obstruction, ((373.650 108.265) (379.725 108.855)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 119.485) (375.325 119.775)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 119.490) (381.905 120.080)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 119.335) (381.905 119.925)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 119.490) (381.905 120.080)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 119.335) (381.905 119.925)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 119.490) (381.905 120.080)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 119.335) (381.905 119.925)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 119.490) (381.905 120.080)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 119.335) (381.905 119.925)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 119.490) (381.905 120.080)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 119.335) (381.905 119.925)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 130.405) (379.725 130.995)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 123.025) (379.725 123.615)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 126.865) (375.325 127.155)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 141.515) (61.730 141.715)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 141.445) (150.690 145.445)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 141.515) (61.730 141.715)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 141.445) (150.690 145.445)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 141.515) (61.730 141.715)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 141.445) (150.690 145.445)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 141.515) (114.260 141.715)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 141.445) (150.690 145.445)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 141.515) (114.260 141.715)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 141.445) (150.690 145.445)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 141.515) (114.260 141.715)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 141.445) (150.690 145.445)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 141.625) (375.325 141.915)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((1.790 603.030) (8.650 603.320)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1.790 602.875) (8.650 603.165)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1.805 602.880) (8.635 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((1.805 602.725) (8.635 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((1.805 602.880) (8.635 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((1.805 602.725) (8.635 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((1.805 602.880) (8.635 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((1.805 602.725) (8.635 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.125 603.030) (66.115 603.320)) (Net: VSS) (Layer: METAL [14]) is blocked by ((62.125 602.875) (66.115 603.165)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.145 602.880) (66.095 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((62.145 602.725) (66.095 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.145 602.880) (66.095 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((62.145 602.725) (66.095 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.145 602.880) (66.095 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((62.145 602.725) (66.095 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.655 603.030) (118.645 603.320)) (Net: VSS) (Layer: METAL [14]) is blocked by ((114.655 602.875) (118.645 603.165)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.675 602.880) (118.625 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((114.675 602.725) (118.625 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.675 602.880) (118.625 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((114.675 602.725) (118.625 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.675 602.880) (118.625 603.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((114.675 602.725) (118.625 603.315)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((242.155 602.920) (244.905 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((242.155 602.920) (244.905 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((242.155 602.920) (244.905 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((278.870 602.920) (281.620 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((278.870 602.920) (281.620 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((278.870 602.920) (281.620 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((294.570 602.920) (297.320 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((294.570 602.920) (297.320 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((294.570 602.920) (297.320 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((309.535 602.920) (312.285 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((309.535 602.920) (312.285 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((309.535 602.920) (312.285 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((335.815 602.920) (338.565 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((335.815 602.920) (338.565 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((335.815 602.920) (338.565 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((351.960 602.920) (354.710 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((351.960 602.920) (354.710 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((351.960 602.920) (354.710 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.240 602.920) (380.990 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.240 602.920) (380.990 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.240 602.920) (380.990 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((388.675 602.920) (391.425 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((388.675 602.920) (391.425 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((388.675 602.920) (391.425 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((404.375 602.920) (407.125 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((404.375 602.920) (407.125 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((404.375 602.920) (407.125 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((419.340 602.920) (422.090 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((419.340 602.920) (422.090 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((419.340 602.920) (422.090 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((445.620 602.920) (448.370 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((445.620 602.920) (448.370 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((445.620 602.920) (448.370 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((461.770 602.920) (464.520 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((461.770 602.920) (464.520 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((461.770 602.920) (464.520 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((488.050 602.920) (490.800 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((488.050 602.920) (490.800 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((488.050 602.920) (490.800 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((498.485 602.920) (501.235 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((498.485 602.920) (501.235 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((498.485 602.920) (501.235 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((514.185 602.920) (516.935 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((514.185 602.920) (516.935 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((514.185 602.920) (516.935 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((555.430 602.920) (558.180 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((555.430 602.920) (558.180 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((555.430 602.920) (558.180 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((571.575 602.920) (574.325 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((571.575 602.920) (574.325 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((571.575 602.920) (574.325 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((597.855 602.920) (600.605 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((597.855 602.920) (600.605 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((597.855 602.920) (600.605 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((608.290 602.920) (611.040 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((608.290 602.920) (611.040 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((608.290 602.920) (611.040 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((623.990 602.920) (626.740 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((623.990 602.920) (626.740 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((623.990 602.920) (626.740 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((638.955 602.920) (641.705 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((638.955 602.920) (641.705 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((638.955 602.920) (641.705 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((665.235 602.920) (667.985 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((665.235 602.920) (667.985 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((665.235 602.920) (667.985 603.120)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((231.775 602.070) (673.835 606.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.130 632.440) (66.110 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.130 632.440) (66.110 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.130 632.440) (66.110 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.660 632.440) (118.640 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.660 632.440) (118.640 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.660 632.440) (118.640 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 632.440) (170.650 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 632.440) (170.650 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 632.440) (170.650 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 632.440) (223.180 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 632.440) (223.180 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 632.440) (223.180 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 630.210) (235.775 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 632.440) (693.380 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((669.835 630.210) (742.350 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 632.440) (693.380 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((669.835 630.210) (742.350 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 632.440) (693.380 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((669.835 630.210) (742.350 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 632.440) (693.380 632.640)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((669.835 630.210) (742.350 634.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
 [30.61%]  
Warning: wire dropped because obstruction, ((62.130 684.100) (66.110 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.130 684.100) (66.110 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((62.130 684.100) (66.110 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.660 684.100) (118.640 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.660 684.100) (118.640 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((114.660 684.100) (118.640 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 684.100) (170.650 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 684.100) (170.650 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 684.100) (170.650 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 684.100) (223.180 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 684.100) (223.180 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 684.100) (223.180 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 682.280) (235.775 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 684.100) (693.380 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((669.835 682.280) (742.350 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 684.100) (693.380 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((669.835 682.280) (742.350 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 684.100) (693.380 684.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((669.835 682.280) (742.350 686.280)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 687.790) (61.730 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 687.790) (61.730 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((57.750 687.790) (61.730 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 687.790) (114.260 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 687.790) (114.260 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((110.280 687.790) (114.260 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 687.790) (166.280 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 687.790) (166.280 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 687.790) (166.280 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 687.790) (218.810 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 687.790) (218.810 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 687.790) (218.810 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 686.650) (231.495 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 687.790) (689.000 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((674.115 686.650) (749.630 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 687.790) (689.000 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((674.115 686.650) (749.630 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 687.790) (689.000 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((674.115 686.650) (749.630 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 687.790) (689.000 687.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((674.115 686.650) (749.630 690.650)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((669.860 694.820) (673.810 695.410)) (Net: VDD) (Layer: METAL [14]) is blocked by ((669.860 694.975) (673.810 695.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((669.860 694.820) (673.810 695.410)) (Net: VDD) (Layer: METAL [14]) is blocked by ((669.860 694.975) (673.810 695.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((669.860 694.820) (673.810 695.410)) (Net: VDD) (Layer: METAL [14]) is blocked by ((669.860 694.975) (673.810 695.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((669.860 694.820) (673.810 695.410)) (Net: VDD) (Layer: METAL [14]) is blocked by ((669.860 694.975) (673.810 695.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 145.165) (379.725 145.755)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 159.925) (379.725 160.515)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 163.765) (375.325 164.055)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 156.385) (375.325 156.675)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 156.080) (381.905 156.670)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 156.235) (381.905 156.825)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 156.080) (381.905 156.670)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 156.235) (381.905 156.825)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 156.080) (381.905 156.670)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 156.235) (381.905 156.825)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 156.080) (381.905 156.670)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 156.235) (381.905 156.825)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 156.080) (381.905 156.670)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 156.235) (381.905 156.825)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 152.545) (379.725 153.135)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 149.005) (375.325 149.295)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 167.460) (150.665 168.050)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 167.305) (150.665 167.895)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 167.305) (379.725 167.895)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 171.145) (375.325 171.435)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 189.600) (150.665 190.190)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.875 189.290) (149.385 189.880)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 189.445) (377.625 190.035)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.690 189.290) (375.720 189.880)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.595 189.445) (376.665 190.035)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.690 189.290) (375.720 189.880)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.595 189.445) (376.665 190.035)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.690 189.290) (375.720 189.880)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.595 189.445) (376.665 190.035)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.690 189.290) (375.720 189.880)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.775 189.360) (379.725 190.050)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.690 189.290) (375.720 189.880)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.020 189.445) (377.090 190.035)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((376.930 189.290) (377.520 189.880)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.020 189.445) (377.090 190.035)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((376.930 189.290) (377.520 189.880)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.020 189.445) (377.090 190.035)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((376.930 189.290) (377.520 189.880)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 193.285) (375.325 193.575)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 178.525) (375.325 178.815)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 182.065) (379.725 182.655)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 185.905) (375.325 186.195)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 200.665) (375.325 200.955)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 200.360) (381.905 200.950)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 200.515) (381.905 201.105)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 200.360) (381.905 200.950)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 200.515) (381.905 201.105)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 200.360) (381.905 200.950)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 200.515) (381.905 201.105)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 200.360) (381.905 200.950)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 200.515) (381.905 201.105)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 204.050) (150.665 204.640)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 204.205) (150.665 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 204.190) (377.625 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((374.265 205.145) (374.425 205.655)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((374.655 204.360) (375.725 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 204.205) (377.625 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((374.655 204.360) (375.725 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 204.205) (377.625 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((374.655 204.360) (375.725 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 204.205) (377.625 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.775 204.190) (379.725 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((375.955 205.050) (376.115 205.315)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.455 204.360) (377.525 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 204.205) (377.625 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.455 204.360) (377.525 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 204.205) (377.625 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.455 204.360) (377.525 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 204.205) (377.625 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.455 204.360) (377.525 204.950)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 204.205) (377.625 204.795)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 208.045) (375.325 208.335)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 207.740) (381.905 208.330)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 207.895) (381.905 208.485)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 207.740) (381.905 208.330)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 207.895) (381.905 208.485)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 207.740) (381.905 208.330)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 207.895) (381.905 208.485)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 207.740) (381.905 208.330)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 207.895) (381.905 208.485)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 207.740) (381.905 208.330)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 207.895) (381.905 208.485)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 196.825) (379.725 197.415)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((388.305 197.130) (391.065 197.420)) (Net: VSS) (Layer: METAL [14]) is blocked by ((388.305 196.975) (391.065 197.265)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((388.430 196.980) (390.940 197.570)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((388.430 196.825) (390.940 197.415)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((388.430 196.980) (390.940 197.570)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((388.430 196.825) (390.940 197.415)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((388.430 196.980) (390.940 197.570)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((388.430 196.825) (390.940 197.415)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
 [41.40%]  
Warning: wire dropped because obstruction, ((146.715 218.965) (150.665 219.555)) (Net: VSS) (Layer: METAL [14]) is blocked by ((148.075 219.120) (149.145 219.710)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 218.965) (379.725 219.555)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 222.805) (375.325 223.095)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 222.500) (381.905 223.090)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 222.655) (381.905 223.245)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 222.500) (381.905 223.090)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 222.655) (381.905 223.245)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 222.500) (381.905 223.090)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 222.655) (381.905 223.245)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 222.500) (381.905 223.090)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 222.655) (381.905 223.245)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 222.500) (381.905 223.090)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 222.655) (381.905 223.245)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 215.425) (375.325 215.715)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 211.570) (377.625 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.855 212.525) (374.015 213.035)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 211.740) (377.560 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 211.585) (377.625 212.175)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 211.740) (377.560 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 211.585) (377.625 212.175)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 211.740) (377.560 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 211.585) (377.625 212.175)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.775 211.570) (379.725 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((375.545 212.430) (375.705 212.695)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 211.740) (377.560 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 211.585) (377.625 212.175)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 211.740) (377.560 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 211.585) (377.625 212.175)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 211.740) (377.560 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 211.585) (377.625 212.175)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 211.740) (377.560 212.330)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 211.585) (377.625 212.175)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 226.190) (150.665 226.780)) (Net: VSS) (Layer: METAL [14]) is blocked by ((150.790 226.330) (379.750 226.950)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 226.330) (377.625 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((374.265 227.285) (374.425 227.795)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((374.655 226.500) (375.725 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 226.345) (377.625 226.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((374.655 226.500) (375.725 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 226.345) (377.625 226.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((374.655 226.500) (375.725 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 226.345) (377.625 226.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.775 226.330) (379.725 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((375.955 227.190) (376.115 227.455)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.455 226.500) (377.525 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 226.345) (377.625 226.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.455 226.500) (377.525 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 226.345) (377.625 226.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.455 226.500) (377.525 227.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 226.345) (377.625 226.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 230.185) (375.325 230.475)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 230.035) (373.150 230.625)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 230.190) (373.150 230.780)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 230.035) (373.150 230.625)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 230.190) (373.150 230.780)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 230.035) (373.150 230.625)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 230.190) (373.150 230.780)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 233.710) (150.665 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((150.605 234.665) (150.765 235.175)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 233.880) (377.625 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.445 234.665) (373.605 235.175)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.565 233.880) (377.595 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 233.570) (377.330 234.160)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.565 233.880) (377.595 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 233.570) (377.330 234.160)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.565 233.880) (377.595 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 233.570) (377.330 234.160)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 233.880) (379.725 234.470)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 233.880) (377.475 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 233.570) (377.330 234.160)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 233.880) (377.475 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 233.570) (377.330 234.160)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 233.880) (377.475 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 233.570) (377.330 234.160)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 233.880) (377.475 234.470)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 233.570) (377.330 234.160)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 248.330) (150.665 249.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((150.195 247.625) (150.355 248.135)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((148.895 248.330) (149.965 248.920)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 248.485) (150.665 249.075)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((148.895 248.330) (149.965 248.920)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 248.485) (150.665 249.075)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((148.895 248.330) (149.965 248.920)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 248.485) (150.665 249.075)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 252.325) (375.325 252.615)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 244.945) (375.325 245.235)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 259.705) (375.325 259.995)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 263.245) (379.725 263.835)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 277.850) (150.665 278.610)) (Net: VSS) (Layer: METAL [14]) is blocked by ((150.555 277.485) (150.715 277.750)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.775 277.850) (150.245 278.440)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 278.005) (150.665 278.595)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.775 277.850) (150.245 278.440)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 278.005) (150.665 278.595)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.775 277.850) (150.245 278.440)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 278.005) (150.665 278.595)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 278.005) (379.725 278.595)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 281.845) (375.325 282.135)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 274.315) (166.265 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 274.315) (166.265 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 274.315) (166.265 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 274.315) (218.795 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 274.315) (218.795 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 274.315) (218.795 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 274.315) (270.805 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 274.315) (270.805 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 274.315) (270.805 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 274.315) (323.335 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 274.315) (323.335 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 274.315) (323.335 274.905)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 270.090) (379.750 274.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 274.465) (375.325 274.755)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 274.465) (375.325 274.755)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 274.465) (375.325 274.755)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 274.465) (375.325 274.755)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 292.750) (377.625 293.510)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.445 293.705) (373.605 294.215)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.565 292.920) (377.595 293.510)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 292.765) (377.625 293.355)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.565 292.920) (377.595 293.510)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 292.765) (377.625 293.355)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.565 292.920) (377.595 293.510)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 292.765) (377.625 293.355)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 292.920) (379.725 293.510)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 292.920) (377.475 293.510)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 292.765) (377.625 293.355)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 292.920) (377.475 293.510)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 292.765) (377.625 293.355)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 292.920) (377.475 293.510)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 292.765) (377.625 293.355)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 296.450) (375.325 296.740)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 296.300) (373.150 296.890)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 296.455) (373.150 297.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 296.300) (373.150 296.890)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 296.455) (373.150 297.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 296.300) (373.150 296.890)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 296.455) (373.150 297.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 296.300) (381.905 296.890)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 296.455) (381.905 297.045)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 296.300) (381.905 296.890)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 296.455) (381.905 297.045)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 296.300) (381.905 296.890)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 296.455) (381.905 297.045)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 296.300) (381.905 296.890)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 296.455) (381.905 297.045)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 296.300) (381.905 296.890)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 296.455) (381.905 297.045)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 307.680) (150.665 308.270)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 307.525) (150.665 308.115)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 307.525) (379.725 308.115)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 311.365) (375.325 311.655)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 303.985) (375.325 304.275)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 300.130) (377.625 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((375.545 300.990) (375.705 301.255)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 300.300) (377.560 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 300.145) (377.625 300.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 300.300) (377.560 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 300.145) (377.625 300.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 300.300) (377.560 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 300.145) (377.625 300.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.775 300.130) (379.725 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((375.545 300.990) (375.705 301.255)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 300.300) (377.560 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 300.145) (377.625 300.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 300.300) (377.560 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 300.145) (377.625 300.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 300.300) (377.560 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 300.145) (377.625 300.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((376.010 300.300) (377.560 300.890)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.675 300.145) (377.625 300.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 314.905) (379.725 315.495)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 318.745) (375.325 319.035)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 318.440) (381.905 319.030)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 318.595) (381.905 319.185)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 318.440) (381.905 319.030)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 318.595) (381.905 319.185)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 318.440) (381.905 319.030)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 318.595) (381.905 319.185)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 318.440) (381.905 319.030)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 318.595) (381.905 319.185)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 318.440) (381.905 319.030)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 318.595) (381.905 319.185)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 322.285) (379.725 322.875)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 326.170) (166.280 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 326.170) (166.280 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 326.170) (166.280 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 326.170) (218.810 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 326.170) (218.810 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 326.170) (218.810 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 326.170) (270.820 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 326.170) (270.820 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 326.170) (270.820 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 326.170) (323.350 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 326.170) (323.350 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 326.170) (323.350 326.370)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 322.160) (379.750 326.160)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 326.125) (375.325 326.415)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 326.125) (375.325 326.415)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 326.125) (375.325 326.415)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 326.130) (381.905 326.720)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 325.975) (381.905 326.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 326.130) (381.905 326.720)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 325.975) (381.905 326.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 326.130) (381.905 326.720)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 325.975) (381.905 326.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 326.130) (381.905 326.720)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 325.975) (381.905 326.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 326.130) (381.905 326.720)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 325.975) (381.905 326.565)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 333.505) (375.325 333.795)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 337.045) (379.725 337.635)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 340.885) (375.325 341.175)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 340.890) (381.905 341.480)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 340.580) (381.905 341.170)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 340.890) (381.905 341.480)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 340.580) (381.905 341.170)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 340.890) (381.905 341.480)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 340.580) (381.905 341.170)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 340.890) (381.905 341.480)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 340.580) (381.905 341.170)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
 [51.65%]  
Warning: wire dropped because obstruction, ((377.955 340.890) (381.905 341.480)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 340.580) (381.905 341.170)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 329.665) (379.725 330.255)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 348.265) (375.325 348.555)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 351.805) (379.725 352.395)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 344.580) (150.665 345.170)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 344.425) (150.665 345.015)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 344.425) (377.625 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 344.425) (377.625 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 344.425) (377.625 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 344.425) (377.625 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 344.425) (379.725 345.015)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 344.425) (377.475 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 344.425) (377.475 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 344.425) (377.475 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.925 344.425) (377.475 345.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.860 344.270) (377.330 344.860)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 355.645) (375.325 355.935)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 363.025) (375.325 363.315)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 362.875) (373.150 363.465)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 363.030) (373.150 363.620)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 362.875) (373.150 363.465)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 363.030) (373.150 363.620)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.600 362.875) (373.150 363.465)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.600 363.030) (373.150 363.620)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.675 366.410) (377.625 367.170)) (Net: VSS) (Layer: METAL [14]) is blocked by ((373.265 366.225) (373.545 366.550)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 366.410) (379.725 367.000)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 359.185) (379.725 359.775)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 370.560) (375.325 370.850)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 370.410) (381.905 371.000)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 370.255) (381.905 370.845)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 370.410) (381.905 371.000)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 370.255) (381.905 370.845)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 370.410) (381.905 371.000)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 370.255) (381.905 370.845)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 370.410) (381.905 371.000)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 370.255) (381.905 370.845)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.685 374.095) (170.635 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.685 374.095) (170.635 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.685 374.095) (170.635 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.215 374.095) (223.165 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.215 374.095) (223.165 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.215 374.095) (223.165 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.235 374.095) (275.185 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.235 374.095) (275.185 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.235 374.095) (275.185 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.765 374.095) (327.715 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.765 374.095) (327.715 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.765 374.095) (327.715 378.230)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((9.000 369.860) (375.380 373.860)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 373.945) (379.725 374.535)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.955 371.650) (381.905 375.600)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 403.620) (150.665 404.210)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 403.465) (150.665 404.055)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 403.620) (150.665 404.210)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 403.465) (150.665 404.055)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 403.620) (150.665 404.210)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 403.465) (150.665 404.055)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 403.620) (150.665 404.210)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 403.465) (150.665 404.055)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 425.800) (170.650 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 425.800) (170.650 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 425.800) (170.650 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 425.800) (223.180 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 425.800) (223.180 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 425.800) (223.180 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 425.800) (275.200 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 425.800) (275.200 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 425.800) (275.200 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 425.800) (327.730 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 425.800) (327.730 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 425.800) (327.730 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 425.800) (379.740 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 425.800) (379.740 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 425.800) (379.740 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 425.800) (432.270 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 425.800) (432.270 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 425.800) (432.270 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 425.800) (484.290 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 425.800) (484.290 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 425.800) (484.290 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 425.800) (536.820 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 425.800) (536.820 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 425.800) (536.820 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 425.800) (588.830 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 425.800) (588.830 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 425.800) (588.830 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 425.800) (641.360 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 425.800) (641.360 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 425.800) (641.360 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 425.800) (693.380 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 425.800) (693.380 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 425.800) (693.380 426.000)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 421.930) (742.350 425.930)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 429.490) (166.280 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 429.490) (166.280 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 429.490) (166.280 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 429.490) (218.810 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 429.490) (218.810 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 429.490) (218.810 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 429.490) (270.820 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 429.490) (270.820 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 429.490) (270.820 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 429.490) (323.350 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 429.490) (323.350 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 429.490) (323.350 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 429.490) (375.370 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 429.490) (375.370 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 429.490) (375.370 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 429.490) (427.900 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 429.490) (427.900 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 429.490) (427.900 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 429.490) (479.910 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 429.490) (479.910 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 429.490) (479.910 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 429.490) (532.440 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 429.490) (532.440 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 429.490) (532.440 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 429.490) (584.460 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 429.490) (584.460 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 429.490) (584.460 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 429.490) (636.990 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 429.490) (636.990 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 429.490) (636.990 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 429.490) (689.000 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 429.490) (689.000 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 429.490) (689.000 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
 [62.11%]  
Warning: wire dropped because obstruction, ((685.020 429.490) (689.000 429.690)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 426.300) (749.630 430.300)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 418.380) (150.665 418.970)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 418.225) (150.665 418.815)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 418.380) (150.665 418.970)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 418.225) (150.665 418.815)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 418.380) (150.665 418.970)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 418.225) (150.665 418.815)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 418.380) (150.665 418.970)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 418.225) (150.665 418.815)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 440.210) (150.665 440.800)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 440.520) (150.245 441.110)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.075 440.210) (150.665 440.800)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 440.520) (150.245 441.110)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.075 440.210) (150.665 440.800)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 440.520) (150.245 441.110)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.075 440.210) (150.665 440.800)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 440.520) (150.245 441.110)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 433.140) (150.665 433.730)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 432.985) (150.665 433.575)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 433.140) (150.665 433.730)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 432.985) (150.665 433.575)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 433.140) (150.665 433.730)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 432.985) (150.665 433.575)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 433.140) (150.665 433.730)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 432.985) (150.665 433.575)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 447.730) (150.665 448.490)) (Net: VSS) (Layer: METAL [14]) is blocked by ((150.675 448.350) (150.955 448.770)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 462.350) (150.665 462.940)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 462.505) (150.665 463.095)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 462.350) (150.665 462.940)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 462.505) (150.665 463.095)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 462.350) (150.665 462.940)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 462.505) (150.665 463.095)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 462.350) (150.665 462.940)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 462.505) (150.665 463.095)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 481.150) (166.280 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 481.150) (166.280 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 481.150) (166.280 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 481.150) (218.810 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 481.150) (218.810 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 481.150) (218.810 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 481.150) (270.820 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 481.150) (270.820 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 481.150) (270.820 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 481.150) (323.350 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 481.150) (323.350 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 481.150) (323.350 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 481.150) (375.370 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 481.150) (375.370 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 481.150) (375.370 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 481.150) (427.900 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 481.150) (427.900 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 481.150) (427.900 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 481.150) (479.910 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 481.150) (479.910 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 481.150) (479.910 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 481.150) (532.440 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 481.150) (532.440 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 481.150) (532.440 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 481.150) (584.460 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 481.150) (584.460 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 481.150) (584.460 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 481.150) (636.990 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 481.150) (636.990 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 481.150) (636.990 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 481.150) (689.000 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 481.150) (689.000 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 481.150) (689.000 481.350)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 478.370) (749.630 482.370)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 484.490) (150.665 485.250)) (Net: VSS) (Layer: METAL [14]) is blocked by ((150.685 484.200) (150.965 484.630)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 484.490) (150.665 485.080)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 484.645) (150.665 485.235)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 484.490) (150.665 485.080)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 484.645) (150.665 485.235)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 484.490) (150.665 485.080)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 484.645) (150.665 485.235)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [72.18%]  
Warning: wire dropped because obstruction, ((214.825 473.560) (218.815 474.195)) (Net: VDD) (Layer: METAL [14]) is blocked by ((212.860 474.400) (216.090 474.560)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 473.575) (218.795 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((214.845 474.025) (218.795 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 473.575) (218.795 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((214.845 474.025) (218.795 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 473.575) (218.795 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((214.845 474.025) (218.795 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.365 473.560) (323.355 474.195)) (Net: VDD) (Layer: METAL [14]) is blocked by ((318.905 474.180) (319.185 474.265)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 473.575) (323.335 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((319.385 474.025) (323.335 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 473.575) (323.335 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((319.385 474.025) (323.335 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 473.575) (323.335 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((319.385 474.025) (323.335 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.385 473.560) (375.375 474.195)) (Net: VDD) (Layer: METAL [14]) is blocked by ((368.800 474.400) (372.030 474.560)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 473.575) (375.355 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.405 474.025) (375.355 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 473.575) (375.355 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.405 474.025) (375.355 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 473.575) (375.355 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((371.405 474.025) (375.355 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.925 473.560) (479.915 474.195)) (Net: VDD) (Layer: METAL [14]) is blocked by ((476.360 474.400) (476.520 476.870)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 473.575) (479.895 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((475.945 474.025) (479.895 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 473.575) (479.895 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((475.945 474.025) (479.895 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 473.575) (479.895 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((475.945 474.025) (479.895 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.230 473.560) (584.465 474.195)) (Net: VDD) (Layer: METAL [14]) is blocked by ((580.630 474.400) (583.860 474.560)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 473.575) (584.445 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((580.495 474.025) (584.445 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 473.575) (584.445 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((580.495 474.025) (584.445 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 473.575) (584.445 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((580.495 474.025) (584.445 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.015 473.560) (689.005 474.195)) (Net: VDD) (Layer: METAL [14]) is blocked by ((687.850 474.400) (689.325 474.450)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 473.575) (688.985 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((685.035 474.025) (688.985 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 473.575) (688.985 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((685.035 474.025) (688.985 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 473.575) (688.985 474.165)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((685.035 474.025) (688.985 477.975)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 477.460) (170.650 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 477.460) (170.650 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 477.460) (170.650 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 477.460) (223.180 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 477.460) (223.180 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 477.460) (223.180 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 477.460) (275.200 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 477.460) (275.200 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 477.460) (275.200 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 477.460) (327.730 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 477.460) (327.730 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 477.460) (327.730 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 477.460) (379.740 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 477.460) (379.740 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 477.460) (379.740 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 477.460) (432.270 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 477.460) (432.270 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 477.460) (432.270 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 477.460) (484.290 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 477.460) (484.290 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 477.460) (484.290 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 477.460) (536.820 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 477.460) (536.820 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 477.460) (536.820 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 477.460) (588.830 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 477.460) (588.830 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 477.460) (588.830 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 477.460) (641.360 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 477.460) (641.360 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 477.460) (641.360 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 477.460) (693.380 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 477.460) (693.380 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 477.460) (693.380 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 477.460) (693.380 477.660)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 474.000) (742.350 478.000)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 528.770) (150.665 529.360)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 529.080) (150.245 529.670)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.075 528.770) (150.665 529.360)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 529.080) (150.245 529.670)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.075 528.770) (150.665 529.360)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 529.080) (150.245 529.670)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((150.075 528.770) (150.665 529.360)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.775 529.080) (150.245 529.670)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 529.120) (170.650 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 529.120) (170.650 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 529.120) (170.650 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 529.120) (223.180 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 529.120) (223.180 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 529.120) (223.180 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 529.120) (275.200 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 529.120) (275.200 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 529.120) (275.200 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 529.120) (327.730 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 529.120) (327.730 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 529.120) (327.730 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 529.120) (379.740 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 529.120) (379.740 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 529.120) (379.740 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 529.120) (432.270 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 529.120) (432.270 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 529.120) (432.270 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 529.120) (484.290 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 529.120) (484.290 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 529.120) (484.290 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 529.120) (536.820 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 529.120) (536.820 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 529.120) (536.820 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 529.120) (588.830 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 529.120) (588.830 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 529.120) (588.830 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 529.120) (641.360 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 529.120) (641.360 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 529.120) (641.360 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 529.120) (693.380 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 529.120) (693.380 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 529.120) (693.380 529.320)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 526.070) (742.350 530.070)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 532.810) (166.280 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 532.810) (166.280 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 532.810) (166.280 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 532.810) (218.810 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 532.810) (218.810 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 532.810) (218.810 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 532.810) (270.820 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 532.810) (270.820 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 532.810) (270.820 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 532.810) (323.350 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 532.810) (323.350 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 532.810) (323.350 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 532.810) (375.370 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 532.810) (375.370 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 532.810) (375.370 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 532.810) (427.900 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 532.810) (427.900 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 532.810) (427.900 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 532.810) (479.910 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 532.810) (479.910 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 532.810) (479.910 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 532.810) (532.440 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 532.810) (532.440 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 532.810) (532.440 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 532.810) (584.460 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 532.810) (584.460 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 532.810) (584.460 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 532.810) (636.990 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 532.810) (636.990 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 532.810) (636.990 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 532.810) (689.000 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 532.810) (689.000 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 532.810) (689.000 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 532.810) (689.000 533.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 530.440) (749.630 534.440)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.295 525.540) (166.285 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((162.295 525.385) (166.285 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 525.235) (166.265 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((162.300 525.370) (166.280 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 525.235) (166.265 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((162.300 525.370) (166.280 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 525.235) (166.265 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((162.300 525.370) (166.280 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.500 525.540) (166.080 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((162.295 525.385) (166.285 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 525.390) (166.265 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((162.300 525.370) (166.280 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 525.390) (166.265 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((162.300 525.370) (166.280 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.315 525.390) (166.265 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((162.300 525.370) (166.280 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.825 525.540) (218.815 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((214.825 525.385) (218.815 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 525.235) (218.795 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((214.830 525.370) (218.810 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 525.235) (218.795 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((214.830 525.370) (218.810 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 525.235) (218.795 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((214.830 525.370) (218.810 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((215.030 525.540) (218.610 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((214.825 525.385) (218.815 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 525.390) (218.795 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((214.830 525.370) (218.810 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 525.390) (218.795 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((214.830 525.370) (218.810 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.845 525.390) (218.795 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((214.830 525.370) (218.810 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.835 525.540) (270.825 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((266.835 525.385) (270.825 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 525.235) (270.805 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((266.840 525.370) (270.820 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 525.235) (270.805 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((266.840 525.370) (270.820 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 525.235) (270.805 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((266.840 525.370) (270.820 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((267.040 525.540) (270.620 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((266.835 525.385) (270.825 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 525.390) (270.805 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((266.840 525.370) (270.820 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 525.390) (270.805 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((266.840 525.370) (270.820 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.855 525.390) (270.805 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((266.840 525.370) (270.820 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.365 525.540) (323.355 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((319.365 525.385) (323.355 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 525.235) (323.335 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((319.370 525.370) (323.350 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 525.235) (323.335 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((319.370 525.370) (323.350 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 525.235) (323.335 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((319.370 525.370) (323.350 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.570 525.540) (323.150 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((319.365 525.385) (323.355 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 525.390) (323.335 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((319.370 525.370) (323.350 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 525.390) (323.335 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((319.370 525.370) (323.350 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.385 525.390) (323.335 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((319.370 525.370) (323.350 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.385 525.540) (375.375 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((371.385 525.385) (375.375 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 525.235) (375.355 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((371.390 525.370) (375.370 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 525.235) (375.355 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((371.390 525.370) (375.370 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 525.235) (375.355 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((371.390 525.370) (375.370 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.590 525.540) (375.170 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((371.385 525.385) (375.375 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 525.390) (375.355 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((371.390 525.370) (375.370 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 525.390) (375.355 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((371.390 525.370) (375.370 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.405 525.390) (375.355 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((371.390 525.370) (375.370 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.915 525.540) (427.905 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((423.915 525.385) (427.905 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.935 525.235) (427.885 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((423.920 525.370) (427.900 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.935 525.235) (427.885 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((423.920 525.370) (427.900 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.935 525.235) (427.885 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((423.920 525.370) (427.900 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((424.120 525.540) (427.700 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((423.915 525.385) (427.905 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.935 525.390) (427.885 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((423.920 525.370) (427.900 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.935 525.390) (427.885 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((423.920 525.370) (427.900 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.935 525.390) (427.885 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((423.920 525.370) (427.900 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.925 525.540) (479.915 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((475.925 525.385) (479.915 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 525.235) (479.895 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.930 525.370) (479.910 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 525.235) (479.895 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.930 525.370) (479.910 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 525.235) (479.895 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.930 525.370) (479.910 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((476.130 525.540) (479.710 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((475.925 525.385) (479.915 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 525.390) (479.895 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.930 525.370) (479.910 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 525.390) (479.895 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.930 525.370) (479.910 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.945 525.390) (479.895 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.930 525.370) (479.910 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.455 525.540) (532.445 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((528.455 525.385) (532.445 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.475 525.235) (532.425 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((528.460 525.370) (532.440 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.475 525.235) (532.425 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((528.460 525.370) (532.440 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.475 525.235) (532.425 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((528.460 525.370) (532.440 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.660 525.540) (532.240 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((528.455 525.385) (532.445 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.475 525.390) (532.425 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((528.460 525.370) (532.440 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.475 525.390) (532.425 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((528.460 525.370) (532.440 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.475 525.390) (532.425 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((528.460 525.370) (532.440 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.475 525.540) (584.465 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((580.475 525.385) (584.465 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 525.235) (584.445 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((580.480 525.370) (584.460 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 525.235) (584.445 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((580.480 525.370) (584.460 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 525.235) (584.445 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((580.480 525.370) (584.460 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.680 525.540) (584.260 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((580.475 525.385) (584.465 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 525.390) (584.445 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((580.480 525.370) (584.460 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 525.390) (584.445 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((580.480 525.370) (584.460 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.495 525.390) (584.445 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((580.480 525.370) (584.460 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.005 525.540) (636.995 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((633.005 525.385) (636.995 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.025 525.235) (636.975 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((633.010 525.370) (636.990 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.025 525.235) (636.975 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((633.010 525.370) (636.990 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.025 525.235) (636.975 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((633.010 525.370) (636.990 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.210 525.540) (636.790 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((633.005 525.385) (636.995 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.025 525.390) (636.975 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((633.010 525.370) (636.990 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.025 525.390) (636.975 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((633.010 525.370) (636.990 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.025 525.390) (636.975 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((633.010 525.370) (636.990 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.015 525.540) (689.005 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((685.015 525.385) (689.005 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 525.235) (688.985 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((685.020 525.370) (689.000 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 525.235) (688.985 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((685.020 525.370) (689.000 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 525.235) (688.985 525.825)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((685.020 525.370) (689.000 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.220 525.540) (688.800 525.830)) (Net: VDD) (Layer: METAL [14]) is blocked by ((685.015 525.385) (689.005 525.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 525.390) (688.985 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((685.020 525.370) (689.000 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 525.390) (688.985 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((685.020 525.370) (689.000 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 525.390) (688.985 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((685.020 525.370) (689.000 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.035 525.390) (688.985 525.980)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((685.020 525.370) (689.000 525.690)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 543.840) (150.665 544.430)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 543.685) (150.665 544.275)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 536.460) (150.665 537.050)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 536.150) (150.665 536.740)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [82.71%]  
Warning: wire dropped because obstruction, ((146.715 587.965) (150.665 588.555)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.810 588.120) (149.800 588.710)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 584.470) (166.280 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 584.470) (166.280 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 584.470) (166.280 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 584.470) (218.810 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 584.470) (218.810 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 584.470) (218.810 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 584.470) (270.820 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 584.470) (270.820 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 584.470) (270.820 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 584.470) (323.350 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 584.470) (323.350 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 584.470) (323.350 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 584.470) (375.370 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 584.470) (375.370 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 584.470) (375.370 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 584.470) (427.900 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 584.470) (427.900 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 584.470) (427.900 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 584.470) (479.910 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 584.470) (479.910 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 584.470) (479.910 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 584.470) (532.440 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 584.470) (532.440 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 584.470) (532.440 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 584.470) (584.460 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 584.470) (584.460 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 584.470) (584.460 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 584.470) (636.990 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 584.470) (636.990 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 584.470) (636.990 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 584.470) (689.000 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 584.470) (689.000 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 584.470) (689.000 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 584.470) (689.000 584.670)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((146.690 582.510) (749.630 586.510)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 580.780) (170.650 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 580.780) (170.650 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((166.670 580.780) (170.650 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 580.780) (223.180 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 580.780) (223.180 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((219.200 580.780) (223.180 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 580.780) (275.200 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 580.780) (275.200 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((271.220 580.780) (275.200 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 580.780) (327.730 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 580.780) (327.730 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((323.750 580.780) (327.730 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 580.780) (379.740 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 580.780) (379.740 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((375.760 580.780) (379.740 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 580.780) (432.270 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 580.780) (432.270 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((428.290 580.780) (432.270 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 580.780) (484.290 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 580.780) (484.290 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.310 580.780) (484.290 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 580.780) (536.820 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 580.780) (536.820 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.840 580.780) (536.820 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 580.780) (588.830 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 580.780) (588.830 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.850 580.780) (588.830 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 580.780) (641.360 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 580.780) (641.360 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.380 580.780) (641.360 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 580.780) (693.380 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 580.780) (693.380 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 580.780) (693.380 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.400 580.780) (693.380 580.980)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((142.410 578.140) (742.350 582.140)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 599.230) (270.820 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 599.230) (270.820 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 599.230) (270.820 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 599.230) (323.350 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 599.230) (323.350 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 599.230) (323.350 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 599.230) (375.370 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 599.230) (375.370 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.390 599.230) (375.370 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 599.230) (427.900 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 599.230) (427.900 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 599.230) (427.900 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 599.230) (479.910 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 599.230) (479.910 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.930 599.230) (479.910 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 599.230) (532.440 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 599.230) (532.440 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 599.230) (532.440 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 599.230) (584.460 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 599.230) (584.460 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 599.230) (584.460 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 599.230) (636.990 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 599.230) (636.990 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.010 599.230) (636.990 599.430)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((227.495 597.790) (678.115 601.790)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 595.500) (150.665 596.090)) (Net: VSS) (Layer: METAL [14]) is blocked by ((146.715 595.345) (150.665 595.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 174.685) (379.725 175.275)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 237.565) (375.325 237.855)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 237.260) (381.905 237.850)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 237.415) (381.905 238.005)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 237.260) (381.905 237.850)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 237.415) (381.905 238.005)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 237.260) (381.905 237.850)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 237.415) (381.905 238.005)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 237.260) (381.905 237.850)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 237.415) (381.905 238.005)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 237.260) (381.905 237.850)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 237.415) (381.905 238.005)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 267.085) (375.325 267.375)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((146.715 285.230) (150.665 285.820)) (Net: VSS) (Layer: METAL [14]) is blocked by ((150.145 284.865) (150.305 285.130)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((373.650 285.385) (379.725 285.975)) (Net: VSS) (Layer: METAL2 [18]) is blocked by ((377.930 9.000) (381.930 375.625)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 289.225) (375.325 289.515)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 288.920) (381.905 289.510)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 289.075) (381.905 289.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 288.920) (381.905 289.510)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 289.075) (381.905 289.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 288.920) (381.905 289.510)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 289.075) (381.905 289.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 288.920) (381.905 289.510)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 289.075) (381.905 289.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((377.955 288.920) (381.905 289.510)) (Net: VDD) (Layer: METAL [14]) is blocked by ((377.955 289.075) (381.905 289.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 377.830) (166.280 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 377.830) (166.280 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((162.300 377.830) (166.280 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 377.830) (218.810 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 377.830) (218.810 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((214.830 377.830) (218.810 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 377.830) (270.820 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 377.830) (270.820 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((266.840 377.830) (270.820 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 377.830) (323.350 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 377.830) (323.350 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((319.370 377.830) (323.350 378.030)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1.720 374.230) (327.740 378.230)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((371.435 377.785) (375.325 378.075)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((373.650 1.720) (377.650 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 377.985) (427.900 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 377.985) (427.900 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((423.920 377.985) (427.900 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.975 377.940) (479.865 378.230)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.680 369.315) (478.600 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.975 377.940) (479.865 378.230)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.680 369.315) (478.600 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((475.975 377.940) (479.865 378.230)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((475.680 369.315) (478.600 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 377.985) (532.440 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 377.985) (532.440 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((528.460 377.985) (532.440 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 377.985) (584.460 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 377.985) (584.460 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((580.480 377.985) (584.460 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.055 377.940) (636.945 378.230)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((634.960 369.315) (637.880 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.055 377.940) (636.945 378.230)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((634.960 369.315) (637.880 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((633.055 377.940) (636.945 378.230)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((634.960 369.315) (637.880 379.905)) (Net: VSS) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 377.985) (689.000 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 377.985) (689.000 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((685.020 377.985) (689.000 378.185)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((373.650 375.905) (749.630 379.905)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.305 381.475) (484.295 381.765)) (Net: VSS) (Layer: METAL [14]) is blocked by ((480.305 381.630) (484.295 381.920)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.325 381.325) (484.275 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((480.325 381.480) (484.275 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.325 381.325) (484.275 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((480.325 381.480) (484.275 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((480.325 381.325) (484.275 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((480.325 381.480) (484.275 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.835 381.475) (536.825 381.765)) (Net: VSS) (Layer: METAL [14]) is blocked by ((532.835 381.630) (536.825 381.920)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.855 381.325) (536.805 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((532.855 381.480) (536.805 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.855 381.325) (536.805 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((532.855 381.480) (536.805 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((532.855 381.325) (536.805 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((532.855 381.480) (536.805 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.845 381.475) (588.835 381.765)) (Net: VSS) (Layer: METAL [14]) is blocked by ((584.845 381.630) (588.835 381.920)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.865 381.325) (588.815 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((584.865 381.480) (588.815 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.865 381.325) (588.815 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((584.865 381.480) (588.815 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((584.865 381.325) (588.815 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((584.865 381.480) (588.815 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.375 381.475) (641.365 381.765)) (Net: VSS) (Layer: METAL [14]) is blocked by ((637.375 381.630) (641.365 381.920)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.395 381.325) (641.345 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((637.395 381.480) (641.345 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.395 381.325) (641.345 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((637.395 381.480) (641.345 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((637.395 381.325) (641.345 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((637.395 381.480) (641.345 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.395 381.475) (693.385 381.765)) (Net: VSS) (Layer: METAL [14]) is blocked by ((689.395 381.630) (693.385 381.920)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.415 381.325) (693.365 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((689.415 381.480) (693.365 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.415 381.325) (693.365 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((689.415 381.480) (693.365 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.415 381.325) (693.365 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((689.415 381.480) (693.365 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((689.415 381.325) (693.365 381.915)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((689.415 381.480) (693.365 382.070)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
 [93.75%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      388M Data =        7M
1
icc_shell> verify_pg_nets
Cell signal_route.err existed already. Delete it ...
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
icc_shell> set_route_zrt_common_options \ -post_detail_route_redundant_via_insertion medium
Error: extra positional option ' -post_detail_route_redundant_via_insertion' (CMD-012)
Error: extra positional option 'medium' (CMD-012)
icc_shell> set_route_zrt_common_options \-post_detail_route_redundant_via_insertion medium
1
icc_shell> set_route_zrt_detail_options \-optimize_wire_via_effort_level medium
1
icc_shell> route_opt -initial_route_only
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = ../ref/tlup/cb13_6m_max.tluplus
TLU+ File = ../ref/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (54/12611 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 146 Mbytes -- main task 399 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Warning: Layer "CONT" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00021 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Note - message 'RCEX-011' limit (10) exceeded.  Remainder will be suppressed.
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'PCI_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'PCI_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'SYS_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'SYS_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'SYS_2x_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'SYS_2x_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'SDRAM_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'SDRAM_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'SD_DDR_CLK' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'SD_DDR_CLK' will be added to the clock's propagated skew. (TIM-112)
Note - message 'TIM-112' limit (10) exceeded.  Remainder will be suppressed.
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Sat May 13 19:38:37 2023

  Beginning initial routing 
  --------------------------

Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Warning: The 'VIA12A' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL6' layer. (RT-066)
Via on layer (CONT) needs more than one tracks
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   30  Proc 1495 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :        medium              

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,751.76,748.48)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 1496 
Net statistics:
Total number of nets     = 12764
Number of nets to route  = 12548
Number of single or zero port nets = 162
Number of nets with min-layer-mode soft = 71
Number of nets with min-layer-mode soft-cost-medium = 71
Number of nets with max-layer-mode hard = 31
54 nets are fully connected,
 of which 54 are detail routed and 0 are global routed.
9 nets have non-default rule clock_double_spacing
18 nets have non-default rule 2X_SPACING
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    3 
[End of Build All Nets] Total (MB): Used   38  Alloctr   38  Proc 1500 
Average gCell capacity  1.62     on layer (1)    METAL
Average gCell capacity  5.18     on layer (2)    METAL2
Average gCell capacity  4.02     on layer (3)    METAL3
Average gCell capacity  3.51     on layer (4)    METAL4
Average gCell capacity  2.76     on layer (5)    METAL5
Average gCell capacity  2.34     on layer (6)    METAL6
Average number of tracks per gCell 9.04  on layer (1)    METAL
Average number of tracks per gCell 9.04  on layer (2)    METAL2
Average number of tracks per gCell 9.04  on layer (3)    METAL3
Average number of tracks per gCell 7.20  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 246036
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    9 
[End of Build Congestion map] Total (MB): Used   39  Alloctr   39  Proc 1509 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    7  Alloctr    7  Proc   12 
[End of Build Data] Total (MB): Used   39  Alloctr   40  Proc 1509 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   39  Alloctr   40  Proc 1510 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:05 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Initial Routing] Stage (MB): Used    7  Alloctr    6  Proc   15 
[End of Initial Routing] Total (MB): Used   46  Alloctr   47  Proc 1525 
Initial. Routing result:
Initial. Both Dirs: Overflow = 17799 Max = 16 GRCs =  4666 (5.69%)
Initial. H routing: Overflow =  1436 Max = 12 (GRCs =  1) GRCs =  1228 (2.99%)
Initial. V routing: Overflow = 16363 Max = 16 (GRCs =  8) GRCs =  3438 (8.38%)
Initial. METAL      Overflow =   120 Max =  2 (GRCs =  2) GRCs =   139 (0.34%)
Initial. METAL2     Overflow =   577 Max =  6 (GRCs =  3) GRCs =   637 (1.55%)
Initial. METAL3     Overflow =   965 Max =  7 (GRCs =  1) GRCs =   809 (1.97%)
Initial. METAL4     Overflow =   287 Max =  4 (GRCs =  7) GRCs =   230 (0.56%)
Initial. METAL5     Overflow =   350 Max = 12 (GRCs =  1) GRCs =   280 (0.68%)
Initial. METAL6     Overflow = 15498 Max = 16 (GRCs =  8) GRCs =  2571 (6.27%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   427 Max =  6 GRCs =   444 (1.35%)
Initial. H routing: Overflow =   125 Max =  6 (GRCs =  5) GRCs =   182 (1.10%)
Initial. V routing: Overflow =   301 Max =  6 (GRCs =  5) GRCs =   262 (1.59%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    44 Max =  1 (GRCs =  1) GRCs =   107 (0.65%)
Initial. METAL3     Overflow =    26 Max =  2 (GRCs =  3) GRCs =    59 (0.36%)
Initial. METAL4     Overflow =    50 Max =  1 (GRCs = 29) GRCs =    44 (0.27%)
Initial. METAL5     Overflow =    99 Max =  6 (GRCs =  5) GRCs =   123 (0.75%)
Initial. METAL6     Overflow =   206 Max =  6 (GRCs =  5) GRCs =   111 (0.67%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    93.5 2.08 1.95 0.62 0.18 0.33 0.22 0.28 0.38 0.00 0.14 0.00 0.00 0.27
METAL2   47.0 7.00 9.37 9.83 8.65 7.06 4.45 2.55 1.74 0.00 1.65 0.16 0.09 0.41
METAL3   51.0 3.95 7.29 7.68 8.04 7.86 4.21 3.10 2.34 0.00 3.00 0.22 0.34 0.97
METAL4   62.9 12.1 8.44 2.25 4.16 4.05 1.34 1.56 1.15 0.00 1.51 0.10 0.08 0.29
METAL5   61.5 8.95 7.42 6.26 0.00 5.58 4.11 2.63 1.77 0.00 1.28 0.00 0.25 0.19
METAL6   68.1 0.07 11.8 3.39 0.00 4.88 0.87 3.03 0.00 0.00 1.12 0.00 0.29 6.33
Total    63.7 5.73 7.77 5.04 3.53 5.00 2.56 2.21 1.24 0.00 1.46 0.08 0.18 1.42


Initial. Total Wire Length = 578869.53
Initial. Layer METAL wire length = 13388.01
Initial. Layer METAL2 wire length = 161322.77
Initial. Layer METAL3 wire length = 179022.71
Initial. Layer METAL4 wire length = 75763.78
Initial. Layer METAL5 wire length = 77849.32
Initial. Layer METAL6 wire length = 71522.93
Initial. Total Number of Contacts = 84915
Initial. Via VIA12A count = 39903
Initial. Via VIA23 count = 32604
Initial. Via VIA34 count = 6394
Initial. Via VIA45 count = 3357
Initial. Via VIA56 count = 2657
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   46  Alloctr   47  Proc 1525 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1102 Max = 9 GRCs =  1109 (1.35%)
phase1. H routing: Overflow =   430 Max = 9 (GRCs =  3) GRCs =   490 (1.19%)
phase1. V routing: Overflow =   672 Max = 8 (GRCs =  1) GRCs =   619 (1.51%)
phase1. METAL      Overflow =    83 Max = 2 (GRCs =  2) GRCs =   100 (0.24%)
phase1. METAL2     Overflow =   283 Max = 5 (GRCs =  1) GRCs =   371 (0.90%)
phase1. METAL3     Overflow =   179 Max = 6 (GRCs =  1) GRCs =   255 (0.62%)
phase1. METAL4     Overflow =    85 Max = 4 (GRCs =  1) GRCs =    77 (0.19%)
phase1. METAL5     Overflow =   167 Max = 9 (GRCs =  3) GRCs =   135 (0.33%)
phase1. METAL6     Overflow =   303 Max = 8 (GRCs =  1) GRCs =   171 (0.42%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    90 Max =  3 GRCs =   227 (0.69%)
phase1. H routing: Overflow =    21 Max =  1 (GRCs =  2) GRCs =    79 (0.48%)
phase1. V routing: Overflow =    68 Max =  3 (GRCs =  2) GRCs =   148 (0.90%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =    17 Max =  0 (GRCs = 67) GRCs =    67 (0.41%)
phase1. METAL3     Overflow =     3 Max =  1 (GRCs =  1) GRCs =    11 (0.07%)
phase1. METAL4     Overflow =    13 Max =  0 (GRCs = 27) GRCs =    27 (0.16%)
phase1. METAL5     Overflow =    18 Max =  1 (GRCs =  1) GRCs =    68 (0.41%)
phase1. METAL6     Overflow =    38 Max =  3 (GRCs =  2) GRCs =    54 (0.33%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    93.0 2.52 1.92 0.72 0.28 0.41 0.21 0.23 0.29 0.00 0.16 0.00 0.00 0.17
METAL2   47.3 6.98 9.40 9.79 8.53 6.98 4.63 2.67 1.73 0.00 1.68 0.03 0.06 0.22
METAL3   51.4 3.94 7.19 8.03 7.85 8.01 4.36 3.20 2.62 0.00 3.01 0.01 0.04 0.26
METAL4   61.1 12.2 8.57 2.40 4.79 4.57 1.52 1.68 1.31 0.00 1.69 0.01 0.02 0.10
METAL5   58.9 8.85 7.34 6.84 0.00 6.37 4.96 2.93 2.08 0.00 1.53 0.00 0.05 0.12
METAL6   70.3 0.11 14.2 3.31 0.00 6.02 1.22 3.25 0.00 0.00 1.15 0.00 0.11 0.22
Total    63.4 5.80 8.15 5.22 3.61 5.43 2.84 2.34 1.35 0.00 1.55 0.01 0.05 0.18


phase1. Total Wire Length = 558994.10
phase1. Layer METAL wire length = 13741.86
phase1. Layer METAL2 wire length = 159439.14
phase1. Layer METAL3 wire length = 171581.62
phase1. Layer METAL4 wire length = 77311.97
phase1. Layer METAL5 wire length = 89176.05
phase1. Layer METAL6 wire length = 47743.45
phase1. Total Number of Contacts = 86729
phase1. Via VIA12A count = 39932
phase1. Via VIA23 count = 32769
phase1. Via VIA34 count = 7233
phase1. Via VIA45 count = 4022
phase1. Via VIA56 count = 2773
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   46  Alloctr   47  Proc 1525 
phase2. Routing result:
phase2. Both Dirs: Overflow =   643 Max = 5 GRCs =   541 (0.66%)
phase2. H routing: Overflow =   252 Max = 5 (GRCs =  1) GRCs =   223 (0.54%)
phase2. V routing: Overflow =   391 Max = 5 (GRCs =  1) GRCs =   318 (0.78%)
phase2. METAL      Overflow =    71 Max = 2 (GRCs =  2) GRCs =    85 (0.21%)
phase2. METAL2     Overflow =   229 Max = 4 (GRCs =  1) GRCs =   204 (0.50%)
phase2. METAL3     Overflow =   110 Max = 5 (GRCs =  1) GRCs =    80 (0.20%)
phase2. METAL4     Overflow =    57 Max = 5 (GRCs =  1) GRCs =    38 (0.09%)
phase2. METAL5     Overflow =    70 Max = 3 (GRCs =  5) GRCs =    58 (0.14%)
phase2. METAL6     Overflow =   105 Max = 2 (GRCs = 29) GRCs =    76 (0.19%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    10 Max =  2 GRCs =     8 (0.02%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =    10 Max =  2 (GRCs =  2) GRCs =     8 (0.05%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =    10 Max =  2 (GRCs =  2) GRCs =     8 (0.05%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    94.8 2.30 0.71 0.61 0.34 0.32 0.24 0.23 0.11 0.00 0.17 0.00 0.00 0.14
METAL2   48.9 6.64 8.72 10.1 8.73 7.26 4.28 2.16 1.01 0.00 1.68 0.01 0.05 0.30
METAL3   53.0 3.58 6.16 7.92 7.86 7.74 4.47 3.18 2.56 0.00 3.29 0.01 0.02 0.18
METAL4   63.6 10.0 8.11 2.47 4.83 4.58 1.48 1.73 1.18 0.00 1.76 0.01 0.02 0.08
METAL5   59.0 8.69 7.14 6.80 0.00 6.20 5.11 3.08 2.16 0.00 1.58 0.00 0.12 0.03
METAL6   70.4 0.19 13.8 3.55 0.00 6.31 1.13 3.07 0.00 0.00 1.23 0.00 0.10 0.09
Total    64.7 5.27 7.49 5.30 3.66 5.44 2.81 2.26 1.18 0.00 1.63 0.00 0.05 0.14


phase2. Total Wire Length = 559560.32
phase2. Layer METAL wire length = 14017.00
phase2. Layer METAL2 wire length = 160488.23
phase2. Layer METAL3 wire length = 171502.85
phase2. Layer METAL4 wire length = 77211.73
phase2. Layer METAL5 wire length = 89259.01
phase2. Layer METAL6 wire length = 47081.50
phase2. Total Number of Contacts = 86904
phase2. Via VIA12A count = 39933
phase2. Via VIA23 count = 32840
phase2. Via VIA34 count = 7278
phase2. Via VIA45 count = 4052
phase2. Via VIA56 count = 2801
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   46  Alloctr   47  Proc 1525 
phase3. Routing result:
phase3. Both Dirs: Overflow =   573 Max = 5 GRCs =   502 (0.61%)
phase3. H routing: Overflow =   242 Max = 5 (GRCs =  1) GRCs =   219 (0.53%)
phase3. V routing: Overflow =   331 Max = 5 (GRCs =  1) GRCs =   283 (0.69%)
phase3. METAL      Overflow =    68 Max = 2 (GRCs =  2) GRCs =    82 (0.20%)
phase3. METAL2     Overflow =   219 Max = 4 (GRCs =  1) GRCs =   195 (0.48%)
phase3. METAL3     Overflow =   112 Max = 5 (GRCs =  1) GRCs =    82 (0.20%)
phase3. METAL4     Overflow =    57 Max = 5 (GRCs =  1) GRCs =    38 (0.09%)
phase3. METAL5     Overflow =    62 Max = 3 (GRCs =  3) GRCs =    55 (0.13%)
phase3. METAL6     Overflow =    55 Max = 2 (GRCs =  5) GRCs =    50 (0.12%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     6 Max =  1 GRCs =     6 (0.02%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     6 Max =  1 (GRCs =  6) GRCs =     6 (0.04%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     6 Max =  1 (GRCs =  6) GRCs =     6 (0.04%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    94.7 2.39 0.71 0.61 0.34 0.32 0.24 0.23 0.11 0.00 0.17 0.00 0.00 0.14
METAL2   48.9 6.65 8.72 10.1 8.75 7.28 4.25 2.17 0.99 0.00 1.72 0.01 0.04 0.28
METAL3   53.0 3.56 6.14 7.92 7.86 7.75 4.49 3.19 2.53 0.00 3.33 0.00 0.02 0.19
METAL4   63.6 10.1 8.15 2.46 4.80 4.56 1.48 1.76 1.18 0.00 1.73 0.01 0.02 0.08
METAL5   59.0 8.71 7.16 6.92 0.00 6.17 5.08 3.10 2.14 0.00 1.57 0.00 0.12 0.02
METAL6   70.9 0.19 13.8 3.52 0.00 6.33 1.15 2.88 0.00 0.00 1.02 0.00 0.10 0.03
Total    64.7 5.30 7.50 5.31 3.66 5.45 2.81 2.24 1.17 0.00 1.60 0.00 0.05 0.12


phase3. Total Wire Length = 558975.10
phase3. Layer METAL wire length = 14138.61
phase3. Layer METAL2 wire length = 160469.69
phase3. Layer METAL3 wire length = 171582.32
phase3. Layer METAL4 wire length = 77291.68
phase3. Layer METAL5 wire length = 89169.02
phase3. Layer METAL6 wire length = 46323.77
phase3. Total Number of Contacts = 86910
phase3. Via VIA12A count = 39939
phase3. Via VIA23 count = 32855
phase3. Via VIA34 count = 7274
phase3. Via VIA45 count = 4042
phase3. Via VIA56 count = 2800
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:12 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc   28 
[End of Whole Chip Routing] Total (MB): Used   46  Alloctr   47  Proc 1525 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 25.82 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 29.28 %
Peak    horizontal track utilization = 133.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   45  Alloctr   46  Proc 1525 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:13 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc   30 
[GR: Done] Total (MB): Used   45  Alloctr   46  Proc 1525 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:14 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[End of Global Routing] Stage (MB): Used    9  Alloctr    9  Proc   30 
[End of Global Routing] Total (MB): Used   39  Alloctr   40  Proc 1525 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :        medium              

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used   43  Alloctr   44  Proc 1525 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 76988 of 112454


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    6  Proc   18 
[Track Assign: Iteration 0] Total (MB): Used   44  Alloctr   46  Proc 1544 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:10 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    6  Proc   18 
[Track Assign: Iteration 1] Total (MB): Used   44  Alloctr   46  Proc 1544 

Number of wires with overlap after iteration 1 = 50582 of 94004


Wire length and via report:
---------------------------
Number of METAL wires: 2658              poly_con: 0
Number of METAL2 wires: 47164            VIA12A: 41861
Number of METAL3 wires: 30933            VIA23: 43161
Number of METAL4 wires: 6712             VIA34: 10185
Number of METAL5 wires: 4564             VIA45: 4774
Number of METAL6 wires: 1973             VIA56: 2796
Total number of wires: 94004             vias: 102777

Total METAL wire length: 14491.6
Total METAL2 wire length: 162085.2
Total METAL3 wire length: 180286.9
Total METAL4 wire length: 88314.1
Total METAL5 wire length: 88612.7
Total METAL6 wire length: 45322.9
Total wire length: 579113.5

Longest METAL wire length: 181.2
Longest METAL2 wire length: 361.6
Longest METAL3 wire length: 191.5
Longest METAL4 wire length: 387.0
Longest METAL5 wire length: 450.6
Longest METAL6 wire length: 409.0


[Track Assign: Done] Elapsed real time: 0:00:11 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc   18 
[Track Assign: Done] Total (MB): Used   41  Alloctr   42  Proc 1544 
Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :        medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    3  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   44  Alloctr   45  Proc 1544 
Total number of nets = 12764, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/441 Partitions, Violations =  0
Routed  2/441 Partitions, Violations =  6
Routed  4/441 Partitions, Violations =  15
Routed  6/441 Partitions, Violations =  28
Routed  8/441 Partitions, Violations =  26
Routed  10/441 Partitions, Violations = 17
Routed  12/441 Partitions, Violations = 24
Routed  14/441 Partitions, Violations = 37
Routed  16/441 Partitions, Violations = 45
Routed  18/441 Partitions, Violations = 49
Routed  20/441 Partitions, Violations = 57
Routed  22/441 Partitions, Violations = 59
Routed  24/441 Partitions, Violations = 65
Routed  26/441 Partitions, Violations = 56
Routed  28/441 Partitions, Violations = 56
Routed  30/441 Partitions, Violations = 48
Routed  32/441 Partitions, Violations = 42
Routed  35/441 Partitions, Violations = 61
Routed  36/441 Partitions, Violations = 61
Routed  38/441 Partitions, Violations = 61
Routed  40/441 Partitions, Violations = 60
Routed  42/441 Partitions, Violations = 91
Routed  44/441 Partitions, Violations = 91
Routed  46/441 Partitions, Violations = 91
Routed  48/441 Partitions, Violations = 119
Routed  50/441 Partitions, Violations = 157
Routed  52/441 Partitions, Violations = 223
Routed  55/441 Partitions, Violations = 223
Routed  56/441 Partitions, Violations = 227
Routed  58/441 Partitions, Violations = 209
Routed  60/441 Partitions, Violations = 177
Routed  62/441 Partitions, Violations = 151
Routed  65/441 Partitions, Violations = 167
Routed  66/441 Partitions, Violations = 167
Routed  68/441 Partitions, Violations = 165
Routed  70/441 Partitions, Violations = 150
Routed  72/441 Partitions, Violations = 136
Routed  74/441 Partitions, Violations = 155
Routed  76/441 Partitions, Violations = 165
Routed  78/441 Partitions, Violations = 165
Routed  80/441 Partitions, Violations = 165
Routed  82/441 Partitions, Violations = 184
Routed  84/441 Partitions, Violations = 206
Routed  86/441 Partitions, Violations = 189
Routed  88/441 Partitions, Violations = 193
Routed  91/441 Partitions, Violations = 194
Routed  92/441 Partitions, Violations = 194
Routed  95/441 Partitions, Violations = 178
Routed  96/441 Partitions, Violations = 169
Routed  98/441 Partitions, Violations = 176
Routed  100/441 Partitions, Violations =        161
Routed  102/441 Partitions, Violations =        197
Routed  104/441 Partitions, Violations =        197
Routed  106/441 Partitions, Violations =        196
Routed  110/441 Partitions, Violations =        193
Routed  111/441 Partitions, Violations =        190
Routed  112/441 Partitions, Violations =        201
Routed  114/441 Partitions, Violations =        251
Routed  116/441 Partitions, Violations =        224
Routed  118/441 Partitions, Violations =        233
Routed  120/441 Partitions, Violations =        233
Routed  122/441 Partitions, Violations =        233
Routed  125/441 Partitions, Violations =        233
Routed  126/441 Partitions, Violations =        234
Routed  128/441 Partitions, Violations =        198
Routed  130/441 Partitions, Violations =        222
Routed  132/441 Partitions, Violations =        254
Routed  134/441 Partitions, Violations =        272
Routed  136/441 Partitions, Violations =        272
Routed  138/441 Partitions, Violations =        272
Routed  141/441 Partitions, Violations =        272
Routed  142/441 Partitions, Violations =        272
Routed  144/441 Partitions, Violations =        267
Routed  146/441 Partitions, Violations =        246
Routed  148/441 Partitions, Violations =        223
Routed  150/441 Partitions, Violations =        260
Routed  152/441 Partitions, Violations =        260
Routed  154/441 Partitions, Violations =        260
Routed  158/441 Partitions, Violations =        260
Routed  159/441 Partitions, Violations =        260
Routed  160/441 Partitions, Violations =        260
Routed  162/441 Partitions, Violations =        251
Routed  164/441 Partitions, Violations =        284
Routed  166/441 Partitions, Violations =        294
Routed  168/441 Partitions, Violations =        291
Routed  170/441 Partitions, Violations =        295
Routed  172/441 Partitions, Violations =        301
Routed  176/441 Partitions, Violations =        301
Routed  177/441 Partitions, Violations =        301
Routed  178/441 Partitions, Violations =        301
Routed  180/441 Partitions, Violations =        301
Routed  182/441 Partitions, Violations =        285
Routed  184/441 Partitions, Violations =        293
Routed  186/441 Partitions, Violations =        275
Routed  188/441 Partitions, Violations =        347
Routed  190/441 Partitions, Violations =        342
Routed  192/441 Partitions, Violations =        342
Routed  195/441 Partitions, Violations =        342
Routed  196/441 Partitions, Violations =        342
Routed  200/441 Partitions, Violations =        343
Routed  201/441 Partitions, Violations =        327
Routed  202/441 Partitions, Violations =        311
Routed  204/441 Partitions, Violations =        308
Routed  206/441 Partitions, Violations =        275
Routed  208/441 Partitions, Violations =        298
Routed  210/441 Partitions, Violations =        294
Routed  212/441 Partitions, Violations =        294
Routed  215/441 Partitions, Violations =        294
Routed  216/441 Partitions, Violations =        294
Routed  220/441 Partitions, Violations =        294
Routed  221/441 Partitions, Violations =        301
Routed  222/441 Partitions, Violations =        298
Routed  224/441 Partitions, Violations =        310
Routed  226/441 Partitions, Violations =        378
Routed  228/441 Partitions, Violations =        388
Routed  230/441 Partitions, Violations =        408
Routed  232/441 Partitions, Violations =        408
Routed  235/441 Partitions, Violations =        408
Routed  236/441 Partitions, Violations =        409
Routed  240/441 Partitions, Violations =        411
Routed  241/441 Partitions, Violations =        413
Routed  242/441 Partitions, Violations =        420
Routed  244/441 Partitions, Violations =        409
Routed  246/441 Partitions, Violations =        364
Routed  248/441 Partitions, Violations =        349
Routed  250/441 Partitions, Violations =        334
Routed  252/441 Partitions, Violations =        334
Routed  254/441 Partitions, Violations =        334
Routed  256/441 Partitions, Violations =        333
Routed  259/441 Partitions, Violations =        333
Routed  260/441 Partitions, Violations =        338
Routed  262/441 Partitions, Violations =        357
Routed  264/441 Partitions, Violations =        342
Routed  266/441 Partitions, Violations =        332
Routed  268/441 Partitions, Violations =        343
Routed  270/441 Partitions, Violations =        340
Routed  272/441 Partitions, Violations =        340
Routed  274/441 Partitions, Violations =        340
Routed  277/441 Partitions, Violations =        340
Routed  278/441 Partitions, Violations =        339
Routed  280/441 Partitions, Violations =        377
Routed  282/441 Partitions, Violations =        401
Routed  284/441 Partitions, Violations =        402
Routed  286/441 Partitions, Violations =        400
Routed  288/441 Partitions, Violations =        398
Routed  290/441 Partitions, Violations =        398
Routed  294/441 Partitions, Violations =        402
Routed  295/441 Partitions, Violations =        400
Routed  296/441 Partitions, Violations =        395
Routed  298/441 Partitions, Violations =        383
Routed  300/441 Partitions, Violations =        361
Routed  303/441 Partitions, Violations =        357
Routed  304/441 Partitions, Violations =        357
Routed  306/441 Partitions, Violations =        357
Routed  310/441 Partitions, Violations =        357
Routed  311/441 Partitions, Violations =        377
Routed  312/441 Partitions, Violations =        369
Routed  314/441 Partitions, Violations =        371
Routed  316/441 Partitions, Violations =        377
Routed  318/441 Partitions, Violations =        371
Routed  320/441 Partitions, Violations =        371
Routed  322/441 Partitions, Violations =        371
Routed  325/441 Partitions, Violations =        377
Routed  326/441 Partitions, Violations =        376
Routed  328/441 Partitions, Violations =        387
Routed  330/441 Partitions, Violations =        373
Routed  332/441 Partitions, Violations =        376
Routed  334/441 Partitions, Violations =        377
Routed  336/441 Partitions, Violations =        377
Routed  338/441 Partitions, Violations =        377
Routed  340/441 Partitions, Violations =        363
Routed  342/441 Partitions, Violations =        376
Routed  344/441 Partitions, Violations =        359
Routed  346/441 Partitions, Violations =        360
Routed  348/441 Partitions, Violations =        360
Routed  350/441 Partitions, Violations =        362
Routed  352/441 Partitions, Violations =        362
Routed  354/441 Partitions, Violations =        377
Routed  356/441 Partitions, Violations =        391
Routed  358/441 Partitions, Violations =        393
Routed  360/441 Partitions, Violations =        394
Routed  362/441 Partitions, Violations =        387
Routed  364/441 Partitions, Violations =        385
Routed  366/441 Partitions, Violations =        377
Routed  368/441 Partitions, Violations =        365
Routed  370/441 Partitions, Violations =        374
Routed  372/441 Partitions, Violations =        363
Routed  374/441 Partitions, Violations =        363
Routed  376/441 Partitions, Violations =        363
Routed  378/441 Partitions, Violations =        371
Routed  380/441 Partitions, Violations =        369
Routed  382/441 Partitions, Violations =        373
Routed  384/441 Partitions, Violations =        373
Routed  386/441 Partitions, Violations =        374
Routed  388/441 Partitions, Violations =        382
Routed  390/441 Partitions, Violations =        373
Routed  392/441 Partitions, Violations =        416
Routed  395/441 Partitions, Violations =        411
Routed  396/441 Partitions, Violations =        411
Routed  398/441 Partitions, Violations =        396
Routed  400/441 Partitions, Violations =        331
Routed  402/441 Partitions, Violations =        331
Routed  404/441 Partitions, Violations =        333
Routed  406/441 Partitions, Violations =        329
Routed  408/441 Partitions, Violations =        350
Routed  411/441 Partitions, Violations =        346
Routed  412/441 Partitions, Violations =        346
Routed  414/441 Partitions, Violations =        346
Routed  416/441 Partitions, Violations =        338
Routed  419/441 Partitions, Violations =        337
Routed  420/441 Partitions, Violations =        337
Routed  422/441 Partitions, Violations =        340
Routed  424/441 Partitions, Violations =        361
Routed  426/441 Partitions, Violations =        361
Routed  428/441 Partitions, Violations =        349
Routed  430/441 Partitions, Violations =        349
Routed  432/441 Partitions, Violations =        349
Routed  434/441 Partitions, Violations =        356
Routed  436/441 Partitions, Violations =        353
Routed  438/441 Partitions, Violations =        345
Routed  440/441 Partitions, Violations =        345

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      345
        Diff net spacing : 127
        Diff net var rule spacing : 6
        Diff net via-cut spacing : 1
        Less than minimum area : 22
        Same net spacing : 14
        Short : 119
        Internal-only types : 56

[Iter 0] Elapsed real time: 0:00:52 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:52 total=0:00:52
[Iter 0] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 0] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 0 with 441 parts

Start DR iteration 1: non-uniform partition
Routed  1/88 Partitions, Violations =   290
Routed  2/88 Partitions, Violations =   283
Routed  3/88 Partitions, Violations =   283
Routed  4/88 Partitions, Violations =   275
Routed  5/88 Partitions, Violations =   259
Routed  6/88 Partitions, Violations =   255
Routed  7/88 Partitions, Violations =   282
Routed  8/88 Partitions, Violations =   273
Routed  9/88 Partitions, Violations =   266
Routed  10/88 Partitions, Violations =  264
Routed  11/88 Partitions, Violations =  259
Routed  12/88 Partitions, Violations =  257
Routed  13/88 Partitions, Violations =  255
Routed  14/88 Partitions, Violations =  275
Routed  15/88 Partitions, Violations =  269
Routed  16/88 Partitions, Violations =  266
Routed  17/88 Partitions, Violations =  263
Routed  18/88 Partitions, Violations =  256
Routed  19/88 Partitions, Violations =  253
Routed  20/88 Partitions, Violations =  253
Routed  21/88 Partitions, Violations =  253
Routed  22/88 Partitions, Violations =  252
Routed  23/88 Partitions, Violations =  247
Routed  24/88 Partitions, Violations =  239
Routed  25/88 Partitions, Violations =  235
Routed  26/88 Partitions, Violations =  232
Routed  27/88 Partitions, Violations =  233
Routed  28/88 Partitions, Violations =  228
Routed  29/88 Partitions, Violations =  225
Routed  30/88 Partitions, Violations =  220
Routed  31/88 Partitions, Violations =  217
Routed  32/88 Partitions, Violations =  214
Routed  33/88 Partitions, Violations =  210
Routed  34/88 Partitions, Violations =  211
Routed  35/88 Partitions, Violations =  208
Routed  36/88 Partitions, Violations =  206
Routed  37/88 Partitions, Violations =  203
Routed  38/88 Partitions, Violations =  201
Routed  39/88 Partitions, Violations =  198
Routed  40/88 Partitions, Violations =  195
Routed  41/88 Partitions, Violations =  192
Routed  42/88 Partitions, Violations =  190
Routed  43/88 Partitions, Violations =  187
Routed  44/88 Partitions, Violations =  185
Routed  45/88 Partitions, Violations =  182
Routed  46/88 Partitions, Violations =  181
Routed  47/88 Partitions, Violations =  180
Routed  48/88 Partitions, Violations =  179
Routed  49/88 Partitions, Violations =  178
Routed  50/88 Partitions, Violations =  177
Routed  51/88 Partitions, Violations =  176
Routed  52/88 Partitions, Violations =  175
Routed  53/88 Partitions, Violations =  174
Routed  54/88 Partitions, Violations =  173
Routed  55/88 Partitions, Violations =  172
Routed  56/88 Partitions, Violations =  171
Routed  57/88 Partitions, Violations =  170
Routed  58/88 Partitions, Violations =  168
Routed  59/88 Partitions, Violations =  167
Routed  60/88 Partitions, Violations =  166
Routed  61/88 Partitions, Violations =  165
Routed  62/88 Partitions, Violations =  163
Routed  63/88 Partitions, Violations =  162
Routed  64/88 Partitions, Violations =  161
Routed  65/88 Partitions, Violations =  160
Routed  66/88 Partitions, Violations =  159
Routed  67/88 Partitions, Violations =  158
Routed  68/88 Partitions, Violations =  157
Routed  69/88 Partitions, Violations =  156
Routed  70/88 Partitions, Violations =  155
Routed  71/88 Partitions, Violations =  154
Routed  72/88 Partitions, Violations =  153
Routed  73/88 Partitions, Violations =  152
Routed  74/88 Partitions, Violations =  151
Routed  75/88 Partitions, Violations =  149
Routed  76/88 Partitions, Violations =  147
Routed  77/88 Partitions, Violations =  146
Routed  78/88 Partitions, Violations =  145
Routed  79/88 Partitions, Violations =  144
Routed  80/88 Partitions, Violations =  142
Routed  81/88 Partitions, Violations =  141
Routed  82/88 Partitions, Violations =  140
Routed  83/88 Partitions, Violations =  139
Routed  84/88 Partitions, Violations =  138
Routed  85/88 Partitions, Violations =  137
Routed  86/88 Partitions, Violations =  136
Routed  87/88 Partitions, Violations =  135
Routed  88/88 Partitions, Violations =  134

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      134
        Diff net spacing : 40
        Diff net var rule spacing : 6
        Less than minimum area : 4
        Less than minimum width : 1
        Same net spacing : 2
        Short : 70
        Internal-only types : 11

[Iter 1] Elapsed real time: 0:00:55 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:55 total=0:00:55
[Iter 1] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 1] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 1 with 88 parts

Start DR iteration 2: non-uniform partition
Routed  1/14 Partitions, Violations =   93
Routed  2/14 Partitions, Violations =   72
Routed  3/14 Partitions, Violations =   67
Routed  4/14 Partitions, Violations =   45
Routed  5/14 Partitions, Violations =   45
Routed  6/14 Partitions, Violations =   41
Routed  7/14 Partitions, Violations =   29
Routed  8/14 Partitions, Violations =   29
Routed  9/14 Partitions, Violations =   25
Routed  10/14 Partitions, Violations =  23
Routed  11/14 Partitions, Violations =  22
Routed  12/14 Partitions, Violations =  21
Routed  13/14 Partitions, Violations =  20
Routed  14/14 Partitions, Violations =  27

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      27
        Diff net spacing : 5
        Less than minimum area : 1
        Needs fat contact : 1
        Short : 19
        Internal-only types : 1

[Iter 2] Elapsed real time: 0:00:57 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[Iter 2] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 2] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 2 with 14 parts

Start DR iteration 3: non-uniform partition
Routed  1/9 Partitions, Violations =    93
Routed  2/9 Partitions, Violations =    100
Routed  3/9 Partitions, Violations =    100
Routed  4/9 Partitions, Violations =    95
Routed  5/9 Partitions, Violations =    93
Routed  6/9 Partitions, Violations =    90
Routed  7/9 Partitions, Violations =    88
Routed  8/9 Partitions, Violations =    87
Routed  9/9 Partitions, Violations =    91

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      91
        Diff net spacing : 16
        Same net spacing : 1
        Short : 57
        Internal-only types : 17

[Iter 3] Elapsed real time: 0:00:58 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:58 total=0:00:58
[Iter 3] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 3] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 3 with 9 parts

Start DR iteration 4: non-uniform partition
Routed  1/7 Partitions, Violations =    28
Routed  2/7 Partitions, Violations =    24
Routed  3/7 Partitions, Violations =    26
Routed  4/7 Partitions, Violations =    26
Routed  5/7 Partitions, Violations =    22
Routed  6/7 Partitions, Violations =    41
Routed  7/7 Partitions, Violations =    24

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      24
        Diff net spacing : 8
        Needs fat contact : 1
        Same net spacing : 1
        Short : 10
        Internal-only types : 4

[Iter 4] Elapsed real time: 0:01:00 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:59 total=0:00:59
[Iter 4] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 4] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 4 with 7 parts

Start DR iteration 5: non-uniform partition
Routed  1/7 Partitions, Violations =    39
Routed  2/7 Partitions, Violations =    33
Routed  3/7 Partitions, Violations =    32
Routed  4/7 Partitions, Violations =    32
Routed  5/7 Partitions, Violations =    31
Routed  6/7 Partitions, Violations =    32
Routed  7/7 Partitions, Violations =    30

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Diff net spacing : 3
        Same net spacing : 2
        Short : 25

[Iter 5] Elapsed real time: 0:01:01 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:01:01 total=0:01:01
[Iter 5] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 5] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 5 with 7 parts

Start DR iteration 6: non-uniform partition
Routed  1/5 Partitions, Violations =    9
Routed  2/5 Partitions, Violations =    7
Routed  3/5 Partitions, Violations =    10
Routed  4/5 Partitions, Violations =    78
Routed  5/5 Partitions, Violations =    75

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      75
        Diff net spacing : 16
        Same net spacing : 2
        Short : 56
        Internal-only types : 1

[Iter 6] Elapsed real time: 0:01:02 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:01:02 total=0:01:02
[Iter 6] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 6] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 6 with 5 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    6
Routed  2/2 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 4
        Short : 3

[Iter 7] Elapsed real time: 0:01:03 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:01:02 total=0:01:02
[Iter 7] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 7] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    3
Routed  2/2 Partitions, Violations =    59

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      59
        Diff net spacing : 12
        Less than minimum area : 1
        Same net spacing : 1
        Short : 44
        Internal-only types : 1

[Iter 8] Elapsed real time: 0:01:03 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:01:03 total=0:01:03
[Iter 8] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 8] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 2
        Short : 1

[Iter 9] Elapsed real time: 0:01:04 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:01:03 total=0:01:03
[Iter 9] Stage (MB): Used    5  Alloctr    5  Proc    3 
[Iter 9] Total (MB): Used   47  Alloctr   48  Proc 1548 

End DR iteration 9 with 3 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:01:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:03 total=0:01:03
[DR] Stage (MB): Used    2  Alloctr    1  Proc    3 
[DR] Total (MB): Used   43  Alloctr   44  Proc 1548 
Information: Merged away 1 aligned/redundant DRCs. (ZRT-305)

DR finished with 2 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1


Total Wire Length =                    613031 micron
Total Number of Contacts =             108517
Total Number of Wires =                108291
Total Number of PtConns =              13145
Total Number of Routed Wires =       108291
Total Routed Wire Length =           608729 micron
Total Number of Routed Contacts =       108517
        Layer           METAL :      17271 micron
        Layer          METAL2 :     176865 micron
        Layer          METAL3 :     185860 micron
        Layer          METAL4 :      86716 micron
        Layer          METAL5 :      95169 micron
        Layer          METAL6 :      51151 micron
        Via             VIA56 :       2689
        Via         VIA56_2x1 :        738
        Via    VIA56(rot)_1x2 :          1
        Via         VIA56_1x2 :         14
        Via             VIA45 :       4531
        Via        VIA45(rot) :          2
        Via         VIA45_1x2 :        873
        Via    VIA45(rot)_2x1 :          2
        Via    VIA45(rot)_1x2 :         16
        Via         VIA45_2x1 :        148
        Via             VIA34 :       9953
        Via        VIA34(rot) :          2
        Via            VIA34f :          9
        Via         VIA34_2x1 :       1825
        Via    VIA34(rot)_1x2 :          6
        Via    VIA34(rot)_2x1 :         58
        Via         VIA34_1x2 :         16
        Via             VIA23 :      42494
        Via        VIA23(rot) :          1
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          6
        Via    VIA23(rot)_1x2 :          4
        Via         VIA23_1x2 :       1731
        Via         VIA23_2x1 :         46
        Via            VIA12A :      25870
        Via       VIA12A(rot) :        104
        Via            VIA12B :      15518
        Via            VIA12f :         45
        Via   VIA12A(rot)_1x2 :        810
        Via        VIA12A_2x1 :        819
        Via        VIA12A_1x2 :        159
        Via        VIA12B_1x2 :          2
        Via   VIA12B(rot)_2x1 :          9
        Via        VIA12B_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  6.78% (7353 / 108517 vias)
 
    Layer VIA        =  4.26% (1845   / 43337   vias)
        Weight 1     =  4.26% (1845    vias)
        Un-optimized = 95.74% (41492   vias)
    Layer VIA2       =  4.07% (1802   / 44297   vias)
        Weight 1     =  4.07% (1802    vias)
        Un-optimized = 95.93% (42495   vias)
    Layer VIA3       = 16.13% (1914   / 11869   vias)
        Weight 1     = 16.13% (1914    vias)
        Un-optimized = 83.87% (9955    vias)
    Layer VIA4       = 18.65% (1039   / 5572    vias)
        Weight 1     = 18.65% (1039    vias)
        Un-optimized = 81.35% (4533    vias)
    Layer VIA5       = 21.88% (753    / 3442    vias)
        Weight 1     = 21.88% (753     vias)
        Un-optimized = 78.12% (2689    vias)
 
  Total double via conversion rate    =  6.71% (7284 / 108517 vias)
 
    Layer VIA        =  4.15% (1800   / 43337   vias)
    Layer VIA2       =  4.03% (1787   / 44297   vias)
    Layer VIA3       = 16.05% (1905   / 11869   vias)
    Layer VIA4       = 18.65% (1039   / 5572    vias)
    Layer VIA5       = 21.88% (753    / 3442    vias)
 
  The optimized via conversion rate based on total routed via count =  6.78% (7353 / 108517 vias)
 
    Layer VIA        =  4.26% (1845   / 43337   vias)
        Weight 1     =  4.26% (1845    vias)
        Un-optimized = 95.74% (41492   vias)
    Layer VIA2       =  4.07% (1802   / 44297   vias)
        Weight 1     =  4.07% (1802    vias)
        Un-optimized = 95.93% (42495   vias)
    Layer VIA3       = 16.13% (1914   / 11869   vias)
        Weight 1     = 16.13% (1914    vias)
        Un-optimized = 83.87% (9955    vias)
    Layer VIA4       = 18.65% (1039   / 5572    vias)
        Weight 1     = 18.65% (1039    vias)
        Un-optimized = 81.35% (4533    vias)
    Layer VIA5       = 21.88% (753    / 3442    vias)
        Weight 1     = 21.88% (753     vias)
        Un-optimized = 78.12% (2689    vias)
 

Printing options for 'set_route_zrt_common_options'
-post_detail_route_redundant_via_insertion              :        medium              

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    2 
[Dr init] Total (MB): Used   46  Alloctr   47  Proc 1550 

Redundant via optimization will attempt to replace the following vias: 

      VIA12A    -> VIA12A_2x1    VIA12A_1x2(r) VIA12A_2x1(r) VIA12A_1x2   

      VIA12A(r) -> VIA12A_2x1    VIA12A_1x2(r) VIA12A_2x1(r) VIA12A_1x2   

      VIA12B    -> VIA12B_2x1(r) VIA12B_1x2    VIA12B_2x1    VIA12B_1x2(r)

      VIA12B(r) -> VIA12B_2x1(r) VIA12B_1x2    VIA12B_2x1    VIA12B_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



        There were 260 out of 42779 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    4  Alloctr    4  Proc    2 
[Technology Processing] Total (MB): Used   47  Alloctr   48  Proc 1550 

Begin Redundant via insertion ...

Routed  1/36 Partitions, Violations =   19
Routed  2/36 Partitions, Violations =   22
Routed  3/36 Partitions, Violations =   15
Routed  4/36 Partitions, Violations =   15
Routed  5/36 Partitions, Violations =   15
Routed  6/36 Partitions, Violations =   15
Routed  7/36 Partitions, Violations =   15
Routed  8/36 Partitions, Violations =   18
Routed  9/36 Partitions, Violations =   16
Routed  10/36 Partitions, Violations =  23
Routed  11/36 Partitions, Violations =  23
Routed  12/36 Partitions, Violations =  23
Routed  13/36 Partitions, Violations =  23
Routed  14/36 Partitions, Violations =  59
Routed  15/36 Partitions, Violations =  42
Routed  16/36 Partitions, Violations =  45
Routed  17/36 Partitions, Violations =  46
Routed  18/36 Partitions, Violations =  45
Routed  19/36 Partitions, Violations =  45
Routed  20/36 Partitions, Violations =  47
Routed  21/36 Partitions, Violations =  56
Routed  22/36 Partitions, Violations =  45
Routed  23/36 Partitions, Violations =  61
Routed  24/36 Partitions, Violations =  61
Routed  25/36 Partitions, Violations =  65
Routed  26/36 Partitions, Violations =  72
Routed  27/36 Partitions, Violations =  74
Routed  28/36 Partitions, Violations =  72
Routed  29/36 Partitions, Violations =  92
Routed  30/36 Partitions, Violations =  94
Routed  31/36 Partitions, Violations =  93
Routed  32/36 Partitions, Violations =  93
Routed  33/36 Partitions, Violations =  93
Routed  34/36 Partitions, Violations =  93
Routed  35/36 Partitions, Violations =  78
Routed  36/36 Partitions, Violations =  76

RedundantVia finished with 76 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      76
        Diff net spacing : 20
        Diff net var rule spacing : 9
        Less than NDR width : 2
        Same net spacing : 34
        Short : 3
        Internal-only types : 8


Total Wire Length =                    606687 micron
Total Number of Contacts =             108456
Total Number of Wires =                105478
Total Number of PtConns =              1225
Total Number of Routed Wires =       105478
Total Routed Wire Length =           606384 micron
Total Number of Routed Contacts =       108456
        Layer           METAL :      17365 micron
        Layer          METAL2 :     172426 micron
        Layer          METAL3 :     184560 micron
        Layer          METAL4 :      86598 micron
        Layer          METAL5 :      94932 micron
        Layer          METAL6 :      50806 micron
        Via             VIA56 :         47
        Via         VIA56_2x1 :       2935
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        456
        Via             VIA45 :         69
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         34
        Via         VIA45_2x1 :       1523
        Via             VIA34 :        326
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9733
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1685
        Via             VIA23 :       3167
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          8
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26544
        Via         VIA23_2x1 :      14525
        Via            VIA12A :       4715
        Via       VIA12A(rot) :         20
        Via            VIA12B :       1606
        Via            VIA12f :         45
        Via   VIA12A(rot)_1x2 :       4379
        Via        VIA12A_2x1 :      12637
        Via        VIA12A_1x2 :       5440
        Via   VIA12A(rot)_2x1 :        566
        Via        VIA12B_1x2 :      11759
        Via   VIA12B(rot)_2x1 :       1675
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        327

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.83% (98506 / 108456 vias)
 
    Layer VIA        = 85.36% (36974  / 43315   vias)
        Weight 1     = 85.36% (36974   vias)
        Un-optimized = 14.64% (6341    vias)
    Layer VIA2       = 92.85% (41099  / 44266   vias)
        Weight 1     = 92.85% (41099   vias)
        Un-optimized =  7.15% (3167    vias)
    Layer VIA3       = 97.25% (11538  / 11864   vias)
        Weight 1     = 97.25% (11538   vias)
        Un-optimized =  2.75% (326     vias)
    Layer VIA4       = 98.76% (5501   / 5570    vias)
        Weight 1     = 98.76% (5501    vias)
        Un-optimized =  1.24% (69      vias)
    Layer VIA5       = 98.63% (3394   / 3441    vias)
        Weight 1     = 98.63% (3394    vias)
        Un-optimized =  1.37% (47      vias)
 
  Total double via conversion rate    = 90.76% (98437 / 108456 vias)
 
    Layer VIA        = 85.26% (36929  / 43315   vias)
    Layer VIA2       = 92.81% (41084  / 44266   vias)
    Layer VIA3       = 97.18% (11529  / 11864   vias)
    Layer VIA4       = 98.76% (5501   / 5570    vias)
    Layer VIA5       = 98.63% (3394   / 3441    vias)
 
  The optimized via conversion rate based on total routed via count = 90.83% (98506 / 108456 vias)
 
    Layer VIA        = 85.36% (36974  / 43315   vias)
        Weight 1     = 85.36% (36974   vias)
        Un-optimized = 14.64% (6341    vias)
    Layer VIA2       = 92.85% (41099  / 44266   vias)
        Weight 1     = 92.85% (41099   vias)
        Un-optimized =  7.15% (3167    vias)
    Layer VIA3       = 97.25% (11538  / 11864   vias)
        Weight 1     = 97.25% (11538   vias)
        Un-optimized =  2.75% (326     vias)
    Layer VIA4       = 98.76% (5501   / 5570    vias)
        Weight 1     = 98.76% (5501    vias)
        Un-optimized =  1.24% (69      vias)
    Layer VIA5       = 98.63% (3394   / 3441    vias)
        Weight 1     = 98.63% (3394    vias)
        Un-optimized =  1.37% (47      vias)
 

[RedundantVia] Elapsed real time: 0:00:37 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[RedundantVia] Stage (MB): Used    9  Alloctr    9  Proc   29 
[RedundantVia] Total (MB): Used   53  Alloctr   54  Proc 1577 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:41 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:01:40 total=0:01:40
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc   33 
[Dr init] Total (MB): Used   53  Alloctr   54  Proc 1577 
Total number of nets = 12764, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/45 Partitions, Violations =   72
Routed  2/45 Partitions, Violations =   70
Routed  3/45 Partitions, Violations =   58
Routed  4/45 Partitions, Violations =   56
Routed  5/45 Partitions, Violations =   54
Routed  6/45 Partitions, Violations =   53
Routed  7/45 Partitions, Violations =   52
Routed  8/45 Partitions, Violations =   51
Routed  9/45 Partitions, Violations =   47
Routed  10/45 Partitions, Violations =  44
Routed  11/45 Partitions, Violations =  42
Routed  12/45 Partitions, Violations =  40
Routed  13/45 Partitions, Violations =  38
Routed  14/45 Partitions, Violations =  36
Routed  15/45 Partitions, Violations =  33
Routed  16/45 Partitions, Violations =  32
Routed  17/45 Partitions, Violations =  30
Routed  18/45 Partitions, Violations =  29
Routed  19/45 Partitions, Violations =  33
Routed  20/45 Partitions, Violations =  32
Routed  21/45 Partitions, Violations =  32
Routed  22/45 Partitions, Violations =  31
Routed  23/45 Partitions, Violations =  30
Routed  24/45 Partitions, Violations =  29
Routed  25/45 Partitions, Violations =  28
Routed  26/45 Partitions, Violations =  26
Routed  27/45 Partitions, Violations =  25
Routed  28/45 Partitions, Violations =  24
Routed  29/45 Partitions, Violations =  23
Routed  30/45 Partitions, Violations =  22
Routed  31/45 Partitions, Violations =  21
Routed  32/45 Partitions, Violations =  20
Routed  33/45 Partitions, Violations =  19
Routed  34/45 Partitions, Violations =  18
Routed  35/45 Partitions, Violations =  17
Routed  36/45 Partitions, Violations =  16
Routed  37/45 Partitions, Violations =  15
Routed  38/45 Partitions, Violations =  14
Routed  39/45 Partitions, Violations =  13
Routed  40/45 Partitions, Violations =  68
Routed  41/45 Partitions, Violations =  67
Routed  42/45 Partitions, Violations =  66
Routed  43/45 Partitions, Violations =  65
Routed  44/45 Partitions, Violations =  63
Routed  45/45 Partitions, Violations =  62

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      62
        Diff net spacing : 11
        Same net spacing : 1
        Short : 45
        Internal-only types : 5

[Iter 1] Elapsed real time: 0:01:42 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:42 total=0:01:42
[Iter 1] Stage (MB): Used   12  Alloctr   12  Proc   35 
[Iter 1] Total (MB): Used   54  Alloctr   55  Proc 1579 

End DR iteration 1 with 45 parts

Information: Merged away 26 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    5
Routed  2/3 Partitions, Violations =    2
Routed  3/3 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 2] Elapsed real time: 0:01:42 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:42 total=0:01:42
[Iter 2] Stage (MB): Used   12  Alloctr   12  Proc   36 
[Iter 2] Total (MB): Used   54  Alloctr   55  Proc 1581 

End DR iteration 2 with 3 parts

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:01:42 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:42 total=0:01:42
[DR] Stage (MB): Used    9  Alloctr    9  Proc   36 
[DR] Total (MB): Used   50  Alloctr   51  Proc 1581 
[DR: Done] Elapsed real time: 0:01:42 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:42 total=0:01:42
[DR: Done] Stage (MB): Used    8  Alloctr    8  Proc   36 
[DR: Done] Total (MB): Used   49  Alloctr   50  Proc 1581 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1



Total Wire Length =                    606684 micron
Total Number of Contacts =             108450
Total Number of Wires =                105463
Total Number of PtConns =              1231
Total Number of Routed Wires =       105463
Total Routed Wire Length =           606379 micron
Total Number of Routed Contacts =       108450
        Layer           METAL :      17366 micron
        Layer          METAL2 :     172450 micron
        Layer          METAL3 :     184545 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94932 micron
        Layer          METAL6 :      50814 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        456
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        344
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9718
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1683
        Via             VIA23 :       3197
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26530
        Via         VIA23_2x1 :      14501
        Via            VIA12A :       4735
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1610
        Via            VIA12f :         45
        Via   VIA12A(rot)_1x2 :       4377
        Via        VIA12A_2x1 :      12623
        Via        VIA12A_1x2 :       5439
        Via   VIA12A(rot)_2x1 :        566
        Via        VIA12B_1x2 :      11750
        Via   VIA12B(rot)_2x1 :       1671
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.75% (98415 / 108450 vias)
 
    Layer VIA        = 85.30% (36943  / 43309   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6366    vias)
    Layer VIA2       = 92.78% (41062  / 44259   vias)
        Weight 1     = 92.78% (41062   vias)
        Un-optimized =  7.22% (3197    vias)
    Layer VIA3       = 97.10% (11521  / 11865   vias)
        Weight 1     = 97.10% (11521   vias)
        Un-optimized =  2.90% (344     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3392   / 3443    vias)
        Weight 1     = 98.52% (3392    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.68% (98346 / 108450 vias)
 
    Layer VIA        = 85.20% (36898  / 43309   vias)
    Layer VIA2       = 92.74% (41047  / 44259   vias)
    Layer VIA3       = 97.02% (11512  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3392   / 3443    vias)
 
  The optimized via conversion rate based on total routed via count = 90.75% (98415 / 108450 vias)
 
    Layer VIA        = 85.30% (36943  / 43309   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6366    vias)
    Layer VIA2       = 92.78% (41062  / 44259   vias)
        Weight 1     = 92.78% (41062   vias)
        Un-optimized =  7.22% (3197    vias)
    Layer VIA3       = 97.10% (11521  / 11865   vias)
        Weight 1     = 97.10% (11521   vias)
        Un-optimized =  2.90% (344     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3392   / 3443    vias)
        Weight 1     = 98.52% (3392    vias)
        Un-optimized =  1.48% (51      vias)
 

Total number of nets = 12764
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sat May 13 19:40:48 2023
1
icc_shell> report_clock_tree -summary
  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 151 Mbytes -- main task 489 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clock tree
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 19:41:47 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
PCI_CLK              201       5         5         0.0207    0.2230      0            102.8772
SYS_CLK              902       22        23        0.1193    0.5625      0            350.9928
SYS_2x_CLK           254       7         7         0.0242    0.2344      0            128.5965
SDRAM_CLK            661       14        14        0.0436    0.2947      0            364.6089
SD_DDR_CLK           0         0         0         0.0000    0.0000      0              0.0000
1
icc_shell> report_clock_timing -type skew
 
****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 19:44:59 2023
****************************************

  Clock: PCI_CLK
  Clock Pin                              Latency    CRP      Skew
----------------------------------------------------------------------------
  I_PCI_TOP/I_PCI_CORE/pc_be_en_reg/CP   0.22                          wrp-+
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/this_addr_g_int_reg_6_/CP
                                         0.19      -0.00     0.03      wrp-+
----------------------------------------------------------------------------

  Clock: SDRAM_CLK
  Clock Pin                              Latency    CRP      Skew
----------------------------------------------------------------------------
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/data_out_reg_21_/CP
                                         0.29                          wrp-+
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/CPN
                                         0.24      -0.00     0.04      wfp-+
----------------------------------------------------------------------------

  Clock: SD_DDR_CLK
  No local skews.


  Clock: SYS_2x_CLK
  Clock Pin                              Latency    CRP      Skew
----------------------------------------------------------------------------
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_2_/CP
                                         0.23                          wrp-+
  I_RISC_CORE/I_ALU/Lachd_Result_reg_4_/CP
                                         0.20      -0.00     0.03      wrp-+
----------------------------------------------------------------------------

  Clock: SYS_CLK
  Clock Pin                              Latency    CRP      Skew
----------------------------------------------------------------------------
  I_BLENDER_1/result_reg_11_/CP          0.56                          wrp-+
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/CE1
                                         0.42      -0.00     0.14      wrp-+
----------------------------------------------------------------------------

1
icc_shell> report_qor
 
****************************************
Report : qor
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 19:46:28 2023
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.02
  Critical Path Slack:           2.24
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.69
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.03
  Critical Path Slack:           1.98
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.37
  Critical Path Slack:           7.03
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.58
  Critical Path Slack:           2.64
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          3.45
  Critical Path Slack:           0.06
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          7.64
  Critical Path Slack:           0.06
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5319
  Leaf Cell Count:              10770
  Buf/Inv Cell Count:            1205
  Buf Cell Count:                 192
  Inv Cell Count:                1013
  CT Buf/Inv Cell Count:           48
  Combinational Cell Count:      8782
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18602.750000
  Noncombinational Area: 17046.500000
  Buf/Inv Area:           1162.500000
  Total Buffer Area:           402.00
  Total Inverter Area:         760.50
  Macro/Black Box Area:  35512.060547
  Net Area:               9392.014042
  Net XLength        :      312341.25
  Net YLength        :      316868.88
  -----------------------------------
  Cell Area:             71161.310547
  Design Area:           80553.324589
  Net Length        :       629210.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         12767
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               13.25
  -----------------------------------------
  Overall Compile Time:               14.35
  Overall Compile Wall Clock Time:    15.21

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
icc_shell> report_constraints -all
 
****************************************
Report : constraint
        -all_violators
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 19:50:59 2023
****************************************


   max_transition

                             Required        Actual
   Net                      Transition     Transition        Slack
   -----------------------------------------------------------------
   pstop_n_en                   2.00           2.10          -0.10  (VIOLATED)
       PIN :   I_PCI_TOP/I_PCI_CORE/d_out_p_bus_reg_13_/Q
                                2.00           2.10          -0.10  (VIOLATED)

   -----------------------------------------------------------------
   Total                      1                  -0.10  

   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   ORCA_TOP                     0.00       80553.33       -80553.33 (VIOLATED)


1
icc_shell> route_opt -skip_initial_route -power
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : leakage
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
ROPT:    Skipping Initial Route             Sat May 13 19:53:20 2023
 
****************************************
Report : qor
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 19:53:20 2023
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.02
  Critical Path Slack:           2.24
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.69
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.03
  Critical Path Slack:           1.98
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.37
  Critical Path Slack:           7.03
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.58
  Critical Path Slack:           2.64
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          3.45
  Critical Path Slack:           0.06
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          7.64
  Critical Path Slack:           0.06
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5319
  Leaf Cell Count:              10770
  Buf/Inv Cell Count:            1205
  Buf Cell Count:                 192
  Inv Cell Count:                1013
  CT Buf/Inv Cell Count:           48
  Combinational Cell Count:      8782
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18602.750000
  Noncombinational Area: 17046.500000
  Buf/Inv Area:           1162.500000
  Total Buffer Area:           402.00
  Total Inverter Area:         760.50
  Macro/Black Box Area:  35512.060547
  Net Area:               9392.014042
  Net XLength        :      312341.25
  Net YLength        :      316868.88
  -----------------------------------
  Cell Area:             71161.310547
  Design Area:           80553.324589
  Net Length        :       629210.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         12767
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               13.25
  -----------------------------------------
  Overall Compile Time:               14.35
  Overall Compile Wall Clock Time:    15.21

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 1 
ROPT:    Running Optimization Stage 1             Sat May 13 19:53:21 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 1
  Total moveable cell area: 214801.5
  Total fixed cell area: 215838.3
  Total physical cell area: 430639.9
  Core area: (20000 20000 731350 728480)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Leakage Power Optimization
  -------------------------------------

  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   71163.1      0.00       0.0       0.0 I_PCI_TOP/I_PCI_CORE/pstop_n_en 414446720.0000      0.00  
    0:00:02   71163.1      0.00       0.0       0.0 I_PCI_TOP/I_PCI_CORE/pstop_n_en 414446720.0000      0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    954 pre-routes for placement blockage/checking
    1123 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 575 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sat May 13 19:53:23 2023
****************************************
Std cell utilization: 81.85%  (142634/(333120-158860))
(Non-fixed + Fixed)
Std cell utilization: 81.78%  (141987/(333120-159507))
(Non-fixed only)
Chip area:            333120   sites, bbox (20.00 20.00 731.35 728.48) um
Std cell area:        142634   sites, (non-fixed:141987 fixed:647)
                      10759    cells, (non-fixed:10709  fixed:50)
Macro cell area:      145612   sites
                      12       cells
Placement blockages:  158860   sites, (excluding fixed std cells)
                      159507   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      7168     sites, (routing blockages and signal pre-route)
Lib cell count:       74 
Avg. std cell width:  5.26 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 192)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sat May 13 19:53:23 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     partial     7.38        1.84        via additive      ---
METAL3     partial     10000.00    10000.00    via additive      ---
METAL4     partial     10000.00    10000.00    via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---

Total 3 (out of 10709) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sat May 13 19:53:23 2023
****************************************

avg cell displacement:    0.369 um ( 0.10 row height)
max cell displacement:    0.369 um ( 0.10 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 10709 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Legalizing 2 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : ORCA_TOP
  Version: L-2016.03-SP1
  Date   : Sat May 13 19:53:23 2023
****************************************

avg cell displacement:    8.815 um ( 2.39 row height)
max cell displacement:    8.815 um ( 2.39 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 10709 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 192 horizontal rows
    24 route guides
    954 pre-routes for placement blockage/checking
    1123 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 575 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(751760,748480). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(751760,748480). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site width (410), object's width and height(174160,162450). (PSYN-523)
Warning: Cell I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM is not integer multiples of min site height (3690), object's width and height(162450,162450). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site width (410), object's width and height(104080,122130). (PSYN-523)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 is not integer multiples of min site height (3690), object's width and height(122130,122130). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Warning: The 'VIA12A' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL6' layer. (RT-066)
Via on layer (CONT) needs more than one tracks
Split 1 nets of total 1 nets.
Updating the database ...
ROPT:    Optimization Stage 1 Done             Sat May 13 19:53:26 2023
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Stage 1 Eco Route             Sat May 13 19:53:26 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Warning: The 'VIA12A' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL6' layer. (RT-066)
Via on layer (CONT) needs more than one tracks
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Extraction] Total (MB): Used   39  Alloctr   40  Proc 1581 
Num of eco nets = 12765
Num of open eco nets = 2
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 1581 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   44  Alloctr   45  Proc 1581 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,751.76,748.48)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 1581 
Net statistics:
Total number of nets     = 12765
Number of nets to route  = 2
Number of single or zero port nets = 162
Number of nets with min-layer-mode soft = 71
Number of nets with min-layer-mode soft-cost-medium = 71
Number of nets with max-layer-mode hard = 31
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
12601 nets are fully connected,
 of which 12601 are detail routed and 0 are global routed.
9 nets have non-default rule clock_double_spacing
18 nets have non-default rule 2X_SPACING
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 1581 
Average gCell capacity  1.62     on layer (1)    METAL
Average gCell capacity  5.18     on layer (2)    METAL2
Average gCell capacity  4.02     on layer (3)    METAL3
Average gCell capacity  3.51     on layer (4)    METAL4
Average gCell capacity  2.76     on layer (5)    METAL5
Average gCell capacity  2.34     on layer (6)    METAL6
Average number of tracks per gCell 9.04  on layer (1)    METAL
Average number of tracks per gCell 9.04  on layer (2)    METAL2
Average number of tracks per gCell 9.04  on layer (3)    METAL3
Average number of tracks per gCell 7.20  on layer (4)    METAL4
Average number of tracks per gCell 4.57  on layer (5)    METAL5
Average number of tracks per gCell 3.82  on layer (6)    METAL6
Number of gCells = 246036
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   53  Alloctr   54  Proc 1581 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 1581 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   54  Alloctr   55  Proc 1581 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   54  Alloctr   55  Proc 1581 
Initial. Routing result:
Initial. Both Dirs: Overflow =   666 Max = 12 GRCs =   538 (0.66%)
Initial. H routing: Overflow =   287 Max = 10 (GRCs =  1) GRCs =   242 (0.59%)
Initial. V routing: Overflow =   379 Max = 12 (GRCs =  1) GRCs =   296 (0.72%)
Initial. METAL      Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
Initial. METAL2     Overflow =   352 Max = 12 (GRCs =  1) GRCs =   276 (0.67%)
Initial. METAL3     Overflow =   277 Max = 10 (GRCs =  1) GRCs =   233 (0.57%)
Initial. METAL4     Overflow =    14 Max =  2 (GRCs =  2) GRCs =    12 (0.03%)
Initial. METAL5     Overflow =     5 Max =  2 (GRCs =  1) GRCs =     4 (0.01%)
Initial. METAL6     Overflow =    13 Max =  2 (GRCs =  5) GRCs =     8 (0.02%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     8 Max =  1 GRCs =     8 (0.02%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.04%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
Initial. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL4     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. METAL5     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. METAL6     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    95.0 2.17 0.70 0.64 0.35 0.31 0.26 0.28 0.08 0.00 0.15 0.00 0.00 0.01
METAL2   49.0 7.53 9.63 10.7 8.72 6.63 3.35 1.49 0.78 0.00 1.39 0.04 0.07 0.52
METAL3   49.6 3.75 6.49 8.53 8.36 8.65 4.87 3.60 2.73 0.00 2.71 0.15 0.22 0.28
METAL4   63.6 12.8 9.71 2.33 4.34 3.59 1.13 0.90 0.28 0.00 1.21 0.01 0.01 0.01
METAL5   56.4 9.30 8.04 7.80 0.00 6.77 5.47 2.98 1.94 0.00 1.24 0.00 0.00 0.01
METAL6   71.2 0.21 13.7 3.72 0.00 6.60 1.12 2.62 0.00 0.00 0.72 0.00 0.01 0.02
Total    64.0 5.99 8.14 5.63 3.66 5.43 2.67 1.97 0.95 0.00 1.23 0.03 0.05 0.14


Initial. Total Wire Length = 11.48
Initial. Layer METAL wire length = 0.00
Initial. Layer METAL2 wire length = 7.62
Initial. Layer METAL3 wire length = 3.85
Initial. Layer METAL4 wire length = 0.00
Initial. Layer METAL5 wire length = 0.00
Initial. Layer METAL6 wire length = 0.00
Initial. Total Number of Contacts = 4
Initial. Via VIA12A count = 2
Initial. Via VIA23 count = 2
Initial. Via VIA34 count = 0
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   54  Alloctr   55  Proc 1581 
phase1. Routing result:
phase1. Both Dirs: Overflow =   666 Max = 12 GRCs =   538 (0.66%)
phase1. H routing: Overflow =   287 Max = 10 (GRCs =  1) GRCs =   242 (0.59%)
phase1. V routing: Overflow =   379 Max = 12 (GRCs =  1) GRCs =   296 (0.72%)
phase1. METAL      Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. METAL2     Overflow =   352 Max = 12 (GRCs =  1) GRCs =   276 (0.67%)
phase1. METAL3     Overflow =   277 Max = 10 (GRCs =  1) GRCs =   233 (0.57%)
phase1. METAL4     Overflow =    14 Max =  2 (GRCs =  2) GRCs =    12 (0.03%)
phase1. METAL5     Overflow =     5 Max =  2 (GRCs =  1) GRCs =     4 (0.01%)
phase1. METAL6     Overflow =    13 Max =  2 (GRCs =  5) GRCs =     8 (0.02%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     8 Max =  1 GRCs =     8 (0.02%)
phase1. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.04%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
phase1. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL4     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. METAL5     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. METAL6     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    95.0 2.17 0.70 0.64 0.35 0.31 0.26 0.28 0.08 0.00 0.15 0.00 0.00 0.01
METAL2   49.0 7.53 9.63 10.7 8.72 6.63 3.35 1.49 0.78 0.00 1.39 0.04 0.07 0.52
METAL3   49.6 3.75 6.49 8.53 8.36 8.65 4.87 3.60 2.73 0.00 2.71 0.15 0.22 0.28
METAL4   63.6 12.8 9.71 2.33 4.34 3.59 1.13 0.90 0.28 0.00 1.21 0.01 0.01 0.01
METAL5   56.4 9.30 8.04 7.80 0.00 6.77 5.47 2.98 1.94 0.00 1.24 0.00 0.00 0.01
METAL6   71.2 0.21 13.7 3.72 0.00 6.60 1.12 2.62 0.00 0.00 0.72 0.00 0.01 0.02
Total    64.0 5.99 8.14 5.63 3.66 5.43 2.67 1.97 0.95 0.00 1.23 0.03 0.05 0.14


phase1. Total Wire Length = 11.48
phase1. Layer METAL wire length = 0.00
phase1. Layer METAL2 wire length = 7.62
phase1. Layer METAL3 wire length = 3.85
phase1. Layer METAL4 wire length = 0.00
phase1. Layer METAL5 wire length = 0.00
phase1. Layer METAL6 wire length = 0.00
phase1. Total Number of Contacts = 4
phase1. Via VIA12A count = 2
phase1. Via VIA23 count = 2
phase1. Via VIA34 count = 0
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   54  Alloctr   55  Proc 1581 
phase2. Routing result:
phase2. Both Dirs: Overflow =   666 Max = 12 GRCs =   538 (0.66%)
phase2. H routing: Overflow =   287 Max = 10 (GRCs =  1) GRCs =   242 (0.59%)
phase2. V routing: Overflow =   379 Max = 12 (GRCs =  1) GRCs =   296 (0.72%)
phase2. METAL      Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase2. METAL2     Overflow =   352 Max = 12 (GRCs =  1) GRCs =   276 (0.67%)
phase2. METAL3     Overflow =   277 Max = 10 (GRCs =  1) GRCs =   233 (0.57%)
phase2. METAL4     Overflow =    14 Max =  2 (GRCs =  2) GRCs =    12 (0.03%)
phase2. METAL5     Overflow =     5 Max =  2 (GRCs =  1) GRCs =     4 (0.01%)
phase2. METAL6     Overflow =    13 Max =  2 (GRCs =  5) GRCs =     8 (0.02%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     8 Max =  1 GRCs =     8 (0.02%)
phase2. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.04%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase2. METAL5     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. METAL6     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.01%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    95.0 2.17 0.70 0.64 0.35 0.31 0.26 0.28 0.08 0.00 0.15 0.00 0.00 0.01
METAL2   49.0 7.53 9.63 10.7 8.72 6.63 3.35 1.49 0.78 0.00 1.39 0.04 0.07 0.52
METAL3   49.6 3.75 6.49 8.53 8.36 8.65 4.87 3.60 2.73 0.00 2.71 0.15 0.22 0.28
METAL4   63.6 12.8 9.71 2.33 4.34 3.59 1.13 0.90 0.28 0.00 1.21 0.01 0.01 0.01
METAL5   56.4 9.30 8.04 7.80 0.00 6.77 5.47 2.98 1.94 0.00 1.24 0.00 0.00 0.01
METAL6   71.2 0.21 13.7 3.72 0.00 6.60 1.12 2.62 0.00 0.00 0.72 0.00 0.01 0.02
Total    64.0 5.99 8.14 5.63 3.66 5.43 2.67 1.97 0.95 0.00 1.23 0.03 0.05 0.14


phase2. Total Wire Length = 11.48
phase2. Layer METAL wire length = 0.00
phase2. Layer METAL2 wire length = 7.62
phase2. Layer METAL3 wire length = 3.85
phase2. Layer METAL4 wire length = 0.00
phase2. Layer METAL5 wire length = 0.00
phase2. Layer METAL6 wire length = 0.00
phase2. Total Number of Contacts = 4
phase2. Via VIA12A count = 2
phase2. Via VIA23 count = 2
phase2. Via VIA34 count = 0
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   54  Alloctr   55  Proc 1581 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 23.59 %
Peak    vertical track utilization   = 169.23 %
Average horizontal track utilization = 28.88 %
Peak    horizontal track utilization = 125.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[GR: Done] Total (MB): Used   52  Alloctr   53  Proc 1581 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    7  Alloctr    8  Proc    0 
[GR: Done] Total (MB): Used   52  Alloctr   53  Proc 1581 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   47  Alloctr   48  Proc 1581 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: GR] Stage (MB): Used   44  Alloctr   44  Proc    0 
[ECO: GR] Total (MB): Used   47  Alloctr   48  Proc 1581 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   44  Alloctr   45  Proc 1581 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 4 of 8


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   44  Alloctr   45  Proc 1581 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   44  Alloctr   45  Proc 1581 

Number of wires with overlap after iteration 1 = 3 of 6


Wire length and via report:
---------------------------
Number of METAL wires: 0                 poly_con: 0
Number of METAL2 wires: 3                VIA12A: 2
Number of METAL3 wires: 3                VIA23: 6
Number of METAL4 wires: 0                VIA34: 0
Number of METAL5 wires: 0                VIA45: 0
Number of METAL6 wires: 0                VIA56: 0
Total number of wires: 6                 vias: 8

Total METAL wire length: 0.0
Total METAL2 wire length: 10.7
Total METAL3 wire length: 4.5
Total METAL4 wire length: 0.0
Total METAL5 wire length: 0.0
Total METAL6 wire length: 0.0
Total wire length: 15.2

Longest METAL wire length: 0.0
Longest METAL2 wire length: 8.6
Longest METAL3 wire length: 2.0
Longest METAL4 wire length: 0.0
Longest METAL5 wire length: 0.0
Longest METAL6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   42  Alloctr   43  Proc 1581 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: CDR] Stage (MB): Used   40  Alloctr   40  Proc    0 
[ECO: CDR] Total (MB): Used   42  Alloctr   43  Proc 1581 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   2
Checked 3/36 Partitions, Violations =   2
Checked 4/36 Partitions, Violations =   2
Checked 5/36 Partitions, Violations =   2
Checked 6/36 Partitions, Violations =   2
Checked 7/36 Partitions, Violations =   2
Checked 8/36 Partitions, Violations =   2
Checked 9/36 Partitions, Violations =   2
Checked 10/36 Partitions, Violations =  2
Checked 11/36 Partitions, Violations =  2
Checked 12/36 Partitions, Violations =  2
Checked 13/36 Partitions, Violations =  2
Checked 14/36 Partitions, Violations =  19
Checked 15/36 Partitions, Violations =  20
Checked 16/36 Partitions, Violations =  21
Checked 17/36 Partitions, Violations =  23
Checked 18/36 Partitions, Violations =  23
Checked 19/36 Partitions, Violations =  23
Checked 20/36 Partitions, Violations =  28
Checked 21/36 Partitions, Violations =  29
Checked 22/36 Partitions, Violations =  32
Checked 23/36 Partitions, Violations =  36
Checked 24/36 Partitions, Violations =  36
Checked 25/36 Partitions, Violations =  36
Checked 26/36 Partitions, Violations =  37
Checked 27/36 Partitions, Violations =  37
Checked 28/36 Partitions, Violations =  37
Checked 29/36 Partitions, Violations =  38
Checked 30/36 Partitions, Violations =  38
Checked 31/36 Partitions, Violations =  38
Checked 32/36 Partitions, Violations =  38
Checked 33/36 Partitions, Violations =  38
Checked 34/36 Partitions, Violations =  38
Checked 35/36 Partitions, Violations =  38
Checked 36/36 Partitions, Violations =  38

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      38

[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   46  Alloctr   48  Proc 1581 

Total Wire Length =                    606900 micron
Total Number of Contacts =             108446
Total Number of Wires =                104973
Total Number of PtConns =              1488
Total Number of Routed Wires =       104973
Total Routed Wire Length =           606529 micron
Total Number of Routed Contacts =       108446
        Layer           METAL :      17447 micron
        Layer          METAL2 :     172478 micron
        Layer          METAL3 :     184550 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_2x1 :       1520
        Via    VIA45(rot)_1x2 :         33
        Via    VIA45(rot)_2x1 :        770
        Via         VIA45_1x2 :       3174
        Via             VIA34 :        344
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9718
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1683
        Via             VIA23 :       3202
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26526
        Via         VIA23_2x1 :      14499
        Via            VIA12A :       4736
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1609
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5439
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4377
        Via        VIA12A_2x1 :      12623
        Via        VIA12B_1x2 :      11749
        Via   VIA12B(rot)_2x1 :       1670
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.74% (98406 / 108446 vias)
 
    Layer VIA        = 85.30% (36941  / 43307   vias)
        Weight 1     = 85.30% (36941   vias)
        Un-optimized = 14.70% (6366    vias)
    Layer VIA2       = 92.77% (41056  / 44258   vias)
        Weight 1     = 92.77% (41056   vias)
        Un-optimized =  7.23% (3202    vias)
    Layer VIA3       = 97.10% (11521  / 11865   vias)
        Weight 1     = 97.10% (11521   vias)
        Un-optimized =  2.90% (344     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.68% (98337 / 108446 vias)
 
    Layer VIA        = 85.20% (36896  / 43307   vias)
    Layer VIA2       = 92.73% (41041  / 44258   vias)
    Layer VIA3       = 97.02% (11512  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.74% (98406 / 108446 vias)
 
    Layer VIA        = 85.30% (36941  / 43307   vias)
        Weight 1     = 85.30% (36941   vias)
        Un-optimized = 14.70% (6366    vias)
    Layer VIA2       = 92.77% (41056  / 44258   vias)
        Weight 1     = 92.77% (41056   vias)
        Un-optimized =  7.23% (3202    vias)
    Layer VIA3       = 97.10% (11521  / 11865   vias)
        Weight 1     = 97.10% (11521   vias)
        Un-optimized =  2.90% (344     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/18 Partitions, Violations =   24
Routed  2/18 Partitions, Violations =   21
Routed  3/18 Partitions, Violations =   18
Routed  4/18 Partitions, Violations =   16
Routed  5/18 Partitions, Violations =   13
Routed  6/18 Partitions, Violations =   12
Routed  7/18 Partitions, Violations =   11
Routed  8/18 Partitions, Violations =   10
Routed  9/18 Partitions, Violations =   9
Routed  10/18 Partitions, Violations =  8
Routed  11/18 Partitions, Violations =  7
Routed  12/18 Partitions, Violations =  6
Routed  13/18 Partitions, Violations =  5
Routed  14/18 Partitions, Violations =  4
Routed  15/18 Partitions, Violations =  3
Routed  16/18 Partitions, Violations =  2
Routed  17/18 Partitions, Violations =  1
Routed  18/18 Partitions, Violations =  56

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      56
        Diff net spacing : 10
        Same net spacing : 1
        Short : 44
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   47  Alloctr   48  Proc 1581 

End DR iteration 0 with 18 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   47  Alloctr   48  Proc 1581 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 2] Elapsed real time: 0:00:07 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 2] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 2] Total (MB): Used   47  Alloctr   48  Proc 1581 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    70

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      70
        Diff net spacing : 14
        Same net spacing : 1
        Short : 54
        Internal-only types : 1

[Iter 3] Elapsed real time: 0:00:07 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 3] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 3] Total (MB): Used   47  Alloctr   48  Proc 1581 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 4] Elapsed real time: 0:00:07 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 4] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 4] Total (MB): Used   47  Alloctr   48  Proc 1581 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

DR finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1


Total Wire Length =                    606906 micron
Total Number of Contacts =             108442
Total Number of Wires =                104994
Total Number of PtConns =              1487
Total Number of Routed Wires =       104994
Total Routed Wire Length =           606534 micron
Total Number of Routed Contacts =       108442
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184545 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_2x1 :       1520
        Via    VIA45(rot)_1x2 :         33
        Via    VIA45(rot)_2x1 :        770
        Via         VIA45_1x2 :       3174
        Via             VIA34 :        347
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9717
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1681
        Via             VIA23 :       3207
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26518
        Via         VIA23_2x1 :      14498
        Via            VIA12A :       4741
        Via       VIA12A(rot) :         22
        Via            VIA12B :       1612
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5436
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4377
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11745
        Via   VIA12B(rot)_2x1 :       1669
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.73% (98385 / 108442 vias)
 
    Layer VIA        = 85.28% (36932  / 43307   vias)
        Weight 1     = 85.28% (36932   vias)
        Un-optimized = 14.72% (6375    vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
        Weight 1     = 92.75% (41047   vias)
        Un-optimized =  7.25% (3207    vias)
    Layer VIA3       = 97.08% (11518  / 11865   vias)
        Weight 1     = 97.08% (11518   vias)
        Un-optimized =  2.92% (347     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.66% (98316 / 108442 vias)
 
    Layer VIA        = 85.18% (36887  / 43307   vias)
    Layer VIA2       = 92.72% (41032  / 44254   vias)
    Layer VIA3       = 97.00% (11509  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.73% (98385 / 108442 vias)
 
    Layer VIA        = 85.28% (36932  / 43307   vias)
        Weight 1     = 85.28% (36932   vias)
        Un-optimized = 14.72% (6375    vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
        Weight 1     = 92.75% (41047   vias)
        Un-optimized =  7.25% (3207    vias)
    Layer VIA3       = 97.08% (11518  / 11865   vias)
        Weight 1     = 97.08% (11518   vias)
        Un-optimized =  2.92% (347     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Dr init] Total (MB): Used   46  Alloctr   47  Proc 1581 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   46  Alloctr   47  Proc 1581 
[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   43  Alloctr   44  Proc 1581 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   43  Alloctr   44  Proc 1581 


Finished timing optimization in DR ...


DR finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1


Total Wire Length =                    606906 micron
Total Number of Contacts =             108442
Total Number of Wires =                104994
Total Number of PtConns =              1487
Total Number of Routed Wires =       104994
Total Routed Wire Length =           606534 micron
Total Number of Routed Contacts =       108442
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184545 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_2x1 :       1520
        Via    VIA45(rot)_1x2 :         33
        Via    VIA45(rot)_2x1 :        770
        Via         VIA45_1x2 :       3174
        Via             VIA34 :        347
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9717
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1681
        Via             VIA23 :       3207
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26518
        Via         VIA23_2x1 :      14498
        Via            VIA12A :       4741
        Via       VIA12A(rot) :         22
        Via            VIA12B :       1612
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5436
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4377
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11745
        Via   VIA12B(rot)_2x1 :       1669
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.73% (98385 / 108442 vias)
 
    Layer VIA        = 85.28% (36932  / 43307   vias)
        Weight 1     = 85.28% (36932   vias)
        Un-optimized = 14.72% (6375    vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
        Weight 1     = 92.75% (41047   vias)
        Un-optimized =  7.25% (3207    vias)
    Layer VIA3       = 97.08% (11518  / 11865   vias)
        Weight 1     = 97.08% (11518   vias)
        Un-optimized =  2.92% (347     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.66% (98316 / 108442 vias)
 
    Layer VIA        = 85.18% (36887  / 43307   vias)
    Layer VIA2       = 92.72% (41032  / 44254   vias)
    Layer VIA3       = 97.00% (11509  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.73% (98385 / 108442 vias)
 
    Layer VIA        = 85.28% (36932  / 43307   vias)
        Weight 1     = 85.28% (36932   vias)
        Un-optimized = 14.72% (6375    vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
        Weight 1     = 92.75% (41047   vias)
        Un-optimized =  7.25% (3207    vias)
    Layer VIA3       = 97.08% (11518  / 11865   vias)
        Weight 1     = 97.08% (11518   vias)
        Un-optimized =  2.92% (347     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   46  Alloctr   47  Proc 1581 

Redundant via optimization will attempt to replace the following vias: 

      VIA12A    -> VIA12A_2x1    VIA12A_1x2(r) VIA12A_2x1(r) VIA12A_1x2   

      VIA12A(r) -> VIA12A_2x1    VIA12A_1x2(r) VIA12A_2x1(r) VIA12A_1x2   

      VIA12B    -> VIA12B_2x1(r) VIA12B_1x2    VIA12B_2x1    VIA12B_1x2(r)

      VIA12B(r) -> VIA12B_2x1(r) VIA12B_1x2    VIA12B_2x1    VIA12B_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



        There were 260 out of 42781 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Technology Processing] Total (MB): Used   47  Alloctr   48  Proc 1581 

Begin Redundant via insertion ...

Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1


Total Wire Length =                    606905 micron
Total Number of Contacts =             108442
Total Number of Wires =                104991
Total Number of PtConns =              1487
Total Number of Routed Wires =       104991
Total Routed Wire Length =           606533 micron
Total Number of Routed Contacts =       108442
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184544 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_2x1 :       1520
        Via    VIA45(rot)_1x2 :         33
        Via    VIA45(rot)_2x1 :        770
        Via         VIA45_1x2 :       3174
        Via             VIA34 :        341
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9722
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3190
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26526
        Via         VIA23_2x1 :      14507
        Via            VIA12A :       4735
        Via       VIA12A(rot) :         22
        Via            VIA12B :       1606
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5441
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4378
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11751
        Via   VIA12B(rot)_2x1 :       1669
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.76% (98420 / 108442 vias)
 
    Layer VIA        = 85.31% (36944  / 43307   vias)
        Weight 1     = 85.31% (36944   vias)
        Un-optimized = 14.69% (6363    vias)
    Layer VIA2       = 92.79% (41064  / 44254   vias)
        Weight 1     = 92.79% (41064   vias)
        Un-optimized =  7.21% (3190    vias)
    Layer VIA3       = 97.13% (11524  / 11865   vias)
        Weight 1     = 97.13% (11524   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.69% (98351 / 108442 vias)
 
    Layer VIA        = 85.20% (36899  / 43307   vias)
    Layer VIA2       = 92.76% (41049  / 44254   vias)
    Layer VIA3       = 97.05% (11515  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.76% (98420 / 108442 vias)
 
    Layer VIA        = 85.31% (36944  / 43307   vias)
        Weight 1     = 85.31% (36944   vias)
        Un-optimized = 14.69% (6363    vias)
    Layer VIA2       = 92.79% (41064  / 44254   vias)
        Weight 1     = 92.79% (41064   vias)
        Un-optimized =  7.21% (3190    vias)
    Layer VIA3       = 97.13% (11524  / 11865   vias)
        Weight 1     = 97.13% (11524   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used    5  Alloctr    5  Proc    0 
[RedundantVia] Total (MB): Used   48  Alloctr   49  Proc 1581 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:08 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   48  Alloctr   49  Proc 1581 
Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    56

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      56
        Diff net spacing : 10
        Same net spacing : 1
        Short : 44
        Internal-only types : 1

[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Iter 1] Total (MB): Used   49  Alloctr   50  Proc 1581 

End DR iteration 1 with 1 parts

Information: Merged away 24 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 2] Elapsed real time: 0:00:08 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 2] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Iter 2] Total (MB): Used   49  Alloctr   50  Proc 1581 

End DR iteration 2 with 1 parts

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   46  Alloctr   47  Proc 1581 

Nets that have been changed:
Net 1 = I_PCI_TOP/I_PCI_CORE/n3
Net 2 = VDD
Net 3 = VSS
Net 4 = n4
Net 5 = n32
Net 6 = n36
Net 7 = n38
Net 8 = I_SDRAM_TOP/n21
Net 9 = I_BLENDER_1/n24
Net 10 = pstop_n_en
Net 11 = I_PCI_TOP/I_PCI_CORE/n141
Net 12 = I_PCI_TOP/I_PCI_CORE/N87
Net 13 = I_PCI_TOP/I_PCI_CORE/n197
Net 14 = I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I4/n82
Net 15 = I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I3/n29
Net 16 = I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I2/n23
Net 17 = I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240/n57
Net 18 = I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240/n16
Net 19 = pci_rst_n
Net 20 = I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U14_g_array_t1_0__5_
Net 21 = I_PCI_TOP/net_pci_write_data[16]
Net 22 = I_PCI_TOP/net_pci_write_data[17]
Net 23 = I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/advance
Net 24 = I_PCI_TOP/I_PCI_WRITE_FIFO/wr_addr_4_
Net 25 = I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/g_array_2__4_
Net 26 = I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/g_array_1__0_
Net 27 = I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/N11
Net 28 = I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/n15
Net 29 = I_PARSER/r_pcmd_valid
Net 30 = I_PARSER/n138
Net 31 = I_PARSER/n158
Net 32 = I_RISC_CORE/I_ALU/n91
Net 33 = I_RISC_CORE/I_ALU/sub_89/n82
Net 34 = I_RISC_CORE/I_ALU/sub_1_root_sub_92/n63
Net 35 = I_RISC_CORE/I_CONTROL/n29
Net 36 = I_RISC_CORE/Oprnd_A[3]
Net 37 = I_RISC_CORE/Oprnd_A[14]
Net 38 = I_RISC_CORE/I_DATA_PATH/n42
Net 39 = I_RISC_CORE/Crnt_Instrn_2[7]
Net 40 = I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/n81
Net 41 = I_BLENDER_1/n481
Net 42 = I_BLENDER_1/N845
Net 43 = I_BLENDER_1/n499
Net 44 = I_SDRAM_TOP/I_SDRAM_IF/n2
Net 45 = sys_clk_G1B2I2
Net 46 = I_BLENDER_1/n694
Net 47 = pclk_G1B1I2
Net 48 = I_BLENDER_1/n787
Net 49 = I_BLENDER_1/mult_174/n133
Net 50 = I_BLENDER_1/mult_174/n31
Net 51 = I_BLENDER_1/mult_173/n97
Net 52 = I_BLENDER_1/mult_173/n133
Net 53 = I_BLENDER_1/mult_173/n157
Net 54 = I_BLENDER_1/mult_173/n145
Net 55 = I_BLENDER_1/mult_173/n169
Net 56 = I_BLENDER_1/mult_173/n25
Net 57 = I_BLENDER_1/mult_50_L43980_C203/n209
Net 58 = I_BLENDER_1/mult_50_L43980_C203/n113
Net 59 = I_BLENDER_1/mult_50_L43980_C203/n97
Net 60 = I_BLENDER_1/mult_173/n35
Net 61 = I_BLENDER_1/mult_50_L43980_C203/n41
Net 62 = I_BLENDER_1/mult_50_L43980_C203/n34
Net 63 = I_BLENDER_1/mult_50_L43980_C203_I2/n289
Net 64 = I_BLENDER_1/mult_50_L43980_C203_I2/n209
Net 65 = I_BLENDER_1/mult_50_L43980_C203_I2/n66
Net 66 = I_BLENDER_1/mult_50_L43980_C203_I2/n771
Net 67 = I_BLENDER_1/mult_50_L43980_C203_I2/n121
Net 68 = I_BLENDER_1/mult_50_L43980_C203_I3/n290
Net 69 = I_BLENDER_1/mult_50_L43980_C203_I3/n193
Net 70 = I_SDRAM_TOP/sdram_clk_G1B1I7
Net 71 = I_BLENDER_1/mult_50_L43980_C203_I3/n741
Net 72 = I_BLENDER_1/s2_op1[17]
Net 73 = I_BLENDER_1/s2_op1[15]
Net 74 = I_BLENDER_1/s2_op1[14]
Net 75 = I_BLENDER_1/s2_op1[13]
Net 76 = I_BLENDER_1/s2_op1[11]
Net 77 = I_BLENDER_1/s2_op1[10]
Net 78 = I_BLENDER_1/s2_op1[25]
Net 79 = I_BLENDER_1/s2_op1[22]
Net 80 = I_BLENDER_1/s2_op1[21]
Net 81 = I_BLENDER_1/s2_op1[19]
Net 82 = I_BLENDER_1/s2_op1[18]
Net 83 = I_BLENDER_1/sub_170/n20
Net 84 = I_BLENDER_1/s3_op2[16]
Net 85 = I_BLENDER_1/mult_170/n132
Net 86 = I_BLENDER_1/sub_171/n34
Net 87 = I_BLENDER_1/mult_170/n32
Net 88 = I_BLENDER_1/mult_170/n759
Net 89 = I_BLENDER_1/mult_171/n81
Net 90 = I_BLENDER_1/mult_171/n194
Net 91 = I_BLENDER_1/mult_171/n602
Net 92 = I_BLENDER_1/mult_171/n57
Net 93 = I_BLENDER_1/mult_171/n886
Net 94 = I_BLENDER_1/mult_171/n765
Net 95 = I_BLENDER_1/mult_171/n844
Net 96 = I_RISC_CORE/I_STACK_TOP/n9
Net 97 = I_BLENDER_1/gclk_G2B1I2
Net 98 = I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_9_
Net 99 = net_risc_sd_PSW[2]
Net 100 = net_risc_sd_PSW[6]
.... and 21 other nets
Total number of changed nets = 121 (out of 12765)

[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   45  Alloctr   46  Proc 1581 
[ECO: DR] Elapsed real time: 0:00:12 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: DR] Stage (MB): Used   42  Alloctr   42  Proc    0 
[ECO: DR] Total (MB): Used   45  Alloctr   46  Proc 1581 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1



Total Wire Length =                    606908 micron
Total Number of Contacts =             108442
Total Number of Wires =                104993
Total Number of PtConns =              1487
Total Number of Routed Wires =       104993
Total Routed Wire Length =           606537 micron
Total Number of Routed Contacts =       108442
        Layer           METAL :      17454 micron
        Layer          METAL2 :     172484 micron
        Layer          METAL3 :     184544 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_2x1 :       1520
        Via    VIA45(rot)_1x2 :         33
        Via    VIA45(rot)_2x1 :        770
        Via         VIA45_1x2 :       3174
        Via             VIA34 :        343
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9720
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3192
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26525
        Via         VIA23_2x1 :      14506
        Via            VIA12A :       4736
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1607
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5441
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4378
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11750
        Via   VIA12B(rot)_2x1 :       1669
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.69% (98346 / 108442 vias)
 
    Layer VIA        = 85.20% (36898  / 43307   vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
    Layer VIA3       = 97.03% (11513  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 

Total number of nets = 12765
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    606908 micron
Total Number of Contacts =             108442
Total Number of Wires =                104993
Total Number of PtConns =              1487
Total Number of Routed Wires =       104993
Total Routed Wire Length =           606537 micron
Total Number of Routed Contacts =       108442
        Layer           METAL :      17454 micron
        Layer          METAL2 :     172484 micron
        Layer          METAL3 :     184544 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_2x1 :       1520
        Via    VIA45(rot)_1x2 :         33
        Via    VIA45(rot)_2x1 :        770
        Via         VIA45_1x2 :       3174
        Via             VIA34 :        343
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9720
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3192
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26525
        Via         VIA23_2x1 :      14506
        Via            VIA12A :       4736
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1607
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5441
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4378
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11750
        Via   VIA12B(rot)_2x1 :       1669
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.69% (98346 / 108442 vias)
 
    Layer VIA        = 85.20% (36898  / 43307   vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
    Layer VIA3       = 97.03% (11513  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 121 nets
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1581 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Sat May 13 19:53:39 2023
Skip Report QoR
1
icc_shell> derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 1 power ports and 1 ground ports
1
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS \-tie
reconnected total 0 tie highs and 0 tie lows
1
icc_shell> verify_lvs
Create error cell signal_route_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
** Total Floating ports are 0.
** Total Floating Nets are 0.
ERROR : There are 2 nets short together.
        I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n42 (51475).
        I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n44 (51466).

** Total SHORT Nets are 1.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:01
Update error cell ...
1
icc_shell> verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Warning: The 'VIA12A' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL6' layer. (RT-066)
Via on layer (CONT) needs more than one tracks


Start checking for open nets ... 

Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 12765 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   39  Alloctr   40  Proc 1581 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   0
Checked 3/36 Partitions, Violations =   0
Checked 4/36 Partitions, Violations =   0
Checked 5/36 Partitions, Violations =   0
Checked 6/36 Partitions, Violations =   0
Checked 7/36 Partitions, Violations =   0
Checked 8/36 Partitions, Violations =   0
Checked 9/36 Partitions, Violations =   0
Checked 10/36 Partitions, Violations =  0
Checked 11/36 Partitions, Violations =  0
Checked 12/36 Partitions, Violations =  0
Checked 13/36 Partitions, Violations =  0
Checked 14/36 Partitions, Violations =  0
Checked 15/36 Partitions, Violations =  0
Checked 16/36 Partitions, Violations =  0
Checked 17/36 Partitions, Violations =  0
Checked 18/36 Partitions, Violations =  0
Checked 19/36 Partitions, Violations =  0
Checked 20/36 Partitions, Violations =  0
Checked 21/36 Partitions, Violations =  0
Checked 22/36 Partitions, Violations =  0
Checked 23/36 Partitions, Violations =  0
Checked 24/36 Partitions, Violations =  0
Checked 25/36 Partitions, Violations =  0
Checked 26/36 Partitions, Violations =  0
Checked 27/36 Partitions, Violations =  0
Checked 28/36 Partitions, Violations =  0
Checked 29/36 Partitions, Violations =  1
Checked 30/36 Partitions, Violations =  1
Checked 31/36 Partitions, Violations =  1
Checked 32/36 Partitions, Violations =  1
Checked 33/36 Partitions, Violations =  1
Checked 34/36 Partitions, Violations =  1
Checked 35/36 Partitions, Violations =  1
Checked 36/36 Partitions, Violations =  1
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   44  Alloctr   45  Proc 1581 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1


Total Wire Length =                    606905 micron
Total Number of Contacts =             108442
Total Number of Wires =                105093
Total Number of PtConns =              1486
Total Number of Routed Wires =       105093
Total Routed Wire Length =           606533 micron
Total Number of Routed Contacts =       108442
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172484 micron
        Layer          METAL3 :     184544 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94982 micron
        Layer          METAL6 :      50865 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        343
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9720
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3192
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26525
        Via         VIA23_2x1 :      14506
        Via            VIA12A :       4736
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1607
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5441
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4378
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11750
        Via   VIA12B(rot)_2x1 :       1669
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.69% (98346 / 108442 vias)
 
    Layer VIA        = 85.20% (36898  / 43307   vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
    Layer VIA3       = 97.03% (11513  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 


Verify Summary:

Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 151 Mbytes -- main task 489 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : qor
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:00:49 2023
****************************************


  Timing Path Group 'COMBO'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.02
  Critical Path Slack:           2.24
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:           0.69
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.03
  Critical Path Slack:           1.98
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.37
  Critical Path Slack:           7.03
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.58
  Critical Path Slack:           2.64
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          3.45
  Critical Path Slack:           0.06
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          7.64
  Critical Path Slack:           0.06
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         74
  Hierarchical Port Count:       5319
  Leaf Cell Count:              10771
  Buf/Inv Cell Count:            1206
  Buf Cell Count:                 193
  Inv Cell Count:                1013
  CT Buf/Inv Cell Count:           48
  Combinational Cell Count:      8783
  Sequential Cell Count:         1988
  Macro Count:                     12
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18604.500000
  Noncombinational Area: 17046.500000
  Buf/Inv Area:           1164.250000
  Total Buffer Area:           403.75
  Total Inverter Area:         760.50
  Macro/Black Box Area:  35512.060547
  Net Area:               9392.155554
  Net XLength        :      312334.09
  Net YLength        :      316859.91
  -----------------------------------
  Cell Area:             71163.060547
  Design Area:           80555.216101
  Net Length        :       629194.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         12768
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               13.89
  -----------------------------------------
  Overall Compile Time:               15.54
  Overall Compile Wall Clock Time:    16.41

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 1 
1
icc_shell> verify_lvs

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
** Total Floating ports are 0.
** Total Floating Nets are 0.
ERROR : There are 2 nets short together.
        I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n42 (51475).
        I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n44 (51466).

** Total SHORT Nets are 1.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:01
Update error cell ...
1
icc_shell> route_zrt_eco
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:01:20 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max

Information: Percent of Arnoldi-based delays = 12.26%

  Startpoint: sdram_clk (clock source 'SDRAM_CLK')
  Endpoint: sd_DQ_out[11]
            (output port clocked by SD_DDR_CLK)
  Path Group: COMBO
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  sdram_clk (in)                                          0.06 @     3.81 f
  I_SDRAM_TOP/sdram_clk (SDRAM_TOP)                       0.00       3.81 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk (SDRAM_IF)             0.00       3.81 f
  I_SDRAM_TOP/I_SDRAM_IF/bufbdf_G1B1I3/Z (bufbdf)         0.20 @     4.00 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/Z (mx02d4)      0.76 @     4.76 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (SDRAM_IF)         0.00       4.76 f
  I_SDRAM_TOP/sd_DQ_out[11] (SDRAM_TOP)                   0.00       4.76 f
  sd_DQ_out[11] (out)                                     0.01 &     4.77 f
  data arrival time                                                  4.77

  clock SD_DDR_CLK (rise edge)                            7.50       7.50
  clock network delay (ideal)                             1.61       9.11
  clock reconvergence pessimism                           0.00       9.11
  clock uncertainty                                      -0.10       9.01
  output external delay                                  -2.00       7.01
  data required time                                                 7.01
  --------------------------------------------------------------------------
  data required time                                                 7.01
  data arrival time                                                 -4.77
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: sd_DQ_in[2]
              (input port clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    3.00       3.00 f
  sd_DQ_in[2] (in)                                        0.00       3.00 f
  I_SDRAM_TOP/sd_DQ_in[2] (SDRAM_TOP)                     0.00       3.00 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_in[2] (SDRAM_IF)           0.00       3.00 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D (sdnfb1)        0.00 &     3.00 f
  data arrival time                                                  3.00

  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.25       4.00
  clock reconvergence pessimism                           0.00       4.00
  clock uncertainty                                      -0.10       3.90
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CPN (sdnfb1)      0.00       3.90 f
  library setup time                                     -0.21       3.69
  data required time                                                 3.69
  --------------------------------------------------------------------------
  data required time                                                 3.69
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_
              (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
            (output port clocked by SD_DDR_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.26       4.01
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/CPN (sdcfq1)
                                                          0.00       4.01 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/Q (sdcfq1)      0.30       4.31 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/Z (mx02d4)      0.71 &     5.02 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (SDRAM_IF)         0.00       5.02 f
  I_SDRAM_TOP/sd_DQ_out[11] (SDRAM_TOP)                   0.00       5.02 f
  sd_DQ_out[11] (out)                                     0.01 &     5.03 f
  data arrival time                                                  5.03

  clock SD_DDR_CLK (rise edge)                            7.50       7.50
  clock network delay (ideal)                             1.61       9.11
  clock reconvergence pessimism                           0.00       9.12
  clock uncertainty                                      -0.10       9.02
  output external delay                                  -2.00       7.02
  data required time                                                 7.02
  --------------------------------------------------------------------------
  data required time                                                 7.02
  data arrival time                                                 -5.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__15_
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP
            (negative level-sensitive latch clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.22       0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__15_/CP (sdcrq1)
                                                          0.00       0.22 r
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__15_/Q (sdcrq1)
                                                          0.37       0.59 r
  I_PCI_TOP/I_PCI_CORE/test_so3 (PCI_CORE)                0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/test_si12 (PCI_FIFO_1)       0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/test_si12 (PCI_FIFO_1_DW_fifoctl_s2_sf_0)
                                                          0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/test_si10 (PCI_FIFO_1_DW_FIFOCTL_IF_0)
                                                          0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/D (lanlq1)
                                                          0.00 &     0.59 r
  data arrival time                                                  0.59

  clock PCI_CLK (fall edge)                               7.50       7.50
  clock network delay (propagated)                        0.21       7.71
  clock reconvergence pessimism                           0.01       7.72
  clock uncertainty                                      -0.10       7.62
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/EN (lanlq1)
                                                          0.00       7.62 f
  time borrowed from endpoint                             0.00       7.62
  data required time                                                 7.62
  --------------------------------------------------------------------------
  data required time                                                 7.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.03

  Time Borrowing Information
  --------------------------------------------------------------
  PCI_CLK nominal pulse width                             7.50   
  clock latency difference                                0.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         7.39   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
              (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_0__31_
            (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.27       4.02
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CPN (sdnfb1)     0.00       4.02 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q (sdnfb1)       0.31       4.33 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[31] (SDRAM_IF)
                                                          0.00       4.33 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/fifo_data_in[31] (SDRAM_FIFO_0)
                                                          0.00       4.33 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/U379/Z (an02d0)           0.27 &     4.60 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_0__31_/D (senrq1)
                                                          0.00 &     4.60 f
  data arrival time                                                  4.60

  clock SDRAM_CLK (rise edge)                             7.50       7.50
  clock network delay (propagated)                        0.27       7.77
  clock reconvergence pessimism                           0.00       7.77
  clock uncertainty                                      -0.10       7.67
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_0__31_/CP (senrq1)
                                                          0.00       7.67 r
  library setup time                                     -0.43       7.24
  data required time                                                 7.24
  --------------------------------------------------------------------------
  data required time                                                 7.24
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_0_
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU/Zro_Flag_reg
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        0.23       0.23
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_0_/CP (senrq1)      0.00       0.23 r
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_0_/Q (senrq1)       0.56       0.80 f
  I_RISC_CORE/I_DATA_PATH/Oprnd_A[0] (DATA_PATH)          0.00       0.80 f
  I_RISC_CORE/I_ALU/Oprnd_A[0] (ALU)                      0.00       0.80 f
  I_RISC_CORE/I_ALU/add_77/A[0] (ALU_DW01_add_2)          0.00       0.80 f
  I_RISC_CORE/I_ALU/add_77/U1/ZN (nd02d0)                 0.23 &     1.03 r
  I_RISC_CORE/I_ALU/add_77/U10/ZN (oai21d1)               0.28 &     1.31 f
  I_RISC_CORE/I_ALU/add_77/U122/ZN (aoi21d1)              0.21 &     1.53 r
  I_RISC_CORE/I_ALU/add_77/U58/ZN (oai21d1)               0.22 &     1.75 f
  I_RISC_CORE/I_ALU/add_77/U133/Z (aor21d1)               0.18 &     1.93 f
  I_RISC_CORE/I_ALU/add_77/U100/CO (ad01d0)               0.25 &     2.17 f
  I_RISC_CORE/I_ALU/add_77/U99/CO (ad01d0)                0.26 &     2.44 f
  I_RISC_CORE/I_ALU/add_77/U102/CO (ad01d0)               0.25 &     2.69 f
  I_RISC_CORE/I_ALU/add_77/U104/ZN (nd02d0)               0.08 &     2.77 r
  I_RISC_CORE/I_ALU/add_77/U107/ZN (nd03d0)               0.12 &     2.89 f
  I_RISC_CORE/I_ALU/add_77/U95/Z (xr02d1)                 0.22 &     3.11 r
  I_RISC_CORE/I_ALU/add_77/SUM[15] (ALU_DW01_add_2)       0.00       3.11 r
  I_RISC_CORE/I_ALU/U65/ZN (nd12d0)                       0.07 &     3.17 f
  I_RISC_CORE/I_ALU/U292/ZN (nd03d0)                      0.08 &     3.25 r
  I_RISC_CORE/I_ALU/U60/ZN (nd12d0)                       0.14 &     3.39 r
  I_RISC_CORE/I_ALU/U316/ZN (inv0d0)                      0.08 &     3.46 f
  I_RISC_CORE/I_ALU/U55/Z (an02d0)                        0.11 &     3.58 f
  I_RISC_CORE/I_ALU/U48/ZN (nd02d1)                       0.05 &     3.63 r
  I_RISC_CORE/I_ALU/U59/ZN (nd12d1)                       0.06 &     3.68 f
  I_RISC_CORE/I_ALU/Zro_Flag_reg/D (secrq4)               0.00 &     3.68 f
  data arrival time                                                  3.68

  clock SYS_2x_CLK (rise edge)                            4.00       4.00
  clock network delay (propagated)                        0.20       4.20
  clock reconvergence pessimism                           0.00       4.20
  clock uncertainty                                      -0.10       4.10
  I_RISC_CORE/I_ALU/Zro_Flag_reg/CP (secrq4)              0.00       4.10 r
  library setup time                                     -0.36       3.74
  data required time                                                 3.74
  --------------------------------------------------------------------------
  data required time                                                 3.74
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: I_BLENDER_1/mega_shift_reg_1__25_
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/mega_shift_reg_0__30_
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.56       0.56
  I_BLENDER_1/mega_shift_reg_1__25_/CP (sdcrq1)           0.00       0.56 r
  I_BLENDER_1/mega_shift_reg_1__25_/Q (sdcrq1)            0.37       0.93 f
  I_BLENDER_1/mult_50_L43980_C203/a[9] (BLENDER_DW_mult_uns_5)
                                                          0.00       0.93 f
  I_BLENDER_1/mult_50_L43980_C203/U663/ZN (inv0d0)        0.42 &     1.36 r
  I_BLENDER_1/mult_50_L43980_C203/U179/ZN (nr02d0)        0.31 &     1.67 f
  I_BLENDER_1/mult_50_L43980_C203/U677/CO (ad01d1)        0.32 &     1.99 f
  I_BLENDER_1/mult_50_L43980_C203/U688/S (ad01d0)         0.38 &     2.36 f
  I_BLENDER_1/mult_50_L43980_C203/U691/ZN (nd02d0)        0.09 &     2.45 r
  I_BLENDER_1/mult_50_L43980_C203/U655/Z (an02d0)         0.11 &     2.57 r
  I_BLENDER_1/mult_50_L43980_C203/U668/ZN (nd02d0)        0.16 &     2.72 f
  I_BLENDER_1/mult_50_L43980_C203/U765/S (ad01d0)         0.40 &     3.13 f
  I_BLENDER_1/mult_50_L43980_C203/U725/S (ad01d0)         0.35 &     3.47 f
  I_BLENDER_1/mult_50_L43980_C203/U660/ZN (nd02d0)        0.10 &     3.57 r
  I_BLENDER_1/mult_50_L43980_C203/U717/ZN (inv0d0)        0.08 &     3.65 f
  I_BLENDER_1/mult_50_L43980_C203/U715/ZN (aoi21d1)       0.21 &     3.85 r
  I_BLENDER_1/mult_50_L43980_C203/U610/ZN (oai21d1)       0.20 &     4.06 f
  I_BLENDER_1/mult_50_L43980_C203/U695/ZN (aoi21d1)       0.20 &     4.26 r
  I_BLENDER_1/mult_50_L43980_C203/U631/ZN (oai21d1)       0.22 &     4.48 f
  I_BLENDER_1/mult_50_L43980_C203/U705/CO (ad01d0)        0.25 &     4.73 f
  I_BLENDER_1/mult_50_L43980_C203/U702/CO (ad01d0)        0.26 &     4.99 f
  I_BLENDER_1/mult_50_L43980_C203/U703/CO (ad01d0)        0.26 &     5.25 f
  I_BLENDER_1/mult_50_L43980_C203/U704/CO (ad01d0)        0.26 &     5.51 f
  I_BLENDER_1/mult_50_L43980_C203/U729/CO (ad01d0)        0.26 &     5.77 f
  I_BLENDER_1/mult_50_L43980_C203/U730/CO (ad01d0)        0.26 &     6.04 f
  I_BLENDER_1/mult_50_L43980_C203/U731/CO (ad01d0)        0.26 &     6.30 f
  I_BLENDER_1/mult_50_L43980_C203/U732/CO (ad01d0)        0.26 &     6.56 f
  I_BLENDER_1/mult_50_L43980_C203/U733/CO (ad01d0)        0.26 &     6.82 f
  I_BLENDER_1/mult_50_L43980_C203/U734/CO (ad01d0)        0.26 &     7.09 f
  I_BLENDER_1/mult_50_L43980_C203/U669/CO (ad01d0)        0.26 &     7.35 f
  I_BLENDER_1/mult_50_L43980_C203/U670/CO (ad01d0)        0.26 &     7.61 f
  I_BLENDER_1/mult_50_L43980_C203/U826/CO (ad01d0)        0.26 &     7.87 f
  I_BLENDER_1/mult_50_L43980_C203/U897/S (ad01d0)         0.33 &     8.21 r
  I_BLENDER_1/mult_50_L43980_C203/product[30] (BLENDER_DW_mult_uns_5)
                                                          0.00       8.21 r
  I_BLENDER_1/mega_shift_reg_0__30_/D (sdcrq1)            0.00 &     8.21 r
  data arrival time                                                  8.21

  clock SYS_CLK (rise edge)                               8.00       8.00
  clock network delay (propagated)                        0.53       8.53
  clock reconvergence pessimism                           0.01       8.54
  clock uncertainty                                      -0.10       8.44
  I_BLENDER_1/mega_shift_reg_0__30_/CP (sdcrq1)           0.00       8.44 r
  library setup time                                     -0.18       8.27
  data required time                                                 8.27
  --------------------------------------------------------------------------
  data required time                                                 8.27
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Warning: The 'VIA12A' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL6' layer. (RT-066)
Via on layer (CONT) needs more than one tracks
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: Extraction] Total (MB): Used   39  Alloctr   40  Proc 1581 
Num of eco nets = 12765
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   38  Alloctr   38  Proc    0 
[ECO: Init] Total (MB): Used   40  Alloctr   41  Proc 1581 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              


Begin ECO DRC check ...

Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   0
Checked 3/36 Partitions, Violations =   0
Checked 4/36 Partitions, Violations =   0
Checked 5/36 Partitions, Violations =   0
Checked 6/36 Partitions, Violations =   0
Checked 7/36 Partitions, Violations =   0
Checked 8/36 Partitions, Violations =   0
Checked 9/36 Partitions, Violations =   0
Checked 10/36 Partitions, Violations =  0
Checked 11/36 Partitions, Violations =  0
Checked 12/36 Partitions, Violations =  0
Checked 13/36 Partitions, Violations =  0
Checked 14/36 Partitions, Violations =  0
Checked 15/36 Partitions, Violations =  0
Checked 16/36 Partitions, Violations =  0
Checked 17/36 Partitions, Violations =  0
Checked 18/36 Partitions, Violations =  0
Checked 19/36 Partitions, Violations =  0
Checked 20/36 Partitions, Violations =  0
Checked 21/36 Partitions, Violations =  0
Checked 22/36 Partitions, Violations =  0
Checked 23/36 Partitions, Violations =  0
Checked 24/36 Partitions, Violations =  0
Checked 25/36 Partitions, Violations =  0
Checked 26/36 Partitions, Violations =  0
Checked 27/36 Partitions, Violations =  0
Checked 28/36 Partitions, Violations =  0
Checked 29/36 Partitions, Violations =  1
Checked 30/36 Partitions, Violations =  1
Checked 31/36 Partitions, Violations =  1
Checked 32/36 Partitions, Violations =  1
Checked 33/36 Partitions, Violations =  1
Checked 34/36 Partitions, Violations =  1
Checked 35/36 Partitions, Violations =  1
Checked 36/36 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1

[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   44  Alloctr   45  Proc 1581 

Total Wire Length =                    606909 micron
Total Number of Contacts =             108442
Total Number of Wires =                104992
Total Number of PtConns =              1486
Total Number of Routed Wires =       104992
Total Routed Wire Length =           606537 micron
Total Number of Routed Contacts =       108442
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172484 micron
        Layer          METAL3 :     184544 micron
        Layer          METAL4 :      86576 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        343
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9720
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3192
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26525
        Via         VIA23_2x1 :      14506
        Via            VIA12A :       4736
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1607
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5441
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4378
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11750
        Via   VIA12B(rot)_2x1 :       1669
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.69% (98346 / 108442 vias)
 
    Layer VIA        = 85.20% (36898  / 43307   vias)
    Layer VIA2       = 92.75% (41047  / 44254   vias)
    Layer VIA3       = 97.03% (11513  / 11865   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.75% (98415 / 108442 vias)
 
    Layer VIA        = 85.30% (36943  / 43307   vias)
        Weight 1     = 85.30% (36943   vias)
        Un-optimized = 14.70% (6364    vias)
    Layer VIA2       = 92.79% (41062  / 44254   vias)
        Weight 1     = 92.79% (41062   vias)
        Un-optimized =  7.21% (3192    vias)
    Layer VIA3       = 97.11% (11522  / 11865   vias)
        Weight 1     = 97.11% (11522   vias)
        Un-optimized =  2.89% (343     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/1 Partitions, Violations =    41

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      41
        Diff net spacing : 4
        Same net spacing : 1
        Short : 35
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 0] Total (MB): Used   44  Alloctr   45  Proc 1581 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 1] Total (MB): Used   44  Alloctr   45  Proc 1581 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    71

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      71
        Diff net spacing : 15
        Same net spacing : 1
        Short : 54
        Internal-only types : 1

[Iter 2] Elapsed real time: 0:00:07 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 2] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 2] Total (MB): Used   44  Alloctr   45  Proc 1581 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 3] Elapsed real time: 0:00:07 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 3] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 3] Total (MB): Used   44  Alloctr   45  Proc 1581 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 4] Elapsed real time: 0:00:07 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 4] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 4] Total (MB): Used   44  Alloctr   45  Proc 1581 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1

[Iter 5] Elapsed real time: 0:00:07 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 5] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 5] Total (MB): Used   44  Alloctr   45  Proc 1581 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 6] Elapsed real time: 0:00:07 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 6] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Iter 6] Total (MB): Used   44  Alloctr   45  Proc 1581 

End DR iteration 6 with 1 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    606917 micron
Total Number of Contacts =             108441
Total Number of Wires =                104986
Total Number of PtConns =              1487
Total Number of Routed Wires =       104986
Total Routed Wire Length =           606545 micron
Total Number of Routed Contacts =       108441
        Layer           METAL :      17456 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184547 micron
        Layer          METAL4 :      86584 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        346
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9716
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3201
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26519
        Via         VIA23_2x1 :      14503
        Via            VIA12A :       4742
        Via       VIA12A(rot) :         23
        Via            VIA12B :       1607
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5440
        Via   VIA12A(rot)_2x1 :        566
        Via   VIA12A(rot)_1x2 :       4376
        Via        VIA12A_2x1 :      12620
        Via        VIA12B_1x2 :      11748
        Via   VIA12B(rot)_2x1 :       1668
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.74% (98394 / 108441 vias)
 
    Layer VIA        = 85.29% (36935  / 43307   vias)
        Weight 1     = 85.29% (36935   vias)
        Un-optimized = 14.71% (6372    vias)
    Layer VIA2       = 92.77% (41053  / 44254   vias)
        Weight 1     = 92.77% (41053   vias)
        Un-optimized =  7.23% (3201    vias)
    Layer VIA3       = 97.08% (11518  / 11864   vias)
        Weight 1     = 97.08% (11518   vias)
        Un-optimized =  2.92% (346     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.67% (98325 / 108441 vias)
 
    Layer VIA        = 85.18% (36890  / 43307   vias)
    Layer VIA2       = 92.73% (41038  / 44254   vias)
    Layer VIA3       = 97.01% (11509  / 11864   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.74% (98394 / 108441 vias)
 
    Layer VIA        = 85.29% (36935  / 43307   vias)
        Weight 1     = 85.29% (36935   vias)
        Un-optimized = 14.71% (6372    vias)
    Layer VIA2       = 92.77% (41053  / 44254   vias)
        Weight 1     = 92.77% (41053   vias)
        Un-optimized =  7.23% (3201    vias)
    Layer VIA3       = 97.08% (11518  / 11864   vias)
        Weight 1     = 97.08% (11518   vias)
        Un-optimized =  2.92% (346     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 1581 

Redundant via optimization will attempt to replace the following vias: 

      VIA12A    -> VIA12A_2x1    VIA12A_1x2(r) VIA12A_2x1(r) VIA12A_1x2   

      VIA12A(r) -> VIA12A_2x1    VIA12A_1x2(r) VIA12A_2x1(r) VIA12A_1x2   

      VIA12B    -> VIA12B_2x1(r) VIA12B_1x2    VIA12B_2x1    VIA12B_1x2(r)

      VIA12B(r) -> VIA12B_2x1(r) VIA12B_1x2    VIA12B_2x1    VIA12B_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



        There were 260 out of 42781 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Technology Processing] Total (MB): Used   45  Alloctr   46  Proc 1581 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    606915 micron
Total Number of Contacts =             108441
Total Number of Wires =                104985
Total Number of PtConns =              1485
Total Number of Routed Wires =       104985
Total Routed Wire Length =           606544 micron
Total Number of Routed Contacts =       108441
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184546 micron
        Layer          METAL4 :      86584 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        341
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9721
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3188
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26529
        Via         VIA23_2x1 :      14506
        Via            VIA12A :       4735
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1606
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5440
        Via   VIA12A(rot)_2x1 :        567
        Via   VIA12A(rot)_1x2 :       4382
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11749
        Via   VIA12B(rot)_2x1 :       1668
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.70% (98353 / 108441 vias)
 
    Layer VIA        = 85.21% (36900  / 43307   vias)
    Layer VIA2       = 92.76% (41051  / 44254   vias)
    Layer VIA3       = 97.05% (11514  / 11864   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used    5  Alloctr    5  Proc    0 
[RedundantVia] Total (MB): Used   46  Alloctr   47  Proc 1581 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   46  Alloctr   47  Proc 1581 
Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   43  Alloctr   44  Proc 1581 

Nets that have been changed:
Net 1 = I_SDRAM_TOP/n51
Net 2 = I_SDRAM_TOP/I_SDRAM_IF/n2
Net 3 = I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_66_
Net 4 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n26
Net 5 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n45
Net 6 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/N7
Net 7 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n44
Net 8 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n42
Net 9 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n41
Net 10 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n38
Net 11 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/n33
Net 12 = sdram_rst_n
Net 13 = I_SDRAM_TOP/I_SDRAM_READ_FIFO/n468
Total number of changed nets = 13 (out of 12765)

[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   42  Alloctr   43  Proc 1581 
[ECO: DR] Elapsed real time: 0:00:10 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: DR] Stage (MB): Used   40  Alloctr   40  Proc    0 
[ECO: DR] Total (MB): Used   42  Alloctr   43  Proc 1581 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    606915 micron
Total Number of Contacts =             108441
Total Number of Wires =                104985
Total Number of PtConns =              1485
Total Number of Routed Wires =       104985
Total Routed Wire Length =           606544 micron
Total Number of Routed Contacts =       108441
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184546 micron
        Layer          METAL4 :      86584 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        341
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9721
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3188
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26529
        Via         VIA23_2x1 :      14506
        Via            VIA12A :       4735
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1606
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5440
        Via   VIA12A(rot)_2x1 :        567
        Via   VIA12A(rot)_1x2 :       4382
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11749
        Via   VIA12B(rot)_2x1 :       1668
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.70% (98353 / 108441 vias)
 
    Layer VIA        = 85.21% (36900  / 43307   vias)
    Layer VIA2       = 92.76% (41051  / 44254   vias)
    Layer VIA3       = 97.05% (11514  / 11864   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 

Total number of nets = 12765
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    606915 micron
Total Number of Contacts =             108441
Total Number of Wires =                104985
Total Number of PtConns =              1485
Total Number of Routed Wires =       104985
Total Routed Wire Length =           606544 micron
Total Number of Routed Contacts =       108441
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184546 micron
        Layer          METAL4 :      86584 micron
        Layer          METAL5 :      94983 micron
        Layer          METAL6 :      50867 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        341
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9721
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3188
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_1x2 :      26529
        Via         VIA23_2x1 :      14506
        Via            VIA12A :       4735
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1606
        Via            VIA12f :         45
        Via        VIA12A_1x2 :       5440
        Via   VIA12A(rot)_2x1 :        567
        Via   VIA12A(rot)_1x2 :       4382
        Via        VIA12A_2x1 :      12622
        Via        VIA12B_1x2 :      11749
        Via   VIA12B(rot)_2x1 :       1668
        Via   VIA12B(rot)_1x2 :        146
        Via        VIA12B_2x1 :        326

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.70% (98353 / 108441 vias)
 
    Layer VIA        = 85.21% (36900  / 43307   vias)
    Layer VIA2       = 92.76% (41051  / 44254   vias)
    Layer VIA3       = 97.05% (11514  / 11864   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 13 nets
[ECO: End] Elapsed real time: 0:00:10 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    2  Alloctr    3  Proc 1581 
Information: RC extraction has been freed. (PSYN-503)
1
icc_shell> verify_lvs

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
** Total Floating ports are 0.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:01
Update error cell ...
1
icc_shell> verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Warning: The 'VIA12A' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL2' layer. (RT-066)
Warning: The 'VIA23' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL3' layer. (RT-066)
Warning: The 'VIA34' via enclosure width is less than NDR width constraint of 'METAL4' layer. (RT-066)
Warning: The 'VIA45' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL5' layer. (RT-066)
Warning: The 'VIA56' via enclosure width is less than NDR width constraint of 'METAL6' layer. (RT-066)
Via on layer (CONT) needs more than one tracks


Start checking for open nets ... 

Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 12765 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   39  Alloctr   40  Proc 1581 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-post_detail_route_redundant_via_insertion              :        medium              
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-check_pin_min_area_min_length                          :        false               
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-optimize_wire_via_effort_level                         :        medium              


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/36 Partitions, Violations =   0
Checked 2/36 Partitions, Violations =   0
Checked 3/36 Partitions, Violations =   0
Checked 4/36 Partitions, Violations =   0
Checked 5/36 Partitions, Violations =   0
Checked 6/36 Partitions, Violations =   0
Checked 7/36 Partitions, Violations =   0
Checked 8/36 Partitions, Violations =   0
Checked 9/36 Partitions, Violations =   0
Checked 10/36 Partitions, Violations =  0
Checked 11/36 Partitions, Violations =  0
Checked 12/36 Partitions, Violations =  0
Checked 13/36 Partitions, Violations =  0
Checked 14/36 Partitions, Violations =  0
Checked 15/36 Partitions, Violations =  0
Checked 16/36 Partitions, Violations =  0
Checked 17/36 Partitions, Violations =  0
Checked 18/36 Partitions, Violations =  0
Checked 19/36 Partitions, Violations =  0
Checked 20/36 Partitions, Violations =  0
Checked 21/36 Partitions, Violations =  0
Checked 22/36 Partitions, Violations =  0
Checked 23/36 Partitions, Violations =  0
Checked 24/36 Partitions, Violations =  0
Checked 25/36 Partitions, Violations =  0
Checked 26/36 Partitions, Violations =  0
Checked 27/36 Partitions, Violations =  0
Checked 28/36 Partitions, Violations =  0
Checked 29/36 Partitions, Violations =  0
Checked 30/36 Partitions, Violations =  0
Checked 31/36 Partitions, Violations =  0
Checked 32/36 Partitions, Violations =  0
Checked 33/36 Partitions, Violations =  0
Checked 34/36 Partitions, Violations =  0
Checked 35/36 Partitions, Violations =  0
Checked 36/36 Partitions, Violations =  0
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   44  Alloctr   45  Proc 1581 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    606912 micron
Total Number of Contacts =             108441
Total Number of Wires =                105086
Total Number of PtConns =              1485
Total Number of Routed Wires =       105086
Total Routed Wire Length =           606540 micron
Total Number of Routed Contacts =       108441
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184546 micron
        Layer          METAL4 :      86585 micron
        Layer          METAL5 :      94982 micron
        Layer          METAL6 :      50865 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        341
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9721
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3188
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_2x1 :      14506
        Via         VIA23_1x2 :      26529
        Via            VIA12A :       4735
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1606
        Via            VIA12f :         45
        Via   VIA12A(rot)_1x2 :       4382
        Via        VIA12A_2x1 :      12622
        Via        VIA12A_1x2 :       5440
        Via   VIA12A(rot)_2x1 :        567
        Via   VIA12B(rot)_2x1 :       1668
        Via        VIA12B_1x2 :      11749
        Via        VIA12B_2x1 :        326
        Via   VIA12B(rot)_1x2 :        146

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 
  Total double via conversion rate    = 90.70% (98353 / 108441 vias)
 
    Layer VIA        = 85.21% (36900  / 43307   vias)
    Layer VIA2       = 92.76% (41051  / 44254   vias)
    Layer VIA3       = 97.05% (11514  / 11864   vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
 
  The optimized via conversion rate based on total routed via count = 90.76% (98422 / 108441 vias)
 
    Layer VIA        = 85.31% (36945  / 43307   vias)
        Weight 1     = 85.31% (36945   vias)
        Un-optimized = 14.69% (6362    vias)
    Layer VIA2       = 92.80% (41066  / 44254   vias)
        Weight 1     = 92.80% (41066   vias)
        Un-optimized =  7.20% (3188    vias)
    Layer VIA3       = 97.13% (11523  / 11864   vias)
        Weight 1     = 97.13% (11523   vias)
        Un-optimized =  2.87% (341     vias)
    Layer VIA4       = 98.62% (5497   / 5574    vias)
        Weight 1     = 98.62% (5497    vias)
        Un-optimized =  1.38% (77      vias)
    Layer VIA5       = 98.52% (3391   / 3442    vias)
        Weight 1     = 98.52% (3391    vias)
        Un-optimized =  1.48% (51      vias)
 


Verify Summary:

Total number of nets = 12765, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> report_design_physical -route
----------------------------------------
Report  : report_design_physical
          -route
Date    : Sat May 13 20:04:38 2023
Version : L-2016.03-SP1
--------------------------------------------------------------------------------
                               ROUTE INFORMATION
--------------------------------------------------------------------------------

Timing/Optimization Information:

Global Routing Information:
    layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
    layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
    layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
    layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
    layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
    layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
     
    Average gCell capacity  1.62         on layer (1)    METAL
    Average gCell capacity  5.18         on layer (2)    METAL2
    Average gCell capacity  4.02         on layer (3)    METAL3
    Average gCell capacity  3.51         on layer (4)    METAL4
    Average gCell capacity  2.76         on layer (5)    METAL5
    Average gCell capacity  2.34         on layer (6)    METAL6
     
    Initial. Both Dirs: Overflow =   666 Max = 12 GRCs =   538 (0.66%)
    Initial. H routing: Overflow =   287 Max = 10 (GRCs =  1) GRCs =   242 (0.59%)
    Initial. V routing: Overflow =   379 Max = 12 (GRCs =  1) GRCs =   296 (0.72%)
     
    phase1. Both Dirs: Overflow =   666 Max = 12 GRCs =   538 (0.66%)
    phase1. H routing: Overflow =   287 Max = 10 (GRCs =  1) GRCs =   242 (0.59%)
    phase1. V routing: Overflow =   379 Max = 12 (GRCs =  1) GRCs =   296 (0.72%)
     
    phase2. Both Dirs: Overflow =   666 Max = 12 GRCs =   538 (0.66%)
    phase2. H routing: Overflow =   287 Max = 10 (GRCs =  1) GRCs =   242 (0.59%)
    phase2. V routing: Overflow =   379 Max = 12 (GRCs =  1) GRCs =   296 (0.72%)
     
    Total Wire Length = 11.48
    Layer METAL wire length = 0.00
    Layer METAL2 wire length = 7.62
    Layer METAL3 wire length = 3.85
    Layer METAL4 wire length = 0.00
    Layer METAL5 wire length = 0.00
    Layer METAL6 wire length = 0.00
    Total Number of Contacts = 4
    Via VIA12A count = 2
    Via VIA23 count = 2
    Via VIA34 count = 0
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 1581

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 4 of 8

    Number of wires with overlap after iteration 1 = 3 of 6

    Total METAL wire length: 0.0
    Total METAL2 wire length: 10.7
    Total METAL3 wire length: 4.5
    Total METAL4 wire length: 0.0
    Total METAL5 wire length: 0.0
    Total METAL6 wire length: 0.0
    Total wire length: 15.2

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1581

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      345
     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      134
     
    Iteration 2: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      27
     
    Iteration 3: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      91
     
    Iteration 4: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      24
     
    Iteration 5: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
     
    Iteration 6: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      75
     
    Iteration 7: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
     
    Iteration 8: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      59
     
    Iteration 9: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
    DR finished with 2 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Short : 1
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 76 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      76
        Diff net spacing : 20
        Diff net var rule spacing : 9
        Less than NDR width : 2
        Same net spacing : 34
        Short : 3
        Internal-only types : 8
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      62
     
    Iteration 2: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Elapsed real time: 0:01:42
    Elapsed cpu time: sys = 0:00:00 usr = 0:01:42 total = 0:01:42
    Total Proc Memory(MB): 1581
     
    Cumulative run time upto current stage: Elapsed = 0:01:42 CPU = 0:01:42
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 1 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1
    Total number of nets = 12764
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 1
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1581
     
    Cumulative run time upto current stage: Elapsed = 0:01:42 CPU = 0:01:42
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      56
     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Iteration 2: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Iteration 3: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      70
     
    Iteration 4: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
    DR finished with 1 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1
     
    Begin timing optimization in DR ...

     
    Finished timing optimization in DR ...

    DR finished with 1 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 1 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      56
     
    Iteration 2: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Elapsed real time: 0:00:08
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:08 total = 0:00:08
    Total Proc Memory(MB): 1581
     
    Cumulative run time upto current stage: Elapsed = 0:01:50 CPU = 0:01:50
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 1 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Short : 1
    Total number of nets = 12765
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 1
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1581
     
    Cumulative run time upto current stage: Elapsed = 0:01:50 CPU = 0:01:50
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      41
     
    Iteration 1: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Iteration 2: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      71
     
    Iteration 3: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Iteration 4: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Iteration 5: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
     
    Iteration 6: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
    DR finished with 0 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
     
    Begin DRC fixing ...

     
    Elapsed real time: 0:00:07
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:07 total = 0:00:07
    Total Proc Memory(MB): 1581
     
    Cumulative run time upto current stage: Elapsed = 0:01:57 CPU = 0:01:57
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
    Total number of nets = 12765
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1581
     
    Cumulative run time upto current stage: Elapsed = 0:01:57 CPU = 0:01:57
     
    Total Wire Length =                    606912 micron
    Total Number of Contacts =             108441
    Total Number of Wires =                105086
    Total Number of PtConns =              1485
    Total Number of Routed Wires =       105086
    Total Routed Wire Length =           606540 micron
    Total Number of Routed Contacts =       108441
        Layer           METAL :      17455 micron
        Layer          METAL2 :     172480 micron
        Layer          METAL3 :     184546 micron
        Layer          METAL4 :      86585 micron
        Layer          METAL5 :      94982 micron
        Layer          METAL6 :      50865 micron
        Via             VIA56 :         51
        Via         VIA56_2x1 :       2933
        Via    VIA56(rot)_1x2 :          2
        Via    VIA56(rot)_2x1 :          1
        Via         VIA56_1x2 :        455
        Via             VIA45 :         77
        Via         VIA45_1x2 :       3174
        Via    VIA45(rot)_2x1 :        770
        Via    VIA45(rot)_1x2 :         33
        Via         VIA45_2x1 :       1520
        Via             VIA34 :        341
        Via            VIA34f :          9
        Via         VIA34_2x1 :       9721
        Via    VIA34(rot)_1x2 :         36
        Via    VIA34(rot)_2x1 :         75
        Via         VIA34_1x2 :       1682
        Via             VIA23 :       3188
        Via            VIA23f :         15
        Via    VIA23(rot)_2x1 :          9
        Via    VIA23(rot)_1x2 :          7
        Via         VIA23_2x1 :      14506
        Via         VIA23_1x2 :      26529
        Via            VIA12A :       4735
        Via       VIA12A(rot) :         21
        Via            VIA12B :       1606
        Via            VIA12f :         45
        Via   VIA12A(rot)_1x2 :       4382
        Via        VIA12A_2x1 :      12622
        Via        VIA12A_1x2 :       5440
        Via   VIA12A(rot)_2x1 :        567
        Via   VIA12B(rot)_2x1 :       1668
        Via        VIA12B_1x2 :      11749
        Via        VIA12B_2x1 :        326
        Via   VIA12B(rot)_1x2 :        146
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 90.76% (98422 / 108441 vias)
     
        Layer VIA        = 85.31% (36945  / 43307   vias)
            Weight 1     = 85.31% (36945   vias)
            Un-optimized = 14.69% (6362    vias)
        Layer VIA2       = 92.80% (41066  / 44254   vias)
            Weight 1     = 92.80% (41066   vias)
            Un-optimized =  7.20% (3188    vias)
        Layer VIA3       = 97.13% (11523  / 11864   vias)
            Weight 1     = 97.13% (11523   vias)
            Un-optimized =  2.87% (341     vias)
        Layer VIA4       = 98.62% (5497   / 5574    vias)
            Weight 1     = 98.62% (5497    vias)
            Un-optimized =  1.38% (77      vias)
        Layer VIA5       = 98.52% (3391   / 3442    vias)
            Weight 1     = 98.52% (3391    vias)
            Un-optimized =  1.48% (51      vias)
     
      Total double via conversion rate    = 90.70% (98353 / 108441 vias)
     
        Layer VIA        = 85.21% (36900  / 43307   vias)
        Layer VIA2       = 92.76% (41051  / 44254   vias)
        Layer VIA3       = 97.05% (11514  / 11864   vias)
        Layer VIA4       = 98.62% (5497   / 5574    vias)
        Layer VIA5       = 98.52% (3391   / 3442    vias)
     
      The optimized via conversion rate based on total routed via count = 90.76% (98422 / 108441 vias)
     
        Layer VIA        = 85.31% (36945  / 43307   vias)
            Weight 1     = 85.31% (36945   vias)
            Un-optimized = 14.69% (6362    vias)
        Layer VIA2       = 92.80% (41066  / 44254   vias)
            Weight 1     = 92.80% (41066   vias)
            Un-optimized =  7.20% (3188    vias)
        Layer VIA3       = 97.13% (11523  / 11864   vias)
            Weight 1     = 97.13% (11523   vias)
            Un-optimized =  2.87% (341     vias)
        Layer VIA4       = 98.62% (5497   / 5574    vias)
            Weight 1     = 98.62% (5497    vias)
            Un-optimized =  1.38% (77      vias)
        Layer VIA5       = 98.52% (3391   / 3442    vias)
            Weight 1     = 98.52% (3391    vias)
            Un-optimized =  1.48% (51      vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal2 Wire Length(count):               2237.91(8)
    metal3 Wire Length(count):               5212.88(12)
    metal4 Wire Length(count):               2993.92(4)
  ==============================================
    Total Wire Length(count):               10444.71(24)
    Number of via2 Contacts:             16
    Number of via3 Contacts:             14
  ==============================================
    Total Number of Contacts:       30

Stripe Wiring Statistics:
    metal3 Wire Length(count):              10105.32(30)
    metal4 Wire Length(count):              10725.18(30)
  ==============================================
    Total Wire Length(count):               20830.50(60)
    Number of via2 Contacts:             38
    Number of via3 Contacts:            268
  ==============================================
    Total Number of Contacts:      306

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             100409.54(394)
    metal2 Wire Length(count):                 85.83(46)
    metal3 Wire Length(count):                192.71(94)
    metal4 Wire Length(count):                  0.59(1)
    metal5 Wire Length(count):                 11.56(1)
  ==============================================
    Total Wire Length(count):              100700.23(536)
    Number of via1 Contacts:           1687
    Number of via2 Contacts:           1421
    Number of via3 Contacts:           1323
    Number of via4 Contacts:              2
  ==============================================
    Total Number of Contacts:     4433

Signal Wiring Statistics:
    metal1 Wire Length(count):              17930.28(8355)
    metal2 Wire Length(count):             172594.05(50326)
    metal3 Wire Length(count):             184558.67(30937)
    metal4 Wire Length(count):              86719.93(9859)
    metal5 Wire Length(count):              95087.33(6037)
    metal6 Wire Length(count):              50823.96(2902)
  ==============================================
    Total Wire Length(count):              607714.23(108416)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1          VIA12A(1)              4756                11
        via1          VIA12B(2)              1606              3.71
        via1          VIA12f(9)                45             0.104
        via1_2x1      VIA12B(2)               472              1.09
        via1_1x2      VIA12A(1)              6007              13.9
        via1_1x2      VIA12B(2)             13417                31
        via1_2x1      VIA12A(1)             17004              39.3
 Default via for layer via1:                   14.8%
 Yield-optmized via for layer via1:            85.2%

        via2           VIA23(3)              3188               7.2
        via2          VIA23f(10)                15           0.0339
        via2_1x2       VIA23(3)             26538                60
        via2_2x1       VIA23(3)             14513              32.8
 Default via for layer via2:                   7.24%
 Yield-optmized via for layer via2:            92.8%

        via3           VIA34(4)               341              2.87
        via3          VIA34f(11)                 9           0.0759
        via3_1x2       VIA34(4)              1757              14.8
        via3_2x1       VIA34(4)              9757              82.2
 Default via for layer via3:                   2.95%
 Yield-optmized via for layer via3:            97%

        via4           VIA45(5)                77              1.38
        via4_2x1       VIA45(5)              1553              27.9
        via4_1x2       VIA45(5)              3944              70.8
 Default via for layer via4:                   1.38%
 Yield-optmized via for layer via4:            98.6%

        via5           VIA56(6)                51              1.48
        via5_1x2       VIA56(6)               456              13.2
        via5_2x1       VIA56(6)              2935              85.3
 Default via for layer via5:                   1.48%
 Yield-optmized via for layer via5:            98.5%


 Double Via rate for all layers:           90.7%
  ==============================================
    Total Number of Contacts:    108441

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         17142.13 ( 5.67%)           788.15 ( 0.26%)
    metal2          6560.04 ( 2.17%)        166034.02 (54.41%)
    metal3        183271.85 (60.58%)          1286.82 ( 0.42%)
    metal4           984.13 ( 0.33%)         85735.80 (28.09%)
    metal5         94171.31 (31.13%)           916.02 ( 0.30%)
    metal6           408.06 ( 0.13%)         50415.90 (16.52%)
  ==============================================================
    Total         302537.53                 305176.71

LVS Run Time:
    Elapsed =    0:00:01, CPU =    0:00:01
--------------------------------------------------------------------------------
icc_shell> save_mw_cel -as route_opt_final
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named route_opt_final. (UIG-5)
1
icc_shell> report_timing
  Loading design 'ORCA_TOP'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 151 Mbytes -- main task 489 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:09:26 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max

Information: Percent of Arnoldi-based delays = 12.26%

  Startpoint: sdram_clk (clock source 'SDRAM_CLK')
  Endpoint: sd_DQ_out[11]
            (output port clocked by SD_DDR_CLK)
  Path Group: COMBO
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  sdram_clk (in)                                          0.06 @     3.81 f
  I_SDRAM_TOP/sdram_clk (SDRAM_TOP)                       0.00       3.81 f
  I_SDRAM_TOP/I_SDRAM_IF/sdram_clk (SDRAM_IF)             0.00       3.81 f
  I_SDRAM_TOP/I_SDRAM_IF/bufbdf_G1B1I3/Z (bufbdf)         0.20 @     4.00 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/Z (mx02d4)      0.76 @     4.76 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (SDRAM_IF)         0.00       4.76 f
  I_SDRAM_TOP/sd_DQ_out[11] (SDRAM_TOP)                   0.00       4.76 f
  sd_DQ_out[11] (out)                                     0.01 &     4.77 f
  data arrival time                                                  4.77

  clock SD_DDR_CLK (rise edge)                            7.50       7.50
  clock network delay (ideal)                             1.61       9.11
  clock reconvergence pessimism                           0.00       9.11
  clock uncertainty                                      -0.10       9.01
  output external delay                                  -2.00       7.01
  data required time                                                 7.01
  --------------------------------------------------------------------------
  data required time                                                 7.01
  data arrival time                                                 -4.77
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: sd_DQ_in[2]
              (input port clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    3.00       3.00 f
  sd_DQ_in[2] (in)                                        0.00       3.00 f
  I_SDRAM_TOP/sd_DQ_in[2] (SDRAM_TOP)                     0.00       3.00 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_in[2] (SDRAM_IF)           0.00       3.00 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D (sdnfb1)        0.00 &     3.00 f
  data arrival time                                                  3.00

  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.25       4.00
  clock reconvergence pessimism                           0.00       4.00
  clock uncertainty                                      -0.10       3.90
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CPN (sdnfb1)      0.00       3.90 f
  library setup time                                     -0.21       3.69
  data required time                                                 3.69
  --------------------------------------------------------------------------
  data required time                                                 3.69
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_
              (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
            (output port clocked by SD_DDR_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.26       4.01
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/CPN (sdcfq1)
                                                          0.00       4.01 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/Q (sdcfq1)      0.30       4.31 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_11/Z (mx02d4)      0.71 &     5.02 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (SDRAM_IF)         0.00       5.02 f
  I_SDRAM_TOP/sd_DQ_out[11] (SDRAM_TOP)                   0.00       5.02 f
  sd_DQ_out[11] (out)                                     0.01 &     5.03 f
  data arrival time                                                  5.03

  clock SD_DDR_CLK (rise edge)                            7.50       7.50
  clock network delay (ideal)                             1.61       9.11
  clock reconvergence pessimism                           0.00       9.12
  clock uncertainty                                      -0.10       9.02
  output external delay                                  -2.00       7.02
  data required time                                                 7.02
  --------------------------------------------------------------------------
  data required time                                                 7.02
  data arrival time                                                 -5.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__15_
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP
            (negative level-sensitive latch clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.22       0.22
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__15_/CP (sdcrq1)
                                                          0.00       0.22 r
  I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__15_/Q (sdcrq1)
                                                          0.37       0.59 r
  I_PCI_TOP/I_PCI_CORE/test_so3 (PCI_CORE)                0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/test_si12 (PCI_FIFO_1)       0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/test_si12 (PCI_FIFO_1_DW_fifoctl_s2_sf_0)
                                                          0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/test_si10 (PCI_FIFO_1_DW_FIFOCTL_IF_0)
                                                          0.00       0.59 r
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/D (lanlq1)
                                                          0.00 &     0.59 r
  data arrival time                                                  0.59

  clock PCI_CLK (fall edge)                               7.50       7.50
  clock network delay (propagated)                        0.21       7.71
  clock reconvergence pessimism                           0.01       7.72
  clock uncertainty                                      -0.10       7.62
  I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/LOCKUP/EN (lanlq1)
                                                          0.00       7.62 f
  time borrowed from endpoint                             0.00       7.62
  data required time                                                 7.62
  --------------------------------------------------------------------------
  data required time                                                 7.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.03

  Time Borrowing Information
  --------------------------------------------------------------
  PCI_CLK nominal pulse width                             7.50   
  clock latency difference                                0.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         7.39   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
              (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_0__31_
            (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (propagated)                        0.27       4.02
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CPN (sdnfb1)     0.00       4.02 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q (sdnfb1)       0.31       4.33 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_rfifo_DQ_out[31] (SDRAM_IF)
                                                          0.00       4.33 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/fifo_data_in[31] (SDRAM_FIFO_0)
                                                          0.00       4.33 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/U379/Z (an02d0)           0.27 &     4.60 f
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_0__31_/D (senrq1)
                                                          0.00 &     4.60 f
  data arrival time                                                  4.60

  clock SDRAM_CLK (rise edge)                             7.50       7.50
  clock network delay (propagated)                        0.27       7.77
  clock reconvergence pessimism                           0.00       7.77
  clock uncertainty                                      -0.10       7.67
  I_SDRAM_TOP/I_SDRAM_READ_FIFO/reg_array_reg_0__31_/CP (senrq1)
                                                          0.00       7.67 r
  library setup time                                     -0.43       7.24
  data required time                                                 7.24
  --------------------------------------------------------------------------
  data required time                                                 7.24
  data arrival time                                                 -4.60
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_0_
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU/Zro_Flag_reg
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        0.23       0.23
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_0_/CP (senrq1)      0.00       0.23 r
  I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_0_/Q (senrq1)       0.56       0.80 f
  I_RISC_CORE/I_DATA_PATH/Oprnd_A[0] (DATA_PATH)          0.00       0.80 f
  I_RISC_CORE/I_ALU/Oprnd_A[0] (ALU)                      0.00       0.80 f
  I_RISC_CORE/I_ALU/add_77/A[0] (ALU_DW01_add_2)          0.00       0.80 f
  I_RISC_CORE/I_ALU/add_77/U1/ZN (nd02d0)                 0.23 &     1.03 r
  I_RISC_CORE/I_ALU/add_77/U10/ZN (oai21d1)               0.28 &     1.31 f
  I_RISC_CORE/I_ALU/add_77/U122/ZN (aoi21d1)              0.21 &     1.53 r
  I_RISC_CORE/I_ALU/add_77/U58/ZN (oai21d1)               0.22 &     1.75 f
  I_RISC_CORE/I_ALU/add_77/U133/Z (aor21d1)               0.18 &     1.93 f
  I_RISC_CORE/I_ALU/add_77/U100/CO (ad01d0)               0.25 &     2.17 f
  I_RISC_CORE/I_ALU/add_77/U99/CO (ad01d0)                0.26 &     2.44 f
  I_RISC_CORE/I_ALU/add_77/U102/CO (ad01d0)               0.25 &     2.69 f
  I_RISC_CORE/I_ALU/add_77/U104/ZN (nd02d0)               0.08 &     2.77 r
  I_RISC_CORE/I_ALU/add_77/U107/ZN (nd03d0)               0.12 &     2.89 f
  I_RISC_CORE/I_ALU/add_77/U95/Z (xr02d1)                 0.22 &     3.11 r
  I_RISC_CORE/I_ALU/add_77/SUM[15] (ALU_DW01_add_2)       0.00       3.11 r
  I_RISC_CORE/I_ALU/U65/ZN (nd12d0)                       0.07 &     3.17 f
  I_RISC_CORE/I_ALU/U292/ZN (nd03d0)                      0.08 &     3.25 r
  I_RISC_CORE/I_ALU/U60/ZN (nd12d0)                       0.14 &     3.39 r
  I_RISC_CORE/I_ALU/U316/ZN (inv0d0)                      0.08 &     3.46 f
  I_RISC_CORE/I_ALU/U55/Z (an02d0)                        0.11 &     3.58 f
  I_RISC_CORE/I_ALU/U48/ZN (nd02d1)                       0.05 &     3.63 r
  I_RISC_CORE/I_ALU/U59/ZN (nd12d1)                       0.06 &     3.68 f
  I_RISC_CORE/I_ALU/Zro_Flag_reg/D (secrq4)               0.00 &     3.68 f
  data arrival time                                                  3.68

  clock SYS_2x_CLK (rise edge)                            4.00       4.00
  clock network delay (propagated)                        0.20       4.20
  clock reconvergence pessimism                           0.00       4.20
  clock uncertainty                                      -0.10       4.10
  I_RISC_CORE/I_ALU/Zro_Flag_reg/CP (secrq4)              0.00       4.10 r
  library setup time                                     -0.36       3.74
  data required time                                                 3.74
  --------------------------------------------------------------------------
  data required time                                                 3.74
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: I_BLENDER_1/mega_shift_reg_1__25_
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_1/mega_shift_reg_0__30_
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (propagated)                        0.56       0.56
  I_BLENDER_1/mega_shift_reg_1__25_/CP (sdcrq1)           0.00       0.56 r
  I_BLENDER_1/mega_shift_reg_1__25_/Q (sdcrq1)            0.37       0.93 f
  I_BLENDER_1/mult_50_L43980_C203/a[9] (BLENDER_DW_mult_uns_5)
                                                          0.00       0.93 f
  I_BLENDER_1/mult_50_L43980_C203/U663/ZN (inv0d0)        0.42 &     1.36 r
  I_BLENDER_1/mult_50_L43980_C203/U179/ZN (nr02d0)        0.31 &     1.67 f
  I_BLENDER_1/mult_50_L43980_C203/U677/CO (ad01d1)        0.32 &     1.99 f
  I_BLENDER_1/mult_50_L43980_C203/U688/S (ad01d0)         0.38 &     2.36 f
  I_BLENDER_1/mult_50_L43980_C203/U691/ZN (nd02d0)        0.09 &     2.45 r
  I_BLENDER_1/mult_50_L43980_C203/U655/Z (an02d0)         0.11 &     2.57 r
  I_BLENDER_1/mult_50_L43980_C203/U668/ZN (nd02d0)        0.16 &     2.72 f
  I_BLENDER_1/mult_50_L43980_C203/U765/S (ad01d0)         0.40 &     3.13 f
  I_BLENDER_1/mult_50_L43980_C203/U725/S (ad01d0)         0.35 &     3.47 f
  I_BLENDER_1/mult_50_L43980_C203/U660/ZN (nd02d0)        0.10 &     3.57 r
  I_BLENDER_1/mult_50_L43980_C203/U717/ZN (inv0d0)        0.08 &     3.65 f
  I_BLENDER_1/mult_50_L43980_C203/U715/ZN (aoi21d1)       0.21 &     3.85 r
  I_BLENDER_1/mult_50_L43980_C203/U610/ZN (oai21d1)       0.20 &     4.06 f
  I_BLENDER_1/mult_50_L43980_C203/U695/ZN (aoi21d1)       0.20 &     4.26 r
  I_BLENDER_1/mult_50_L43980_C203/U631/ZN (oai21d1)       0.22 &     4.48 f
  I_BLENDER_1/mult_50_L43980_C203/U705/CO (ad01d0)        0.25 &     4.73 f
  I_BLENDER_1/mult_50_L43980_C203/U702/CO (ad01d0)        0.26 &     4.99 f
  I_BLENDER_1/mult_50_L43980_C203/U703/CO (ad01d0)        0.26 &     5.25 f
  I_BLENDER_1/mult_50_L43980_C203/U704/CO (ad01d0)        0.26 &     5.51 f
  I_BLENDER_1/mult_50_L43980_C203/U729/CO (ad01d0)        0.26 &     5.77 f
  I_BLENDER_1/mult_50_L43980_C203/U730/CO (ad01d0)        0.26 &     6.04 f
  I_BLENDER_1/mult_50_L43980_C203/U731/CO (ad01d0)        0.26 &     6.30 f
  I_BLENDER_1/mult_50_L43980_C203/U732/CO (ad01d0)        0.26 &     6.56 f
  I_BLENDER_1/mult_50_L43980_C203/U733/CO (ad01d0)        0.26 &     6.82 f
  I_BLENDER_1/mult_50_L43980_C203/U734/CO (ad01d0)        0.26 &     7.09 f
  I_BLENDER_1/mult_50_L43980_C203/U669/CO (ad01d0)        0.26 &     7.35 f
  I_BLENDER_1/mult_50_L43980_C203/U670/CO (ad01d0)        0.26 &     7.61 f
  I_BLENDER_1/mult_50_L43980_C203/U826/CO (ad01d0)        0.26 &     7.87 f
  I_BLENDER_1/mult_50_L43980_C203/U897/S (ad01d0)         0.33 &     8.21 r
  I_BLENDER_1/mult_50_L43980_C203/product[30] (BLENDER_DW_mult_uns_5)
                                                          0.00       8.21 r
  I_BLENDER_1/mega_shift_reg_0__30_/D (sdcrq1)            0.00 &     8.21 r
  data arrival time                                                  8.21

  clock SYS_CLK (rise edge)                               8.00       8.00
  clock network delay (propagated)                        0.53       8.53
  clock reconvergence pessimism                           0.01       8.54
  clock uncertainty                                      -0.10       8.44
  I_BLENDER_1/mega_shift_reg_0__30_/CP (sdcrq1)           0.00       8.44 r
  library setup time                                     -0.18       8.27
  data required time                                                 8.27
  --------------------------------------------------------------------------
  data required time                                                 8.27
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
icc_shell> report_constraint
 
****************************************
Report : constraint
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:12:11 2023
****************************************


                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    COMBO                        0.00      1.00      0.00
    INPUTS                       0.00      1.00      0.00
    OUTPUTS                      0.00      1.00      0.00
    PCI_CLK                      0.00      1.00      0.00
    SDRAM_CLK                    0.00      1.00      0.00
    SD_DDR_CLK                   0.00      1.00      0.00
    SYS_2x_CLK                   0.00      1.00      0.00
    SYS_CLK                      0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                              Total Neg  Critical
    Group (critical_range)      Slack    Endpoints   Cost
    -----------------------------------------------------
    COMBO                        0.00         0      0.00
    INPUTS                       0.00         0      0.00
    OUTPUTS                      0.00         0      0.00
    PCI_CLK                      0.00         0      0.00
    SDRAM_CLK                    0.00         0      0.00
    SD_DDR_CLK                   0.00         0      0.00
    SYS_2x_CLK                   0.00         0      0.00
    SYS_CLK                      0.00         0      0.00
    default                      0.00         0      0.00
    -----------------------------------------------------
    critical_range                                   0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    COMBO                        0.00      1.00      0.00
    INPUTS                       0.00      1.00      0.00
    OUTPUTS                      0.00      1.00      0.00
    PCI_CLK                      0.00      1.00      0.00
    SDRAM_CLK                    0.00      1.00      0.00
    SD_DDR_CLK                   0.00      1.00      0.00
    SYS_2x_CLK                   0.00      1.00      0.00
    SYS_CLK                      0.00      1.00      0.00
    default                      0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00


    Constraint                                       Cost
    -----------------------------------------------------
    sequential_clock_pulse_width                     0.00 (MET)
    multiport_net                                    0.00 (MET)
    max_delay/setup                                  0.00 (MET)
    critical_range                                   0.00 (MET)
    min_delay/hold                                   0.00 (MET)
    max_transition                                   0.00 (MET)
    max_capacitance                                  0.00 (MET)
    max_fanout                                       0.00 (MET)
    max_area                                     80555.22 (VIOLATED)


1
icc_shell> check_design
 
****************************************
check_design summary:
Version:     L-2016.03-SP1
Date:        Sat May 13 20:13:13 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    526
    Undriven outputs (LINT-5)                                     176
    Unloaded inputs (LINT-8)                                      349
    Unconnected ports (LINT-28)                                     1

Cells                                                             199
    Connected to power or ground (LINT-32)                        169
    Nets connected to multiple pins on same cell (LINT-33)         30

Nets                                                              899
    Unloaded nets (LINT-2)                                        723
    Undriven nets (LINT-3)                                        176

Tristate                                                           96
    Single tristate driver drives an input pin (LINT-63)           96
--------------------------------------------------------------------------------

Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/test_si2' driven by pin 'I_PCI_TOP/I_PCI_CORE/test_si2' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/test_si4' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/test_si4' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/test_si1' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/test_si1' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/sys_clk' driven by pin 'I_CONTEXT_MEM/sys_clk' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/test' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/test' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/test' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/test' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/test' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/test' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/test' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/test' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/test' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/reset_n' driven by pin 'I_RISC_CORE/I_REG_FILE/reset_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/test_si' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/test_si' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Carry_Flag' driven by pin 'I_RISC_CORE/I_CONTROL/Carry_Flag' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/test_si' driven by pin 'I_RISC_CORE/I_ALU/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/test_si' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_IF/test_si1' driven by pin 'I_SDRAM_TOP/I_SDRAM_IF/test_si1' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PARSER/test_si1' driven by pin 'I_PARSER/test_si1' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[7]' driven by pin 'I_CONTEXT_MEM/cmd[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[6]' driven by pin 'I_CONTEXT_MEM/cmd[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[5]' driven by pin 'I_CONTEXT_MEM/cmd[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[4]' driven by pin 'I_CONTEXT_MEM/cmd[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[3]' driven by pin 'I_CONTEXT_MEM/cmd[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[2]' driven by pin 'I_CONTEXT_MEM/cmd[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[1]' driven by pin 'I_CONTEXT_MEM/cmd[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/cmd[0]' driven by pin 'I_CONTEXT_MEM/cmd[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/context_en' driven by pin 'I_CONTEXT_MEM/context_en' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/test_si' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/test_si1' driven by pin 'I_PCI_TOP/I_PCI_CORE/test_si1' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U2/VSS' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/VSS' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U2/VSS' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/VSS' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U2/VSS' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/VSS' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U2/VSS' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/VSS' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/add_37/VSS' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/add_37/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/VSS' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/VSS' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/VSS' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/VSS' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I4/VSS' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I4/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I3/VSS' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I3/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I2/VSS' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240/VSS' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_89/VSS' driven by pin 'I_RISC_CORE/I_ALU/sub_89/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/VSS' driven by pin 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/VSS' driven by pin 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_77/VSS' driven by pin 'I_RISC_CORE/I_ALU/add_77/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_95/VSS' driven by pin 'I_RISC_CORE/I_ALU/sub_95/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_86/VSS' driven by pin 'I_RISC_CORE/I_ALU/add_86/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/VSS' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/VSS' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/VSS' driven by pin 'I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/VSS' driven by pin 'I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/VSS' driven by pin 'I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/VSS' driven by pin 'I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/VSS' driven by pin 'I_RISC_CORE/I_CONTROL/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/VSS' driven by pin 'I_RISC_CORE/I_DATA_PATH/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_INSTRN_LAT/VSS' driven by pin 'I_RISC_CORE/I_INSTRN_LAT/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/VSS' driven by pin 'I_RISC_CORE/I_REG_FILE/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/VSS' driven by pin 'I_BLENDER_1/sub_155/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/VSS' driven by pin 'I_BLENDER_1/add_154/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_170/VSS' driven by pin 'I_BLENDER_1/add_170/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_171/VSS' driven by pin 'I_BLENDER_1/add_171/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_170/VSS' driven by pin 'I_BLENDER_1/sub_170/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_171/VSS' driven by pin 'I_BLENDER_1/sub_171/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_170/VSS' driven by pin 'I_BLENDER_1/mult_170/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_171/VSS' driven by pin 'I_BLENDER_1/mult_171/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_174/VSS' driven by pin 'I_BLENDER_1/mult_174/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_173/VSS' driven by pin 'I_BLENDER_1/mult_173/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_50_L43980_C203/VSS' driven by pin 'I_BLENDER_1/mult_50_L43980_C203/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_50_L43980_C203_I2/VSS' driven by pin 'I_BLENDER_1/mult_50_L43980_C203_I2/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_50_L43980_C203_I3/VSS' driven by pin 'I_BLENDER_1/mult_50_L43980_C203_I3/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/VSS' driven by pin 'I_BLENDER_1/add_157/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/VSS' driven by pin 'I_BLENDER_1/sub_158/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_IF/VSS' driven by pin 'I_SDRAM_TOP/I_SDRAM_IF/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PARSER/VSS' driven by pin 'I_PARSER/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/VSS' driven by pin 'I_CONTEXT_MEM/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_W_MUX/VSS' driven by pin 'I_PCI_W_MUX/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SD_W_MUX/VSS' driven by pin 'I_SD_W_MUX/VSS' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U2/VDD' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/VDD' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U2/VDD' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/VDD' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U2/VDD' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/VDD' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U2/VDD' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/VDD' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/add_37/VDD' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/add_37/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/VDD' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/VDD' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/VDD' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/VDD' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I4/VDD' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I4/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I3/VDD' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I3/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I2/VDD' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240/VDD' driven by pin 'I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_89/VDD' driven by pin 'I_RISC_CORE/I_ALU/sub_89/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/VDD' driven by pin 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/VDD' driven by pin 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_77/VDD' driven by pin 'I_RISC_CORE/I_ALU/add_77/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_95/VDD' driven by pin 'I_RISC_CORE/I_ALU/sub_95/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_86/VDD' driven by pin 'I_RISC_CORE/I_ALU/add_86/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/VDD' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/VDD' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/VDD' driven by pin 'I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/VDD' driven by pin 'I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/VDD' driven by pin 'I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/VDD' driven by pin 'I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/VDD' driven by pin 'I_RISC_CORE/I_CONTROL/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/VDD' driven by pin 'I_RISC_CORE/I_DATA_PATH/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_INSTRN_LAT/VDD' driven by pin 'I_RISC_CORE/I_INSTRN_LAT/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/VDD' driven by pin 'I_RISC_CORE/I_REG_FILE/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/VDD' driven by pin 'I_BLENDER_1/sub_155/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/VDD' driven by pin 'I_BLENDER_1/add_154/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_170/VDD' driven by pin 'I_BLENDER_1/add_170/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_171/VDD' driven by pin 'I_BLENDER_1/add_171/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_170/VDD' driven by pin 'I_BLENDER_1/sub_170/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_171/VDD' driven by pin 'I_BLENDER_1/sub_171/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_170/VDD' driven by pin 'I_BLENDER_1/mult_170/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_171/VDD' driven by pin 'I_BLENDER_1/mult_171/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_174/VDD' driven by pin 'I_BLENDER_1/mult_174/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_173/VDD' driven by pin 'I_BLENDER_1/mult_173/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_50_L43980_C203/VDD' driven by pin 'I_BLENDER_1/mult_50_L43980_C203/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_50_L43980_C203_I2/VDD' driven by pin 'I_BLENDER_1/mult_50_L43980_C203_I2/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/mult_50_L43980_C203_I3/VDD' driven by pin 'I_BLENDER_1/mult_50_L43980_C203_I3/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/VDD' driven by pin 'I_BLENDER_1/add_157/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/VDD' driven by pin 'I_BLENDER_1/sub_158/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_IF/VDD' driven by pin 'I_SDRAM_TOP/I_SDRAM_IF/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PARSER/VDD' driven by pin 'I_PARSER/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/VDD' driven by pin 'I_CONTEXT_MEM/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_W_MUX/VDD' driven by pin 'I_PCI_W_MUX/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SD_W_MUX/VDD' driven by pin 'I_SD_W_MUX/VDD' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PARSER/pcmd_out[1]_hfs_netlink_47' driven by pin 'I_PARSER/pcmd_out[1]_hfs_netlink_47' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_CONTEXT_MEM/sys_rst_n' driven by pin 'I_CONTEXT_MEM/sys_rst_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PARSER/test_si2' driven by pin 'I_PARSER/test_si2' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/pop_error_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/pop_full_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/pop_af_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/pop_hf_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/pop_ae_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/push_af_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/push_hf_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_32' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/push_ae_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/push_empty_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/test_si' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_30' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/pop_error_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/pop_full_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_28' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/pop_af_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_27' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/pop_hf_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/pop_ae_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/push_error_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/push_af_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_22' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/push_ae_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/SYNOPSYS_UNCONNECTED_21' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/push_empty_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/test_si' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_IF/test_si3' driven by pin 'I_SDRAM_TOP/I_SDRAM_IF/test_si3' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/test_si' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/CI' driven by pin 'I_BLENDER_1/sub_155/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[24]' driven by pin 'I_BLENDER_1/sub_155/B[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[25]' driven by pin 'I_BLENDER_1/sub_155/B[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[26]' driven by pin 'I_BLENDER_1/sub_155/B[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[27]' driven by pin 'I_BLENDER_1/sub_155/B[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[28]' driven by pin 'I_BLENDER_1/sub_155/B[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[29]' driven by pin 'I_BLENDER_1/sub_155/B[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[30]' driven by pin 'I_BLENDER_1/sub_155/B[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[31]' driven by pin 'I_BLENDER_1/sub_155/B[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[16]' driven by pin 'I_BLENDER_1/sub_155/B[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[17]' driven by pin 'I_BLENDER_1/sub_155/B[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[18]' driven by pin 'I_BLENDER_1/sub_155/B[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[19]' driven by pin 'I_BLENDER_1/sub_155/B[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[20]' driven by pin 'I_BLENDER_1/sub_155/B[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[21]' driven by pin 'I_BLENDER_1/sub_155/B[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[22]' driven by pin 'I_BLENDER_1/sub_155/B[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[23]' driven by pin 'I_BLENDER_1/sub_155/B[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[8]' driven by pin 'I_BLENDER_1/sub_155/B[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[9]' driven by pin 'I_BLENDER_1/sub_155/B[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[10]' driven by pin 'I_BLENDER_1/sub_155/B[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[11]' driven by pin 'I_BLENDER_1/sub_155/B[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[12]' driven by pin 'I_BLENDER_1/sub_155/B[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[13]' driven by pin 'I_BLENDER_1/sub_155/B[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[14]' driven by pin 'I_BLENDER_1/sub_155/B[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[15]' driven by pin 'I_BLENDER_1/sub_155/B[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[0]' driven by pin 'I_BLENDER_1/sub_155/B[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[1]' driven by pin 'I_BLENDER_1/sub_155/B[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[2]' driven by pin 'I_BLENDER_1/sub_155/B[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[3]' driven by pin 'I_BLENDER_1/sub_155/B[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[4]' driven by pin 'I_BLENDER_1/sub_155/B[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[5]' driven by pin 'I_BLENDER_1/sub_155/B[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[6]' driven by pin 'I_BLENDER_1/sub_155/B[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/B[7]' driven by pin 'I_BLENDER_1/sub_155/B[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/CI' driven by pin 'I_BLENDER_1/add_154/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[24]' driven by pin 'I_BLENDER_1/add_154/B[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[25]' driven by pin 'I_BLENDER_1/add_154/B[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[26]' driven by pin 'I_BLENDER_1/add_154/B[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[27]' driven by pin 'I_BLENDER_1/add_154/B[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[28]' driven by pin 'I_BLENDER_1/add_154/B[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[29]' driven by pin 'I_BLENDER_1/add_154/B[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[30]' driven by pin 'I_BLENDER_1/add_154/B[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[31]' driven by pin 'I_BLENDER_1/add_154/B[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[16]' driven by pin 'I_BLENDER_1/add_154/B[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[17]' driven by pin 'I_BLENDER_1/add_154/B[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[18]' driven by pin 'I_BLENDER_1/add_154/B[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[19]' driven by pin 'I_BLENDER_1/add_154/B[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[20]' driven by pin 'I_BLENDER_1/add_154/B[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[21]' driven by pin 'I_BLENDER_1/add_154/B[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[22]' driven by pin 'I_BLENDER_1/add_154/B[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[23]' driven by pin 'I_BLENDER_1/add_154/B[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[8]' driven by pin 'I_BLENDER_1/add_154/B[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[9]' driven by pin 'I_BLENDER_1/add_154/B[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[10]' driven by pin 'I_BLENDER_1/add_154/B[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[11]' driven by pin 'I_BLENDER_1/add_154/B[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[12]' driven by pin 'I_BLENDER_1/add_154/B[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[13]' driven by pin 'I_BLENDER_1/add_154/B[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[14]' driven by pin 'I_BLENDER_1/add_154/B[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[15]' driven by pin 'I_BLENDER_1/add_154/B[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[0]' driven by pin 'I_BLENDER_1/add_154/B[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[1]' driven by pin 'I_BLENDER_1/add_154/B[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[2]' driven by pin 'I_BLENDER_1/add_154/B[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[3]' driven by pin 'I_BLENDER_1/add_154/B[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[4]' driven by pin 'I_BLENDER_1/add_154/B[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[5]' driven by pin 'I_BLENDER_1/add_154/B[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[6]' driven by pin 'I_BLENDER_1/add_154/B[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/B[7]' driven by pin 'I_BLENDER_1/add_154/B[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_170/CI' driven by pin 'I_BLENDER_1/add_170/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_171/CI' driven by pin 'I_BLENDER_1/add_171/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_170/CI' driven by pin 'I_BLENDER_1/sub_170/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_171/CI' driven by pin 'I_BLENDER_1/sub_171/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/CI' driven by pin 'I_BLENDER_1/add_157/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[24]' driven by pin 'I_BLENDER_1/add_157/B[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[25]' driven by pin 'I_BLENDER_1/add_157/B[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[26]' driven by pin 'I_BLENDER_1/add_157/B[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[27]' driven by pin 'I_BLENDER_1/add_157/B[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[28]' driven by pin 'I_BLENDER_1/add_157/B[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[29]' driven by pin 'I_BLENDER_1/add_157/B[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[30]' driven by pin 'I_BLENDER_1/add_157/B[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[31]' driven by pin 'I_BLENDER_1/add_157/B[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[16]' driven by pin 'I_BLENDER_1/add_157/B[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[17]' driven by pin 'I_BLENDER_1/add_157/B[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[18]' driven by pin 'I_BLENDER_1/add_157/B[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[19]' driven by pin 'I_BLENDER_1/add_157/B[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[20]' driven by pin 'I_BLENDER_1/add_157/B[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[21]' driven by pin 'I_BLENDER_1/add_157/B[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[22]' driven by pin 'I_BLENDER_1/add_157/B[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[23]' driven by pin 'I_BLENDER_1/add_157/B[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[8]' driven by pin 'I_BLENDER_1/add_157/B[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[9]' driven by pin 'I_BLENDER_1/add_157/B[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[10]' driven by pin 'I_BLENDER_1/add_157/B[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[11]' driven by pin 'I_BLENDER_1/add_157/B[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[12]' driven by pin 'I_BLENDER_1/add_157/B[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[13]' driven by pin 'I_BLENDER_1/add_157/B[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[14]' driven by pin 'I_BLENDER_1/add_157/B[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[15]' driven by pin 'I_BLENDER_1/add_157/B[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[0]' driven by pin 'I_BLENDER_1/add_157/B[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[1]' driven by pin 'I_BLENDER_1/add_157/B[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[2]' driven by pin 'I_BLENDER_1/add_157/B[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[3]' driven by pin 'I_BLENDER_1/add_157/B[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[4]' driven by pin 'I_BLENDER_1/add_157/B[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[5]' driven by pin 'I_BLENDER_1/add_157/B[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[6]' driven by pin 'I_BLENDER_1/add_157/B[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/B[7]' driven by pin 'I_BLENDER_1/add_157/B[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/CI' driven by pin 'I_BLENDER_1/sub_158/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[24]' driven by pin 'I_BLENDER_1/sub_158/B[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[25]' driven by pin 'I_BLENDER_1/sub_158/B[25]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[26]' driven by pin 'I_BLENDER_1/sub_158/B[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[27]' driven by pin 'I_BLENDER_1/sub_158/B[27]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[28]' driven by pin 'I_BLENDER_1/sub_158/B[28]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[29]' driven by pin 'I_BLENDER_1/sub_158/B[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[30]' driven by pin 'I_BLENDER_1/sub_158/B[30]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[31]' driven by pin 'I_BLENDER_1/sub_158/B[31]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[16]' driven by pin 'I_BLENDER_1/sub_158/B[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[17]' driven by pin 'I_BLENDER_1/sub_158/B[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[18]' driven by pin 'I_BLENDER_1/sub_158/B[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[19]' driven by pin 'I_BLENDER_1/sub_158/B[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[20]' driven by pin 'I_BLENDER_1/sub_158/B[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[21]' driven by pin 'I_BLENDER_1/sub_158/B[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[22]' driven by pin 'I_BLENDER_1/sub_158/B[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[23]' driven by pin 'I_BLENDER_1/sub_158/B[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[8]' driven by pin 'I_BLENDER_1/sub_158/B[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[9]' driven by pin 'I_BLENDER_1/sub_158/B[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[10]' driven by pin 'I_BLENDER_1/sub_158/B[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[11]' driven by pin 'I_BLENDER_1/sub_158/B[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[12]' driven by pin 'I_BLENDER_1/sub_158/B[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[13]' driven by pin 'I_BLENDER_1/sub_158/B[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[14]' driven by pin 'I_BLENDER_1/sub_158/B[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[15]' driven by pin 'I_BLENDER_1/sub_158/B[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[0]' driven by pin 'I_BLENDER_1/sub_158/B[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[1]' driven by pin 'I_BLENDER_1/sub_158/B[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[2]' driven by pin 'I_BLENDER_1/sub_158/B[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[3]' driven by pin 'I_BLENDER_1/sub_158/B[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[4]' driven by pin 'I_BLENDER_1/sub_158/B[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[5]' driven by pin 'I_BLENDER_1/sub_158/B[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[6]' driven by pin 'I_BLENDER_1/sub_158/B[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/B[7]' driven by pin 'I_BLENDER_1/sub_158/B[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_14' driven by pin 'I_BLENDER_1/add_171/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_15' driven by pin 'I_BLENDER_1/sub_170/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_16' driven by pin 'I_BLENDER_1/sub_171/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_13' driven by pin 'I_BLENDER_1/add_170/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_12' driven by pin 'I_BLENDER_1/add_154/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_11' driven by pin 'I_BLENDER_1/sub_155/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_10' driven by pin 'I_BLENDER_1/sub_158/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/SYNOPSYS_UNCONNECTED_9' driven by pin 'I_BLENDER_1/add_157/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[14]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[14]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[11]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[11]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/test_si' driven by pin 'I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_RISC_CORE/I_STACK_TOP/PopDataOut[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/test_si' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[29]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[29]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[26]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[26]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[26]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[24]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[24]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[23]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[23]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[22]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[22]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[21]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[21]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[20]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[20]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[19]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[19]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[18]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[18]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[17]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[17]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[16]' driven by pin 'I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[16]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[15]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[15]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[13]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[13]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[12]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[12]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[10]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[10]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[9]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[9]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[8]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[8]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[7]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[7]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[6]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[6]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[5]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[5]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[4]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[4]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[3]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[3]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[2]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[2]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[1]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[1]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[0]' driven by pin 'I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Crnt_Instrn[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[0]' driven by pin 'I_RISC_CORE/I_CONTROL/Crnt_Instrn[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_INSTRN_LAT/test_si1' driven by pin 'I_RISC_CORE/I_INSTRN_LAT/test_si1' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_DATA_PATH/test_si' driven by pin 'I_RISC_CORE/I_DATA_PATH/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_RISC_CORE/I_ALU/Carry_Flag' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/push_af_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/push_hf_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/push_empty_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/test_si' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/test_si' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/pop_error_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/pop_full_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/pop_af_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/pop_hf_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/pop_ae_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/pop_full_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/pop_ae_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/push_error_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/push_af_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_23' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/push_hf_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_22' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/push_ae_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/SYNOPSYS_UNCONNECTED_21' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/push_empty_fifo' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/n869' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/test_so2' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_13' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_14' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_15' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_16' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_9' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_10' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_11' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SYNOPSYS_UNCONNECTED_12' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/n465' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/test_so2' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/n468' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/test_so1' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_13' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_14' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_15' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_16' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_9' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_10' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_11' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SYNOPSYS_UNCONNECTED_12' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/test_si' driven by pin 'I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/test_si' driven by pin 'I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/test_si' driven by pin 'I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/test_si' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_183' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_184' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_185' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_186' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_187' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_188' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_189' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_190' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_191' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_192' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O2[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_169' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_170' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_171' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_172' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_173' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_174' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_175' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_176' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_177' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_178' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_179' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_180' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_181' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_182' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_134' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_135' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_136' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_161' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_162' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_163' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_164' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_165' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_166' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_167' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_168' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O2[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_145' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_146' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_147' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_148' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_149' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_150' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_151' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_152' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_153' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_154' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_155' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_156' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_157' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_158' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_159' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_160' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_102' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_103' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_104' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_105' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_106' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_107' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_108' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_109' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_110' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_111' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_112' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_137' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_138' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_139' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_140' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_141' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_142' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_143' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_144' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O2[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_121' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_122' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_123' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_124' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_125' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_126' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[10]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_127' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[9]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_128' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[8]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_129' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_130' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_131' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_132' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_133' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_113' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_114' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_115' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_116' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_117' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_118' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_119' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_120' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O2[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_97' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[15]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_98' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[14]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_99' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[13]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_100' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[12]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_REG_FILE/SYNOPSYS_UNCONNECTED_101' driven by pin 'I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM/O1[11]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_89/CI' driven by pin 'I_RISC_CORE/I_ALU/sub_89/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/CI' driven by pin 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/CI' driven by pin 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_77/CI' driven by pin 'I_RISC_CORE/I_ALU/add_77/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/SYNOPSYS_UNCONNECTED_7' driven by pin 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/SYNOPSYS_UNCONNECTED_8' driven by pin 'I_RISC_CORE/I_ALU/add_77/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/SYNOPSYS_UNCONNECTED_5' driven by pin 'I_RISC_CORE/I_ALU/sub_89/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/SYNOPSYS_UNCONNECTED_6' driven by pin 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_86' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_87' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_88' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_89' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_90' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_91' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_92' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_79' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_80' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_81' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_82' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_83' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_84' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_85' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_78' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_65' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_66' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_67' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_68' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_69' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_70' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_72' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_73' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_71' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_74' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_75' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_76' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_77' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_86' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_87' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_88' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_89' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_90' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_91' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_92' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_79' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_80' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_81' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_82' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_83' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_84' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_85' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_65' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_66' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_67' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_68' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_69' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_70' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_72' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_73' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_71' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_74' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_75' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_76' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_77' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_78' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1/O1[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[7]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2/O1[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/init_n' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/init_n' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_28' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_30' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_23' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_32' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_27' driven by pin 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/init_n' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/init_n' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_33' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_32' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_31' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_27' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_28' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_29' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_30' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_23' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_24' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_25' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_26' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_34' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/init_n' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/init_n' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_65' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_45' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_46' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_68' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_67' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_66' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/init_n' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/init_n' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/init_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_65' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_52' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_53' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_54' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_55' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_56' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_57' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_58' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_42' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_43' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_44' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_45' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_46' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_47' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_48' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_35' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_36' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_37' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_38' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_39' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_40' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_41' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[0]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_68' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_67' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_66' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_59' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[6]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_60' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[5]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_61' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[4]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_62' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[3]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_63' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[2]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_64' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[1]' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_51' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_error' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_50' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_full' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/SYNOPSYS_UNCONNECTED_49' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_empty_n' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/CI' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U2/carry_out' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/CI' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U2/carry_out' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/CI' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U2/carry_out' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/CI' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/CI' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/SYNOPSYS_UNCONNECTED_3' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U2/carry_out' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/SYNOPSYS_UNCONNECTED_4' driven by pin 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/CO' has no loads. (LINT-2)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_171/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_170/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_171/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_170/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_154/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_155/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/sub_158/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_BLENDER_1/add_157/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/pop_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/push_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/pop_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/push_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_1_root_add_80_2/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/add_77/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_89/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_RISC_CORE/I_ALU/sub_1_root_sub_92/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/pop_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/push_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/pop_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/push_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U2/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_CTL/U1/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U1/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_CTL/U2/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/word_count[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/next_word_count[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_error' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/next_empty_n' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U2/carry_out' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U2/carry_out' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U2/carry_out' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U1/U3/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U2/carry_out' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'ORCA_TOP', net 'I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_CTL/U2/U3/CO' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'BLENDER_DW01_sub_6', output port 'CO' is not driven. (LINT-5)
Warning: In design 'BLENDER_DW01_add_6', output port 'CO' is not driven. (LINT-5)
Warning: In design 'BLENDER_DW01_sub_1', output port 'CO' is not driven. (LINT-5)
Warning: In design 'BLENDER_DW01_sub_0', output port 'CO' is not driven. (LINT-5)
Warning: In design 'BLENDER_DW01_add_1', output port 'CO' is not driven. (LINT-5)
Warning: In design 'BLENDER_DW01_add_0', output port 'CO' is not driven. (LINT-5)
Warning: In design 'BLENDER_DW01_add_7', output port 'CO' is not driven. (LINT-5)
Warning: In design 'BLENDER_DW01_sub_7', output port 'CO' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[1]' is not driven. (LINT-5)
Warning: In design 'ALU_DW01_add_2', output port 'CO' is not driven. (LINT-5)
Warning: In design 'ALU_DW01_add_3', output port 'CO' is not driven. (LINT-5)
Warning: In design 'ALU_DW01_sub_2', output port 'CO' is not driven. (LINT-5)
Warning: In design 'ALU_DW01_sub_3', output port 'CO' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'pop_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', output port 'push_word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'pop_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', output port 'push_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'SDRAM_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'next_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'next_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'next_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_full' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_error' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_empty_n' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'next_word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[1]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[2]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[3]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[4]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[5]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[6]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', output port 'word_count[0]' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW01_sub_1', output port 'CO' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_inc_1', output port 'carry_out' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW01_sub_0', output port 'CO' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_1_DW_inc_0', output port 'carry_out' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW01_sub_1', output port 'CO' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_inc_1', output port 'carry_out' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW01_sub_0', output port 'CO' is not driven. (LINT-5)
Warning: In design 'PCI_FIFO_0_DW_inc_0', output port 'carry_out' is not driven. (LINT-5)
Warning: In design 'SD_W_MUX', input port 'VDD' is unloaded. (LINT-8)
Warning: In design 'SD_W_MUX', input port 'VSS' is unloaded. (LINT-8)
Warning: In design 'PCI_W_MUX', input port 'VDD' is unloaded. (LINT-8)
Warning: In design 'PCI_W_MUX', input port 'VSS' is unloaded. (LINT-8)
Warning: In design 'CONTEXT_MEM', input port 'sys_clk' is unloaded. (LINT-8)
Warning: In design 'CONTEXT_MEM', input port 'sys_rst_n' is unloaded. (LINT-8)
Warning: In design 'CONTEXT_MEM', input port 'context_en' is unloaded. (LINT-8)
Warning: In design 'CONTEXT_MEM', input port 'VDD' is unloaded. (LINT-8)
Warning: In design 'CONTEXT_MEM', input port 'VSS' is unloaded. (LINT-8)
Warning: In design 'CONTEXT_MEM', input port 'cmd[0]' is unloaded. (LINT-8)
Note - message 'LINT-8' limit (10) exceeded.  Remainder will be suppressed.
Warning: In design 'CONTROL', port 'Reset_AluRegs' is not connected to any nets. (LINT-28)
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SD_W_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SD_W_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_W_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_W_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_SDRAM_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_BLENDER_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_RISC_CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_RISC_CORE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_CONTEXT_MEM' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PARSER' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VDD' is connected to logic 1. 
Warning: In design 'ORCA_TOP', a pin on submodule 'I_PCI_TOP' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'VSS' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_158' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_157' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_171' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_170' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_171' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_170' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'add_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[24]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[25]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[26]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[27]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[28]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[29]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[30]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[31]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[16]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[17]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[18]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[19]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[20]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[21]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[22]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[23]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[15]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 1. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'BLENDER', a pin on submodule 'sub_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'RISC_CORE', a pin on submodule 'I_DATA_PATH' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ALU_Carry' is connected to logic 0. 
Warning: In design 'ALU', a pin on submodule 'add_77' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ALU', a pin on submodule 'add_1_root_add_80_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 1. 
Warning: In design 'ALU', a pin on submodule 'sub_1_root_sub_92' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 1. 
Warning: In design 'ALU', a pin on submodule 'sub_89' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', a pin on submodule 'U2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'SDRAM_FIFO_1_DW_fifoctl_s2_sf_0', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', a pin on submodule 'U2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'SDRAM_FIFO_0_DW_fifoctl_s2_sf_0', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'PCI_FIFO_1_DW_fifoctl_s2_sf_0', a pin on submodule 'U2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', a pin on submodule 'U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'PCI_FIFO_0_DW_fifoctl_s2_sf_0', a pin on submodule 'U2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_n' is connected to logic 1. 
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_1', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PCI_FIFO_1_DW_FIFOCTL_IF_0', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_1', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'PCI_FIFO_0_DW_FIFOCTL_IF_0', a pin on submodule 'U3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n34' is connected to pins 'test_se_hfs_netlink_103', 'test_se_hfs_netlink_104''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'sys_rst_n' is connected to pins 'sys_rst_n', 'sys_rst_n_hfs_netlink_120'', 'sys_rst_n_hfs_netlink_121', 'sys_rst_n_hfs_netlink_122', 'sys_rst_n_hfs_netlink_123'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n35' is connected to pins 'test_se_hfs_netlink_105', 'test_se_hfs_netlink_111''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_TOP'. (LINT-33)
   Net 'n36' is connected to pins 'test_se_hfs_netlink_112', 'test_se_hfs_netlink_118''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n32' is connected to pins 'test_se', 'test_se_hfs_netlink_91''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'sys_rst_n' is connected to pins 'reset_n', 'reset_n_hfs_netlink_98'', 'reset_n_hfs_netlink_99'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_BLENDER_1'. (LINT-33)
   Net 'n33' is connected to pins 'test_se_hfs_netlink_92', 'test_se_hfs_netlink_93''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_RISC_CORE'. (LINT-33)
   Net 'n1' is connected to pins 'Rd_Instr', 'Rd_Instr_hfs_netlink_57''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n34' is connected to pins 'test_se_hfs_netlink_35', 'test_se_hfs_netlink_36''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n4' is connected to pins 'pcmd_out[1]', 'pcmd_out[1]_hfs_netlink_47''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'n36' is connected to pins 'test_se_hfs_netlink_38', 'test_se_hfs_netlink_43''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PARSER'. (LINT-33)
   Net 'sys_rst_n' is connected to pins 'sys_rst_n_hfs_netlink_44', 'sys_rst_n_hfs_netlink_45'', 'sys_rst_n_hfs_netlink_46'.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PCI_TOP'. (LINT-33)
   Net 'pad_in[2]' is connected to pins 'test_si2', 'pad_in[2]''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PCI_TOP'. (LINT-33)
   Net 'scan_en' is connected to pins 'test_se', 'test_se_hfs_netlink_7''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PCI_TOP'. (LINT-33)
   Net 'sys_clk_G1B2I5' is connected to pins 'sys_clk', 'sys_clk_cts_1_1''.
Warning: In design 'ORCA_TOP', the same net is connected to more than one pin on submodule 'I_PCI_TOP'. (LINT-33)
   Net 'n34' is connected to pins 'test_se_hfs_netlink_2', 'test_se_hfs_netlink_3''.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_WRITE_FIFO'. (LINT-33)
   Net 'test_se_hfs_netlink_103' is connected to pins 'test_se_hfs_netlink_192', 'test_se_hfs_netlink_195''.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_READ_FIFO'. (LINT-33)
   Net 'n18' is connected to pins 'test_se_hfs_netlink_150', 'test_se_hfs_netlink_151''.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_READ_FIFO'. (LINT-33)
   Net 'sdram_rst_n' is connected to pins 'fifo_rst_n', 'fifo_rst_n_hfs_netlink_162'', 'fifo_rst_n_hfs_netlink_163', 'fifo_rst_n_hfs_netlink_164', 'fifo_rst_n_hfs_netlink_165'.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_IF'. (LINT-33)
   Net 'n15' is connected to pins 'test_se_hfs_netlink_124', 'test_se_hfs_netlink_125''.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_IF'. (LINT-33)
   Net 'sdram_rst_n' is connected to pins 'sdram_rst_n', 'sdram_rst_n_hfs_netlink_144'', 'sdram_rst_n_hfs_netlink_145', 'sdram_rst_n_hfs_netlink_146', 'sdram_rst_n_hfs_netlink_147'.
Warning: In design 'SDRAM_TOP', the same net is connected to more than one pin on submodule 'I_SDRAM_IF'. (LINT-33)
   Net 'test_se_hfs_netlink_105' is connected to pins 'test_se_hfs_netlink_131', 'test_se_hfs_netlink_132''.
Warning: In design 'RISC_CORE', the same net is connected to more than one pin on submodule 'I_PRGRM_CNT_TOP'. (LINT-33)
   Net 'Crnt_Instrn_2[31]' is connected to pins 'test_si', 'Crnt_Instrn[31]''.
Warning: In design 'RISC_CORE', the same net is connected to more than one pin on submodule 'I_DATA_PATH'. (LINT-33)
   Net 'UseData_Imm_Or_RegB' is connected to pins 'test_si', 'UseData_Imm_Or_RegB''.
Warning: In design 'PCI_TOP', the same net is connected to more than one pin on submodule 'I_PCI_READ_FIFO'. (LINT-33)
   Net 'pci_rst_n' is connected to pins 'fifo_rst_n', 'fifo_rst_n_hfs_netlink_16''.
Warning: In design 'PCI_TOP', the same net is connected to more than one pin on submodule 'I_PCI_CORE'. (LINT-33)
   Net 'pci_rst_n' is connected to pins 'pci_rst_n_hfs_netlink_13', 'pci_rst_n''.
Warning: In design 'SDRAM_FIFO_1', the same net is connected to more than one pin on submodule 'SD_FIFO_CTL'. (LINT-33)
   Net 'fifo_rst_n' is connected to pins 'rst_n', 'rst_n_hfs_netlink_212''.
Warning: In design 'SDRAM_FIFO_1', the same net is connected to more than one pin on submodule 'SD_FIFO_CTL'. (LINT-33)
   Net 'n5' is connected to pins 'test_se', 'test_se_hfs_netlink_207''.
Warning: In design 'STACK_TOP', the same net is connected to more than one pin on submodule 'I_STACK_FSM'. (LINT-33)
   Net 'n9' is connected to pins 'TOS[1]_hfs_netlink_78', 'TOS[1]''.
Warning: In design 'STACK_TOP', the same net is connected to more than one pin on submodule 'I_STACK_FSM'. (LINT-33)
   Net 'n1' is connected to pins 'TOS[2]_hfs_netlink_79', 'TOS[2]''.
Warning: Net 'net_risc_RESULT_DATA[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_risc_RESULT_DATA[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[31]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[30]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[29]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[28]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[27]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[26]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[25]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[24]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[23]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[22]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[21]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[20]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[19]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[18]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[17]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[16]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'net_pci_sys_read_data[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_RISC_CORE/RegPort_B[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[31]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[30]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[29]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[28]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[27]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[26]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[25]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[24]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[23]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[22]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[21]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[20]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[19]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[18]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[17]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[16]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'I_PCI_TOP/net_pci_write_data[0]' has a single tri-state driver.  (LINT-63)
1
icc_shell> check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
sd_CK
sd_CKn

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
icc_shell> report_area
 
****************************************
Report : area
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:14:32 2023
****************************************

Library(s) Used:

    cb13fs120_tsmc_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db)
    ram8x64_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db)
    ram16x128_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db)

Number of ports:                          144
Number of nets:                           532
Number of cells:                           47
Number of combinational cells:             39
Number of sequential cells:                 0
Number of macros/black boxes:              12
Number of buf/inv:                         33
Number of references:                      15

Combinational area:              18604.500000
Buf/Inv area:                     1164.250000
Noncombinational area:           17046.500000
Macro/Black Box area:            35512.060547
Net Interconnect area:            9392.155554

Total cell area:                 71163.060547
Total area:                      80555.216101
1
icc_shell> report_units
************************************
Report : units
Design : orca_lib.mw
Version: L-2016.03-SP1
Date   : Sat May 13 20:18:35 2023

************************************
Units
------------------------------------
Time_unit            : 1.0e-09 Second(ns)
Capacitive_load_unit : 1.0e-12 Farad(pF)
Resistance_unit      : 1000 Ohm(kOhm)
Voltage_unit         : 1 Volt
Power_unit           : N/A
Current_unit         : 1.0e-06 Amp(uA)
1
icc_shell> check_clock_tree
Warning: The master-clock 'SDRAM_CLK' does not propagate to the generated-clock 'SD_DDR_CLK' defined at the port 'sd_CK'. (CTS-821)

Warning: The clock 'SD_DDR_CLK' defined at port 'sd_CK' loops to itself. (CTS-832)
  0:  sd_CK
  1:  sd_CK
Information: The clock 'SD_DDR_CLK' defined at port 'sd_CK' has no synchronous pins. (CTS-831)

Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] has huge capacitance 0.475006 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[4] has huge capacitance 0.475006 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] has huge capacitance 0.475003 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[3] has huge capacitance 0.475003 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] has huge capacitance 0.475014 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[13] has huge capacitance 0.475014 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] has huge capacitance 0.475013 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[1] has huge capacitance 0.475013 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] has huge capacitance 0.475003 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[2] has huge capacitance 0.475003 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] has huge capacitance 0.475004 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[0] has huge capacitance 0.475004 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] has huge capacitance 0.475005 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[8] has huge capacitance 0.475005 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] has huge capacitance 0.475008 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[12] has huge capacitance 0.475008 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] has huge capacitance 0.475008 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[6] has huge capacitance 0.475008 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] has huge capacitance 0.475006 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[9] has huge capacitance 0.475006 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] has huge capacitance 0.475006 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[7] has huge capacitance 0.475006 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] has huge capacitance 0.475007 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[10] has huge capacitance 0.475007 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] has huge capacitance 0.475064 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[11] has huge capacitance 0.475064 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] has huge capacitance 0.475005 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[14] has huge capacitance 0.475005 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] has huge capacitance 0.475033 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[15] has huge capacitance 0.475033 (CTS-1001)
Warning: Pre-routed net I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] has huge capacitance 0.475003 (CTS-1001)
Warning: Pre-routed net sd_DQ_out[5] has huge capacitance 0.475003 (CTS-1001)
*********************** Check_Clock_Tree Summary Report ************************
CTS-821:      1
CTS-831:      1
CTS-832:      1
CTS-1001:    32
******************** End of Check_Clock_Tree Summary Report ********************
0
icc_shell> report_port
 
****************************************
Report : port
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:20:21 2023
****************************************



Attributes:
    c - port_is_clock_port

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
pad_in[0]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[1]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[2]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[3]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[4]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[5]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[6]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[7]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[8]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[9]      in      0.0000   0.0000    5.00    3.00   --         
pad_in[10]     in      0.0000   0.0000    5.00    3.00   --         
pad_in[11]     in      0.0000   0.0000    5.00    3.00   --         
pad_in[12]     in      0.0000   0.0000    5.00    3.00   --         
pad_in[13]     in      0.0000   0.0000    5.00    3.00   --         
pad_in[14]     in      0.0000   0.0000    5.00    3.00   --         
pad_in[15]     in      0.0000   0.0000    5.00    3.00   --         
pc_be_in[0]    in      0.0000   0.0000    5.00    3.00   --         
pc_be_in[1]    in      0.0000   0.0000    5.00    3.00   --         
pc_be_in[2]    in      0.0000   0.0000    5.00    3.00   --         
pc_be_in[3]    in      0.0000   0.0000    5.00    3.00   --         
pci_rst_n      in      0.0000   0.0000    2.00    2.45   --         
pclk           in      0.0000   0.0000    2.00    2.45   --         
pdevsel_n_in   in      0.0000   0.0000    5.00    3.00   --         
pframe_n_in    in      0.0000   0.0000    5.00    3.00   --         
pgnt_n         in      0.0000   0.0000    5.00    3.00   --         
pidsel         in      0.0000   0.0000    5.00    3.00   --         
pirdy_n_in     in      0.0000   0.0000    5.00    3.00   --         
pm66en         in      0.0000   0.0000    5.00    3.00   --         
ppar_in        in      0.0000   0.0000    5.00    3.00   --         
pperr_n_in     in      0.0000   0.0000    5.00    3.00   --         
pserr_n_in     in      0.0000   0.0000    5.00    3.00   --         
pstop_n_in     in      0.0000   0.0000    5.00    3.00   --         
ptrdy_n_in     in      0.0000   0.0000    5.00    3.00   --         
scan_en        in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[0]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[1]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[2]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[3]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[4]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[5]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[6]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[7]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[8]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[9]    in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[10]   in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[11]   in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[12]   in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[13]   in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[14]   in      0.0000   0.0000    5.00    3.00   --         
sd_DQ_in[15]   in      0.0000   0.0000    5.00    3.00   --         
sdram_clk      in      0.0000   0.0000    2.00    2.45   --         
sdram_rst_n    in      0.0000   0.0000    2.00    2.45   --         
sys_2x_clk     in      0.0000   0.0000    2.00    2.45   --         
sys_2x_rst_n   in      0.0000   0.0000    2.00    2.45   --         
sys_clk        in      0.0000   0.0000    2.00    2.45   --         
sys_rst_n      in      0.0000   0.0000    2.00    2.45   --         
test_mode      in      0.0000   0.0000    5.00    3.00   --         
pad_en         out     0.4750   0.0000   --      --      --         
pad_out[0]     out     0.4750   0.0000   --      --      --         
pad_out[1]     out     0.4750   0.0000   --      --      --         
pad_out[2]     out     0.4750   0.0000   --      --      --         
pad_out[3]     out     0.4750   0.0000   --      --      --         
pad_out[4]     out     0.4750   0.0000   --      --      --         
pad_out[5]     out     0.4750   0.0000   --      --      --         
pad_out[6]     out     0.4750   0.0000   --      --      --         
pad_out[7]     out     0.4750   0.0000   --      --      --         
pad_out[8]     out     0.4750   0.0000   --      --      --         
pad_out[9]     out     0.4750   0.0000   --      --      --         
pad_out[10]    out     0.4750   0.0000   --      --      --         
pad_out[11]    out     0.4750   0.0000   --      --      --         
pad_out[12]    out     0.4750   0.0000   --      --      --         
pad_out[13]    out     0.4750   0.0000   --      --      --         
pad_out[14]    out     0.4750   0.0000   --      --      --         
pad_out[15]    out     0.4750   0.0000   --      --      --         
pc_be_en       out     0.4750   0.0000   --      --      --         
pc_be_out[0]   out     0.4750   0.0000   --      --      --         
pc_be_out[1]   out     0.4750   0.0000   --      --      --         
pc_be_out[2]   out     0.4750   0.0000   --      --      --         
pc_be_out[3]   out     0.4750   0.0000   --      --      --         
pdevsel_n_en   out     0.4750   0.0000   --      --      --         
pdevsel_n_out  out     0.4750   0.0000   --      --      --         
pframe_n_en    out     0.4750   0.0000   --      --      --         
pframe_n_out   out     0.4750   0.0000   --      --      --         
pirdy_n_en     out     0.4750   0.0000   --      --      --         
pirdy_n_out    out     0.4750   0.0000   --      --      --         
ppar_en        out     0.4750   0.0000   --      --      --         
ppar_out       out     0.4750   0.0000   --      --      --         
pperr_n_en     out     0.4750   0.0000   --      --      --         
pperr_n_out    out     0.4750   0.0000   --      --      --         
preq_n         out     0.4750   0.0000   --      --      --         
pserr_n_en     out     0.4750   0.0000   --      --      --         
pserr_n_out    out     0.4750   0.0000   --      --      --         
pstop_n_en     out     0.4750   0.0000   --      --      --         
pstop_n_out    out     0.4750   0.0000   --      --      --         
ptrdy_n_en     out     0.4750   0.0000   --      --      --         
ptrdy_n_out    out     0.4750   0.0000   --      --      --         
sd_A[0]        out     0.1400   0.0000   --      --      --         
sd_A[1]        out     0.1400   0.0000   --      --      --         
sd_A[2]        out     0.1400   0.0000   --      --      --         
sd_A[3]        out     0.1400   0.0000   --      --      --         
sd_A[4]        out     0.1400   0.0000   --      --      --         
sd_A[5]        out     0.1400   0.0000   --      --      --         
sd_A[6]        out     0.1400   0.0000   --      --      --         
sd_A[7]        out     0.1400   0.0000   --      --      --         
sd_A[8]        out     0.1400   0.0000   --      --      --         
sd_A[9]        out     0.1400   0.0000   --      --      --         
sd_BWS[0]      out     0.1400   0.0000   --      --      --         
sd_BWS[1]      out     0.1400   0.0000   --      --      --         
sd_CK          out     0.1400   0.0000   --      --      --         c
sd_CKn         out     0.1400   0.0000   --      --      --         
sd_DQ_en[0]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[1]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[2]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[3]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[4]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[5]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[6]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[7]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[8]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[9]    out     1.7250   0.0000   --      --      --         
sd_DQ_en[10]   out     1.7250   0.0000   --      --      --         
sd_DQ_en[11]   out     1.7250   0.0000   --      --      --         
sd_DQ_en[12]   out     1.7250   0.0000   --      --      --         
sd_DQ_en[13]   out     1.7250   0.0000   --      --      --         
sd_DQ_en[14]   out     1.7250   0.0000   --      --      --         
sd_DQ_en[15]   out     1.7250   0.0000   --      --      --         
sd_DQ_out[0]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[1]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[2]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[3]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[4]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[5]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[6]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[7]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[8]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[9]   out     0.4750   0.0000   --      --      --         
sd_DQ_out[10]  out     0.4750   0.0000   --      --      --         
sd_DQ_out[11]  out     0.4750   0.0000   --      --      --         
sd_DQ_out[12]  out     0.4750   0.0000   --      --      --         
sd_DQ_out[13]  out     0.4750   0.0000   --      --      --         
sd_DQ_out[14]  out     0.4750   0.0000   --      --      --         
sd_DQ_out[15]  out     0.4750   0.0000   --      --      --         
sd_LD          out     0.1400   0.0000   --      --      --         
sd_RW          out     0.1400   0.0000   --      --      --         

1
icc_shell> report_attribute
Error: Required argument 'object_list' was not found (CMD-007)
icc_shell> report_attributes
Error: Required argument 'object_list' was not found (CMD-007)
icc_shell> report_cell
 
****************************************
Report : cell
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:20:56 2023
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
CTS_SYS_CLK_CTO_delay7    bufbd4          cb13fs120_tsmc_max
                                                          1.750000  d
DFTC_U1                   mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
DFTC_U2                   mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
DFTC_U3                   mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
DFTC_U4                   mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
DFTC_U5                   mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
DFTC_U6                   mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
I_BLENDER_1               BLENDER                         14839.250000
                                                                    b, h, n
I_CONTEXT_MEM             CONTEXT_MEM                     32.000000 h
I_PARSER                  PARSER                          804.250000
                                                                    h, n
I_PCI_TOP                 PCI_TOP                         20974.589844
                                                                    b, h, n
I_PCI_W_MUX               PCI_W_MUX                       110.750000
                                                                    h
I_RISC_CORE               RISC_CORE                       23043.470703
                                                                    b, h, n
I_SDRAM_TOP               SDRAM_TOP                       11180.000000
                                                                    h, n
I_SD_W_MUX                SD_W_MUX                        110.750000
                                                                    h
U3                        buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U4                        buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U5                        buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U6                        buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U7                        buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U8                        buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U9                        bufbd4          cb13fs120_tsmc_max
                                                          1.750000  
U11                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U12                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U13                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U14                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U15                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U16                       buffd4          cb13fs120_tsmc_max
                                                          2.000000  
U18                       buffd4          cb13fs120_tsmc_max
                                                          2.000000  
U20                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U22                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U23                       buffd2          cb13fs120_tsmc_max
                                                          1.250000  
U24                       buffd4          cb13fs120_tsmc_max
                                                          2.000000  
U30                       buffd1          cb13fs120_tsmc_max
                                                          1.000000  
bufbd2_G1B2I1             bufbd2          cb13fs120_tsmc_max
                                                          1.250000  d
bufbd4_G1B1I6             bufbd2          cb13fs120_tsmc_max
                                                          1.250000  d
bufbd7_G1B1I4             bufbd7          cb13fs120_tsmc_max
                                                          3.000000  d
bufbd7_G1B1I9             bufbd7          cb13fs120_tsmc_max
                                                          3.000000  d
bufbd7_G1B1I11            bufbd4          cb13fs120_tsmc_max
                                                          1.750000  d
bufbdf_G1B1I2             bufbd4          cb13fs120_tsmc_max
                                                          1.750000  d
bufbdf_G1B1I2_1           bufbd7          cb13fs120_tsmc_max
                                                          3.000000  d
bufbdf_G1B1I3             bufbd7          cb13fs120_tsmc_max
                                                          3.000000  d
bufbdf_G1B1I4             bufbd7          cb13fs120_tsmc_max
                                                          3.000000  d
bufbdf_G1B1I5             bufbd4          cb13fs120_tsmc_max
                                                          1.750000  d
bufbdf_G1B1I7             bufbd4          cb13fs120_tsmc_max
                                                          1.750000  d
bufbdf_G1B1I10            bufbd4          cb13fs120_tsmc_max
                                                          1.750000  d
bufbdf_G1B1I12            bufbd4          cb13fs120_tsmc_max
                                                          1.750000  d
--------------------------------------------------------------------------------
Total 47 cells                                            71163.060547
1
icc_shell> report_clock_timing
Error: Required argument '-type' was not found (CMD-007)
icc_shell> report_clock
 
****************************************
Report : clocks
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:21:30 2023
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
PCI_CLK         15.00   {0 7.5}             f         {pclk}
SDRAM_CLK        7.50   {0 3.75}            f         {sdram_clk}
SD_DDR_CLK       7.50   {0 3.75}            G f       {sd_CK}
SYS_2x_CLK       4.00   {0 2}               f         {sys_2x_clk}
SYS_CLK          8.00   {0 4}               f         {sys_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
SD_DDR_CLK    sdram_clk      {sd_CK}        SDRAM_CLK      divide_by(1)
--------------------------------------------------------------------------------
1
icc_shell> report_design
 
****************************************
Report : design
Design : ORCA_TOP
Version: L-2016.03-SP1
Date   : Sat May 13 20:21:44 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    cb13fs120_tsmc_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db)
    ram8x64_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db)
    ram16x128_max (File: /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db)

Local Link Library:

    {sc_max.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : cb13fs120_tsmc_max
    Library : cb13fs120_tsmc_max
    Process :   1.20
    Temperature : 125.00
    Voltage :   1.08
    Interconnect Model : worst_case_tree

Min Operating Conditions:


    Operating Condition Name : cb13fs120_tsmc_min
    Library : cb13fs120_tsmc_min
    Process :   0.80
    Temperature : -40.00
    Voltage :   1.32
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected from the default.

Name           :   ForQA
Location       :   cb13fs120_tsmc_max
Resistance     :   0.00038
Capacitance    :   9.6e-05
Area           :   0.01
Slope          :   15.9634
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     5.88
     2    13.03
     3    20.49
     4    28.29
     5    36.45
     6    44.98
     7    53.91
     8    63.26
     9    73.05
    10    83.30
    11    94.03
    12   105.26
    13   117.01
    14   129.30
    15   142.15
    16   155.58
    17   169.61
    18   184.27
    19   199.57
    20   215.53



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
icc_shell> 