#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 19 15:50:32 2019
# Process ID: 7522
# Current directory: /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1
# Command line: vivado -log sensors96b_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sensors96b_wrapper.tcl
# Log file: /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/sensors96b_wrapper.vds
# Journal file: /home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sensors96b_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joe/axi_master/proj_axi_master/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joe/vadd'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1680.586 ; gain = 464.242 ; free physical = 1300 ; free virtual = 6536
Command: synth_design -top sensors96b_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7531 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.688 ; gain = 0.000 ; free physical = 1177 ; free virtual = 6413
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sensors96b_wrapper' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/hdl/sensors96b_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'sensors96b' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:579]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_axi_smc_2' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_axi_smc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_axi_smc_2' (2#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_axi_smc_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_axi_uart16550_0_0' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_axi_uart16550_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_axi_uart16550_0_0' (3#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_axi_uart16550_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uart16550_0' of module 'sensors96b_axi_uart16550_0_0' requires 35 connections, but only 28 given [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:838]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_ps8_0_axi_periph_3' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:1105]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1NWP8BY' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1NWP8BY' (4#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1DJKDNS' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1DJKDNS' (5#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1EEP9YN' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:276]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_auto_pc_0' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_auto_pc_0' (6#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1EEP9YN' (7#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:276]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_xbar_3' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_xbar_3' (8#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_xbar_3_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'sensors96b_xbar_3' requires 40 connections, but only 38 given [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:1616]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_ps8_0_axi_periph_3' (9#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:1105]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_rst_ps8_0_99M_2' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_rst_ps8_0_99M_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_rst_ps8_0_99M_2' (10#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_rst_ps8_0_99M_2_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'sensors96b_rst_ps8_0_99M_2' requires 10 connections, but only 7 given [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:947]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_vadd_0_0' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_vadd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_vadd_0_0' (11#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_vadd_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vadd_0' of module 'sensors96b_vadd_0_0' requires 55 connections, but only 53 given [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:955]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_xlconcat_0_0' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_xlconcat_0_0' (12#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sensors96b_zynq_ultra_ps_e_0_0' [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_zynq_ultra_ps_e_0_0' (13#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/.Xil/Vivado-7522-joe-ubu-vm/realtime/sensors96b_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'sensors96b_zynq_ultra_ps_e_0_0' requires 94 connections, but only 89 given [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b' (14#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/synth/sensors96b.v:579]
INFO: [Synth 8-6155] done synthesizing module 'sensors96b_wrapper' (15#1) [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/hdl/sensors96b_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1EEP9YN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1EEP9YN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1DJKDNS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1DJKDNS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1DJKDNS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1DJKDNS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1NWP8BY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1NWP8BY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1NWP8BY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1NWP8BY has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.688 ; gain = 0.000 ; free physical = 1189 ; free virtual = 6425
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.688 ; gain = 0.000 ; free physical = 1190 ; free virtual = 6426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1680.688 ; gain = 0.000 ; free physical = 1190 ; free virtual = 6426
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0_in_context.xdc] for cell 'sensors96b_i/axi_uart16550_0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0/sensors96b_axi_uart16550_0_0_in_context.xdc] for cell 'sensors96b_i/axi_uart16550_0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_zynq_ultra_ps_e_0_0/sensors96b_zynq_ultra_ps_e_0_0/sensors96b_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'sensors96b_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_zynq_ultra_ps_e_0_0/sensors96b_zynq_ultra_ps_e_0_0/sensors96b_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'sensors96b_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_xlconcat_0_0/sensors96b_xlconcat_0_0/sensors96b_xlconcat_0_0_in_context.xdc] for cell 'sensors96b_i/xlconcat_0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_xlconcat_0_0/sensors96b_xlconcat_0_0/sensors96b_xlconcat_0_0_in_context.xdc] for cell 'sensors96b_i/xlconcat_0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_vadd_0_0/sensors96b_vadd_0_0/sensors96b_vadd_0_0_in_context.xdc] for cell 'sensors96b_i/vadd_0'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_vadd_0_0/sensors96b_vadd_0_0/sensors96b_vadd_0_0_in_context.xdc] for cell 'sensors96b_i/vadd_0'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_rst_ps8_0_99M_2/sensors96b_rst_ps8_0_99M_2/sensors96b_proc_sys_reset_0_0_in_context.xdc] for cell 'sensors96b_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_rst_ps8_0_99M_2/sensors96b_rst_ps8_0_99M_2/sensors96b_proc_sys_reset_0_0_in_context.xdc] for cell 'sensors96b_i/rst_ps8_0_99M'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_smc_2/sensors96b_axi_smc_2/sensors96b_axi_smc_2_in_context.xdc] for cell 'sensors96b_i/axi_smc'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_axi_smc_2/sensors96b_axi_smc_2/sensors96b_axi_smc_2_in_context.xdc] for cell 'sensors96b_i/axi_smc'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_xbar_3/sensors96b_xbar_3/sensors96b_xbar_3_in_context.xdc] for cell 'sensors96b_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_xbar_3/sensors96b_xbar_3/sensors96b_xbar_3_in_context.xdc] for cell 'sensors96b_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_auto_pc_0/sensors96b_auto_pc_0/sensors96b_auto_pc_0_in_context.xdc] for cell 'sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/sources_1/bd/sensors96b/ip/sensors96b_auto_pc_0/sensors96b_auto_pc_0/sensors96b_auto_pc_0_in_context.xdc] for cell 'sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/constrs_1/imports/constraints/sensors96b.xdc]
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/constrs_1/imports/constraints/sensors96b.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.srcs/constrs_1/imports/constraints/sensors96b.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sensors96b_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sensors96b_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2337.422 ; gain = 0.000 ; free physical = 579 ; free virtual = 5816
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2337.422 ; gain = 656.734 ; free physical = 641 ; free virtual = 5879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2337.422 ; gain = 656.734 ; free physical = 641 ; free virtual = 5879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sensors96b_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/vadd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sensors96b_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2337.422 ; gain = 656.734 ; free physical = 641 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2337.422 ; gain = 656.734 ; free physical = 642 ; free virtual = 5880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sensors96b_ps8_0_axi_periph_3 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design sensors96b_ps8_0_axi_periph_3 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design sensors96b_ps8_0_axi_periph_3 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design sensors96b_ps8_0_axi_periph_3 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2337.422 ; gain = 656.734 ; free physical = 630 ; free virtual = 5870
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sensors96b_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'sensors96b_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2547.258 ; gain = 866.570 ; free physical = 123 ; free virtual = 5306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2547.258 ; gain = 866.570 ; free physical = 123 ; free virtual = 5306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 123 ; free virtual = 5306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 129 ; free virtual = 5312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 129 ; free virtual = 5312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 129 ; free virtual = 5312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 129 ; free virtual = 5312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 129 ; free virtual = 5312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 129 ; free virtual = 5312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |sensors96b_xbar_3              |         1|
|2     |sensors96b_auto_pc_0           |         1|
|3     |sensors96b_axi_smc_2           |         1|
|4     |sensors96b_axi_uart16550_0_0   |         1|
|5     |sensors96b_rst_ps8_0_99M_2     |         1|
|6     |sensors96b_vadd_0_0            |         1|
|7     |sensors96b_xlconcat_0_0        |         1|
|8     |sensors96b_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |sensors96b_auto_pc_0           |     1|
|2     |sensors96b_axi_smc_2           |     1|
|3     |sensors96b_axi_uart16550_0_0   |     1|
|4     |sensors96b_rst_ps8_0_99M_2     |     1|
|5     |sensors96b_vadd_0_0            |     1|
|6     |sensors96b_xbar_3              |     1|
|7     |sensors96b_xlconcat_0_0        |     1|
|8     |sensors96b_zynq_ultra_ps_e_0_0 |     1|
|9     |IBUF                           |     4|
|10    |IOBUF                          |     6|
|11    |OBUF                           |     4|
+------+-------------------------------+------+

Report Instance Areas: 
+------+---------------------+------------------------------+------+
|      |Instance             |Module                        |Cells |
+------+---------------------+------------------------------+------+
|1     |top                  |                              |  1315|
|2     |  sensors96b_i       |sensors96b                    |  1301|
|3     |    ps8_0_axi_periph |sensors96b_ps8_0_axi_periph_3 |   496|
|4     |      s00_couplers   |s00_couplers_imp_1EEP9YN      |   201|
+------+---------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.258 ; gain = 867.570 ; free physical = 129 ; free virtual = 5312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.258 ; gain = 210.836 ; free physical = 165 ; free virtual = 5348
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 2548.266 ; gain = 867.570 ; free physical = 165 ; free virtual = 5348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 2580.445 ; gain = 899.859 ; free physical = 187 ; free virtual = 5341
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/joe/Ultra96-PYNQ/Ultra96/sensors96b/sensors96b/sensors96b.runs/synth_1/sensors96b_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sensors96b_wrapper_utilization_synth.rpt -pb sensors96b_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2580.445 ; gain = 0.000 ; free physical = 189 ; free virtual = 5343
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 15:52:09 2019...
