// Seed: 1500041034
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  if (id_5) begin : LABEL_0
    begin : LABEL_0
      assign id_2 = id_4;
      wire id_6;
      parameter id_7 = "";
    end
  end else tri0 id_8;
  assign module_1.id_3 = 0;
  assign id_3 = id_4;
  parameter id_9 = id_5 - id_8;
  wire id_10;
  assign id_4 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    output uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
