//----------------clock generation------------------------
  always # <TMPL_VAR clk_per> <TMPL_VAR clk> <= ~(<TMPL_VAR clk>);

//--------------------------------------------------------
