

================================================================
== Vivado HLS Report for 'conv2d_3x3_1chan_rev'
================================================================
* Date:           Tue Dec  3 11:18:55 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  795|  796|  784|  784| loop rewind(delay=1 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |  795|  795|        13|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "br label %rewind_header" [../src/CNN_final.cpp:162]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %entry ], [ false, %._crit_edge.0140.i ], [ true, %.exit ]"   --->   Operation 26 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %entry ], [ %i, %._crit_edge.0140.i ], [ 0, %.exit ]"   --->   Operation 27 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = zext i10 %i_i to i64" [../src/CNN_final.cpp:169]   --->   Operation 28 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in_image_0_0_V_add = getelementptr [784 x i18]* %in_image_0_0_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 29 'getelementptr' 'in_image_0_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 30 'load' 'in_image_0_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_image_0_1_V_add = getelementptr [784 x i18]* %in_image_0_1_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 31 'getelementptr' 'in_image_0_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.26ns)   --->   "%in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 32 'load' 'in_image_0_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%in_image_0_2_V_add = getelementptr [784 x i18]* %in_image_0_2_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 33 'getelementptr' 'in_image_0_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.26ns)   --->   "%in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 34 'load' 'in_image_0_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_image_0_3_V_add = getelementptr [784 x i18]* %in_image_0_3_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 35 'getelementptr' 'in_image_0_3_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%in_image_0_3_V_loa = load i18* %in_image_0_3_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 36 'load' 'in_image_0_3_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%in_image_0_4_V_add = getelementptr [784 x i18]* %in_image_0_4_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 37 'getelementptr' 'in_image_0_4_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.26ns)   --->   "%in_image_0_4_V_loa = load i18* %in_image_0_4_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 38 'load' 'in_image_0_4_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%in_image_1_0_V_add = getelementptr [784 x i18]* %in_image_1_0_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 39 'getelementptr' 'in_image_1_0_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.26ns)   --->   "%in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 40 'load' 'in_image_1_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%in_image_1_1_V_add = getelementptr [784 x i18]* %in_image_1_1_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 41 'getelementptr' 'in_image_1_1_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 42 'load' 'in_image_1_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%in_image_1_2_V_add = getelementptr [784 x i18]* %in_image_1_2_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 43 'getelementptr' 'in_image_1_2_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.26ns)   --->   "%in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 44 'load' 'in_image_1_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%in_image_1_3_V_add = getelementptr [784 x i18]* %in_image_1_3_V, i64 0, i64 %tmp_i" [../src/CNN_final.cpp:169]   --->   Operation 45 'getelementptr' 'in_image_1_3_V_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.26ns)   --->   "%in_image_1_3_V_loa = load i18* %in_image_1_3_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 46 'load' 'in_image_1_3_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_2 : Operation 47 [1/1] (1.35ns)   --->   "%i = add i10 1, %i_i" [../src/CNN_final.cpp:162]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.03ns)   --->   "%tmp_i_67 = icmp eq i10 %i_i, -241" [../src/CNN_final.cpp:162]   --->   Operation 48 'icmp' 'tmp_i_67' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_i_67, label %.exit, label %rewind_header" [../src/CNN_final.cpp:162]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 50 'br' <Predicate = (tmp_i_67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.05>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_rewind = phi i48 [ undef, %entry ], [ %p_Val2_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 51 'phi' 'p_Val2_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_8_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_8_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 52 'phi' 'kernel_8_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_7_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_7_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 53 'phi' 'kernel_7_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_6_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_6_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 54 'phi' 'kernel_6_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_5_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_5_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 55 'phi' 'kernel_5_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_4_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_4_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 56 'phi' 'kernel_4_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_3_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_3_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 57 'phi' 'kernel_3_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_2_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_2_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 58 'phi' 'kernel_2_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_1_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_1_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 59 'phi' 'kernel_1_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_0_V_load_rew = phi i18 [ undef, %entry ], [ %kernel_0_V_load_phi, %._crit_edge.0140.i ], [ undef, %.exit ]"   --->   Operation 60 'phi' 'kernel_0_V_load_rew' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.87ns)   --->   "br i1 %do_init, label %rewind_init, label %._crit_edge.0.i"   --->   Operation 61 'br' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 62 [1/1] (2.18ns)   --->   "%kernel_0_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_0_V)"   --->   Operation 62 'read' 'kernel_0_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 63 [1/1] (2.18ns)   --->   "%kernel_1_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_1_V)"   --->   Operation 63 'read' 'kernel_1_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 64 [1/1] (2.18ns)   --->   "%kernel_2_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_2_V)"   --->   Operation 64 'read' 'kernel_2_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 65 [1/1] (2.18ns)   --->   "%kernel_3_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_3_V)"   --->   Operation 65 'read' 'kernel_3_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 66 [1/1] (2.18ns)   --->   "%kernel_4_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_4_V)"   --->   Operation 66 'read' 'kernel_4_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 67 [1/1] (2.18ns)   --->   "%kernel_5_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_5_V)"   --->   Operation 67 'read' 'kernel_5_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 68 [1/1] (2.18ns)   --->   "%kernel_6_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_6_V)"   --->   Operation 68 'read' 'kernel_6_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 69 [1/1] (2.18ns)   --->   "%kernel_7_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_7_V)"   --->   Operation 69 'read' 'kernel_7_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 70 [1/1] (2.18ns)   --->   "%kernel_8_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %kernel_8_V)"   --->   Operation 70 'read' 'kernel_8_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 71 [1/1] (2.18ns)   --->   "%p_Val2_s = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_V)"   --->   Operation 71 'read' 'p_Val2_s' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 72 'speclooptripcount' 'empty_69' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.87ns)   --->   "br label %._crit_edge.0.i" [../src/CNN_final.cpp:162]   --->   Operation 73 'br' <Predicate = (do_init)> <Delay = 0.87>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_phi = phi i48 [ %p_Val2_s, %rewind_init ], [ %p_Val2_rewind, %rewind_header ]"   --->   Operation 74 'phi' 'p_Val2_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_8_V_load_phi = phi i18 [ %kernel_8_V_read, %rewind_init ], [ %kernel_8_V_load_rew, %rewind_header ]"   --->   Operation 75 'phi' 'kernel_8_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_7_V_load_phi = phi i18 [ %kernel_7_V_read, %rewind_init ], [ %kernel_7_V_load_rew, %rewind_header ]"   --->   Operation 76 'phi' 'kernel_7_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_6_V_load_phi = phi i18 [ %kernel_6_V_read, %rewind_init ], [ %kernel_6_V_load_rew, %rewind_header ]"   --->   Operation 77 'phi' 'kernel_6_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_5_V_load_phi = phi i18 [ %kernel_5_V_read, %rewind_init ], [ %kernel_5_V_load_rew, %rewind_header ]"   --->   Operation 78 'phi' 'kernel_5_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_4_V_load_phi = phi i18 [ %kernel_4_V_read, %rewind_init ], [ %kernel_4_V_load_rew, %rewind_header ]"   --->   Operation 79 'phi' 'kernel_4_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_3_V_load_phi = phi i18 [ %kernel_3_V_read, %rewind_init ], [ %kernel_3_V_load_rew, %rewind_header ]"   --->   Operation 80 'phi' 'kernel_3_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_2_V_load_phi = phi i18 [ %kernel_2_V_read, %rewind_init ], [ %kernel_2_V_load_rew, %rewind_header ]"   --->   Operation 81 'phi' 'kernel_2_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_1_V_load_phi = phi i18 [ %kernel_1_V_read, %rewind_init ], [ %kernel_1_V_load_rew, %rewind_header ]"   --->   Operation 82 'phi' 'kernel_1_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_0_V_load_phi = phi i18 [ %kernel_0_V_read, %rewind_init ], [ %kernel_0_V_load_rew, %rewind_header ]"   --->   Operation 83 'phi' 'kernel_0_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (2.26ns)   --->   "%in_image_0_0_V_loa = load i18* %in_image_0_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 84 'load' 'in_image_0_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 85 [1/2] (2.26ns)   --->   "%in_image_0_1_V_loa = load i18* %in_image_0_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 85 'load' 'in_image_0_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 86 [1/2] (2.26ns)   --->   "%in_image_0_2_V_loa = load i18* %in_image_0_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 86 'load' 'in_image_0_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 87 [1/2] (2.26ns)   --->   "%in_image_0_3_V_loa = load i18* %in_image_0_3_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 87 'load' 'in_image_0_3_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 88 [1/2] (2.26ns)   --->   "%in_image_0_4_V_loa = load i18* %in_image_0_4_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 88 'load' 'in_image_0_4_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 89 [1/2] (2.26ns)   --->   "%in_image_1_0_V_loa = load i18* %in_image_1_0_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 89 'load' 'in_image_1_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 90 [1/2] (2.26ns)   --->   "%in_image_1_1_V_loa = load i18* %in_image_1_1_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 90 'load' 'in_image_1_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 91 [1/2] (2.26ns)   --->   "%in_image_1_2_V_loa = load i18* %in_image_1_2_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 91 'load' 'in_image_1_2_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_3 : Operation 92 [1/2] (2.26ns)   --->   "%in_image_1_3_V_loa = load i18* %in_image_1_3_V_add, align 4" [../src/CNN_final.cpp:169]   --->   Operation 92 'load' 'in_image_1_3_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%OP1_V_cast_i = sext i18 %kernel_0_V_load_phi to i35"   --->   Operation 93 'sext' 'OP1_V_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%OP2_V_cast_i = sext i18 %in_image_0_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 94 'sext' 'OP2_V_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (4.95ns)   --->   "%p_Val2_14_i = mul i35 %OP2_V_cast_i, %OP1_V_cast_i" [../src/CNN_final.cpp:169]   --->   Operation 95 'mul' 'p_Val2_14_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 96 [1/2] (0.00ns)   --->   "%p_Val2_14_i = mul i35 %OP2_V_cast_i, %OP1_V_cast_i" [../src/CNN_final.cpp:169]   --->   Operation 96 'mul' 'p_Val2_14_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%OP1_V_1_i = sext i18 %kernel_1_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 97 'sext' 'OP1_V_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%OP2_V_1_i = sext i18 %in_image_0_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 98 'sext' 'OP2_V_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.04ns)   --->   "%p_Val2_14_1_i = mul i35 %OP2_V_1_i, %OP1_V_1_i" [../src/CNN_final.cpp:169]   --->   Operation 99 'mul' 'p_Val2_14_1_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.04>
ST_6 : Operation 100 [1/2] (0.00ns)   --->   "%p_Val2_14_1_i = mul i35 %OP2_V_1_i, %OP1_V_1_i" [../src/CNN_final.cpp:169]   --->   Operation 100 'mul' 'p_Val2_14_1_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_14_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 101 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_82_1_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 102 'bitconcatenate' 'tmp_82_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (2.70ns)   --->   "%p_Val2_15_1_i = add i35 %tmp_82_1_i, %p_Val2_14_1_i" [../src/CNN_final.cpp:169]   --->   Operation 103 'add' 'p_Val2_15_1_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%OP1_V_2_i = sext i18 %kernel_2_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 104 'sext' 'OP1_V_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%OP2_V_2_i = sext i18 %in_image_0_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 105 'sext' 'OP2_V_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (3.04ns)   --->   "%p_Val2_14_2_i = mul i35 %OP2_V_2_i, %OP1_V_2_i" [../src/CNN_final.cpp:169]   --->   Operation 106 'mul' 'p_Val2_14_2_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_1_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 107 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.04>
ST_7 : Operation 108 [1/2] (0.00ns)   --->   "%p_Val2_14_2_i = mul i35 %OP2_V_2_i, %OP1_V_2_i" [../src/CNN_final.cpp:169]   --->   Operation 108 'mul' 'p_Val2_14_2_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_82_2_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_s, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 109 'bitconcatenate' 'tmp_82_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.70ns)   --->   "%p_Val2_15_2_i = add i35 %tmp_82_2_i, %p_Val2_14_2_i" [../src/CNN_final.cpp:169]   --->   Operation 110 'add' 'p_Val2_15_2_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%OP1_V_3_i = sext i18 %kernel_3_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 111 'sext' 'OP1_V_3_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%OP2_V_3_i = sext i18 %in_image_0_3_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 112 'sext' 'OP2_V_3_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (3.04ns)   --->   "%p_Val2_14_3_i = mul i35 %OP2_V_3_i, %OP1_V_3_i" [../src/CNN_final.cpp:169]   --->   Operation 113 'mul' 'p_Val2_14_3_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_66 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_2_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 114 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.04>
ST_8 : Operation 115 [1/2] (0.00ns)   --->   "%p_Val2_14_3_i = mul i35 %OP2_V_3_i, %OP1_V_3_i" [../src/CNN_final.cpp:169]   --->   Operation 115 'mul' 'p_Val2_14_3_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_82_3_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_66, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 116 'bitconcatenate' 'tmp_82_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (2.70ns)   --->   "%p_Val2_15_3_i = add i35 %tmp_82_3_i, %p_Val2_14_3_i" [../src/CNN_final.cpp:169]   --->   Operation 117 'add' 'p_Val2_15_3_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%OP1_V_4_i = sext i18 %kernel_4_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 118 'sext' 'OP1_V_4_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%OP2_V_4_i = sext i18 %in_image_0_4_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 119 'sext' 'OP2_V_4_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [2/2] (3.04ns)   --->   "%p_Val2_14_4_i = mul i35 %OP2_V_4_i, %OP1_V_4_i" [../src/CNN_final.cpp:169]   --->   Operation 120 'mul' 'p_Val2_14_4_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_67 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_3_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 121 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.04>
ST_9 : Operation 122 [1/2] (0.00ns)   --->   "%p_Val2_14_4_i = mul i35 %OP2_V_4_i, %OP1_V_4_i" [../src/CNN_final.cpp:169]   --->   Operation 122 'mul' 'p_Val2_14_4_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_82_4_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_67, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 123 'bitconcatenate' 'tmp_82_4_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (2.70ns)   --->   "%p_Val2_15_4_i = add i35 %tmp_82_4_i, %p_Val2_14_4_i" [../src/CNN_final.cpp:169]   --->   Operation 124 'add' 'p_Val2_15_4_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%OP1_V_5_i = sext i18 %kernel_5_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 125 'sext' 'OP1_V_5_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%OP2_V_5_i = sext i18 %in_image_1_0_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 126 'sext' 'OP2_V_5_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (3.04ns)   --->   "%p_Val2_14_5_i = mul i35 %OP2_V_5_i, %OP1_V_5_i" [../src/CNN_final.cpp:169]   --->   Operation 127 'mul' 'p_Val2_14_5_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_68 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_4_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 128 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.04>
ST_10 : Operation 129 [1/2] (0.00ns)   --->   "%p_Val2_14_5_i = mul i35 %OP2_V_5_i, %OP1_V_5_i" [../src/CNN_final.cpp:169]   --->   Operation 129 'mul' 'p_Val2_14_5_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_82_5_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_68, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 130 'bitconcatenate' 'tmp_82_5_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (2.70ns)   --->   "%p_Val2_15_5_i = add i35 %tmp_82_5_i, %p_Val2_14_5_i" [../src/CNN_final.cpp:169]   --->   Operation 131 'add' 'p_Val2_15_5_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%OP1_V_6_i = sext i18 %kernel_6_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 132 'sext' 'OP1_V_6_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%OP2_V_6_i = sext i18 %in_image_1_1_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 133 'sext' 'OP2_V_6_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [2/2] (3.04ns)   --->   "%p_Val2_14_6_i = mul i35 %OP2_V_6_i, %OP1_V_6_i" [../src/CNN_final.cpp:169]   --->   Operation 134 'mul' 'p_Val2_14_6_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_69 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_5_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 135 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.04>
ST_11 : Operation 136 [1/2] (0.00ns)   --->   "%p_Val2_14_6_i = mul i35 %OP2_V_6_i, %OP1_V_6_i" [../src/CNN_final.cpp:169]   --->   Operation 136 'mul' 'p_Val2_14_6_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_82_6_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_69, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 137 'bitconcatenate' 'tmp_82_6_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (2.70ns)   --->   "%p_Val2_15_6_i = add i35 %tmp_82_6_i, %p_Val2_14_6_i" [../src/CNN_final.cpp:169]   --->   Operation 138 'add' 'p_Val2_15_6_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%OP1_V_7_i = sext i18 %kernel_7_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 139 'sext' 'OP1_V_7_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%OP2_V_7_i = sext i18 %in_image_1_2_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 140 'sext' 'OP2_V_7_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [2/2] (3.04ns)   --->   "%p_Val2_14_7_i = mul i35 %OP2_V_7_i, %OP1_V_7_i" [../src/CNN_final.cpp:169]   --->   Operation 141 'mul' 'p_Val2_14_7_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_70 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_6_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 142 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.04>
ST_12 : Operation 143 [1/2] (0.00ns)   --->   "%p_Val2_14_7_i = mul i35 %OP2_V_7_i, %OP1_V_7_i" [../src/CNN_final.cpp:169]   --->   Operation 143 'mul' 'p_Val2_14_7_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_82_7_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_70, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 144 'bitconcatenate' 'tmp_82_7_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (2.70ns)   --->   "%p_Val2_15_7_i = add i35 %tmp_82_7_i, %p_Val2_14_7_i" [../src/CNN_final.cpp:169]   --->   Operation 145 'add' 'p_Val2_15_7_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%OP1_V_8_i = sext i18 %kernel_8_V_load_phi to i35" [../src/CNN_final.cpp:169]   --->   Operation 146 'sext' 'OP1_V_8_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%OP2_V_8_i = sext i18 %in_image_1_3_V_loa to i35" [../src/CNN_final.cpp:169]   --->   Operation 147 'sext' 'OP2_V_8_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [2/2] (3.04ns)   --->   "%p_Val2_14_8_i = mul i35 %OP2_V_8_i, %OP1_V_8_i" [../src/CNN_final.cpp:169]   --->   Operation 148 'mul' 'p_Val2_14_8_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_71 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_7_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 149 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.70>
ST_13 : Operation 150 [1/2] (0.00ns)   --->   "%p_Val2_14_8_i = mul i35 %OP2_V_8_i, %OP1_V_8_i" [../src/CNN_final.cpp:169]   --->   Operation 150 'mul' 'p_Val2_14_8_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_82_8_i = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %tmp_71, i10 0)" [../src/CNN_final.cpp:169]   --->   Operation 151 'bitconcatenate' 'tmp_82_8_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (2.70ns)   --->   "%p_Val2_15_8_i = add i35 %tmp_82_8_i, %p_Val2_14_8_i" [../src/CNN_final.cpp:169]   --->   Operation 152 'add' 'p_Val2_15_8_i' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_72 = call i25 @_ssdm_op_PartSelect.i25.i35.i32.i32(i35 %p_Val2_15_8_i, i32 10, i32 34)" [../src/CNN_final.cpp:169]   --->   Operation 153 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ 0, %entry ], [ %p_8_i, %._crit_edge.0140.i ], [ 0, %.exit ]" [../src/CNN_final.cpp:175]   --->   Operation 154 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ 0, %entry ], [ %p_x_1_8_i, %._crit_edge.0140.i ], [ 0, %.exit ]" [../src/CNN_final.cpp:175]   --->   Operation 155 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str838) nounwind" [../src/CNN_final.cpp:163]   --->   Operation 156 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_49_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str838)" [../src/CNN_final.cpp:163]   --->   Operation 157 'specregionbegin' 'tmp_49_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:164]   --->   Operation 158 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i32 %y_i to i8" [../src/CNN_final.cpp:175]   --->   Operation 159 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_89_8_i = call i56 @_ssdm_op_BitConcatenate.i56.i25.i31(i25 %tmp_72, i31 0)" [../src/CNN_final.cpp:173]   --->   Operation 160 'bitconcatenate' 'tmp_89_8_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_90_8_cast_i = sext i48 %p_Val2_phi to i56" [../src/CNN_final.cpp:173]   --->   Operation 161 'sext' 'tmp_90_8_cast_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (1.68ns)   --->   "%p_Val2_18_8_i = add i56 %tmp_89_8_i, %tmp_90_8_cast_i" [../src/CNN_final.cpp:173]   --->   Operation 162 'add' 'p_Val2_18_8_i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_92_8_i = call i25 @_ssdm_op_PartSelect.i25.i56.i32.i32(i56 %p_Val2_18_8_i, i32 31, i32 55)" [../src/CNN_final.cpp:173]   --->   Operation 163 'partselect' 'tmp_92_8_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%arrayNo_cast_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_i, i32 2, i32 31)" [../src/CNN_final.cpp:175]   --->   Operation 164 'partselect' 'arrayNo_cast_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %x_i to i2" [../src/CNN_final.cpp:175]   --->   Operation 165 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_73 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_19, i5 0)" [../src/CNN_final.cpp:175]   --->   Operation 166 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %tmp_73 to i8" [../src/CNN_final.cpp:175]   --->   Operation 167 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_74 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_19, i2 0)" [../src/CNN_final.cpp:175]   --->   Operation 168 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_74 to i8" [../src/CNN_final.cpp:173]   --->   Operation 169 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_75 = sub i8 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:173]   --->   Operation 170 'sub' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 171 [1/1] (1.94ns) (root node of TernaryAdder)   --->   "%tmp_76 = add i8 %tmp_18, %tmp_75" [../src/CNN_final.cpp:173]   --->   Operation 171 'add' 'tmp_76' <Predicate = true> <Delay = 1.94> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_90_cast = sext i8 %tmp_76 to i64" [../src/CNN_final.cpp:173]   --->   Operation 172 'sext' 'tmp_90_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [112 x i25]* %out_image_0_V, i64 0, i64 %tmp_90_cast" [../src/CNN_final.cpp:173]   --->   Operation 173 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [112 x i25]* %out_image_1_V, i64 0, i64 %tmp_90_cast" [../src/CNN_final.cpp:173]   --->   Operation 174 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [112 x i25]* %out_image_2_V, i64 0, i64 %tmp_90_cast" [../src/CNN_final.cpp:173]   --->   Operation 175 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [112 x i25]* %out_image_3_V, i64 0, i64 %tmp_90_cast" [../src/CNN_final.cpp:173]   --->   Operation 176 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [112 x i25]* %out_image_4_V, i64 0, i64 %tmp_90_cast" [../src/CNN_final.cpp:173]   --->   Operation 177 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [112 x i25]* %out_image_5_V, i64 0, i64 %tmp_90_cast" [../src/CNN_final.cpp:173]   --->   Operation 178 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [112 x i25]* %out_image_6_V, i64 0, i64 %tmp_90_cast" [../src/CNN_final.cpp:173]   --->   Operation 179 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.86ns)   --->   "switch i30 %arrayNo_cast_i, label %branch6.i [
    i30 0, label %branch0.i
    i30 1, label %branch1.i
    i30 2, label %branch2.i
    i30 3, label %branch3.i
    i30 4, label %branch4.i
    i30 5, label %branch5.i
  ]" [../src/CNN_final.cpp:173]   --->   Operation 180 'switch' <Predicate = true> <Delay = 0.86>
ST_14 : Operation 181 [1/1] (2.26ns)   --->   "store i25 %tmp_92_8_i, i25* %out_image_5_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 181 'store' <Predicate = (arrayNo_cast_i == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge.0140.i" [../src/CNN_final.cpp:173]   --->   Operation 182 'br' <Predicate = (arrayNo_cast_i == 5)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (2.26ns)   --->   "store i25 %tmp_92_8_i, i25* %out_image_4_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 183 'store' <Predicate = (arrayNo_cast_i == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge.0140.i" [../src/CNN_final.cpp:173]   --->   Operation 184 'br' <Predicate = (arrayNo_cast_i == 4)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (2.26ns)   --->   "store i25 %tmp_92_8_i, i25* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 185 'store' <Predicate = (arrayNo_cast_i == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "br label %._crit_edge.0140.i" [../src/CNN_final.cpp:173]   --->   Operation 186 'br' <Predicate = (arrayNo_cast_i == 3)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (2.26ns)   --->   "store i25 %tmp_92_8_i, i25* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 187 'store' <Predicate = (arrayNo_cast_i == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge.0140.i" [../src/CNN_final.cpp:173]   --->   Operation 188 'br' <Predicate = (arrayNo_cast_i == 2)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (2.26ns)   --->   "store i25 %tmp_92_8_i, i25* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 189 'store' <Predicate = (arrayNo_cast_i == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "br label %._crit_edge.0140.i" [../src/CNN_final.cpp:173]   --->   Operation 190 'br' <Predicate = (arrayNo_cast_i == 1)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (2.26ns)   --->   "store i25 %tmp_92_8_i, i25* %out_image_0_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 191 'store' <Predicate = (arrayNo_cast_i == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "br label %._crit_edge.0140.i" [../src/CNN_final.cpp:173]   --->   Operation 192 'br' <Predicate = (arrayNo_cast_i == 0)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (2.26ns)   --->   "store i25 %tmp_92_8_i, i25* %out_image_6_V_addr, align 4" [../src/CNN_final.cpp:173]   --->   Operation 193 'store' <Predicate = (arrayNo_cast_i != 0 & arrayNo_cast_i != 1 & arrayNo_cast_i != 2 & arrayNo_cast_i != 3 & arrayNo_cast_i != 4 & arrayNo_cast_i != 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 112> <RAM>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "br label %._crit_edge.0140.i" [../src/CNN_final.cpp:173]   --->   Operation 194 'br' <Predicate = (arrayNo_cast_i != 0 & arrayNo_cast_i != 1 & arrayNo_cast_i != 2 & arrayNo_cast_i != 3 & arrayNo_cast_i != 4 & arrayNo_cast_i != 5)> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (1.51ns)   --->   "%y_5_8_i = add i32 %y_i, 1" [../src/CNN_final.cpp:174]   --->   Operation 195 'add' 'y_5_8_i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (1.28ns)   --->   "%tmp_93_8_i = icmp eq i32 %y_5_8_i, 28" [../src/CNN_final.cpp:175]   --->   Operation 196 'icmp' 'tmp_93_8_i' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (1.51ns)   --->   "%x_5_8_i = add i32 %x_i, 1" [../src/CNN_final.cpp:178]   --->   Operation 197 'add' 'x_5_8_i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.49ns)   --->   "%p_x_1_8_i = select i1 %tmp_93_8_i, i32 %x_5_8_i, i32 %x_i" [../src/CNN_final.cpp:175]   --->   Operation 198 'select' 'p_x_1_8_i' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.49ns)   --->   "%p_8_i = select i1 %tmp_93_8_i, i32 0, i32 %y_5_8_i" [../src/CNN_final.cpp:175]   --->   Operation 199 'select' 'p_8_i' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str838, i32 %tmp_49_i)" [../src/CNN_final.cpp:183]   --->   Operation 200 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 201 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()"   --->   Operation 202 'return' <Predicate = (tmp_i_67)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [39]  (0.872 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:162) [52]  (0 ns)
	'getelementptr' operation ('in_image_0_2_V_add', ../src/CNN_final.cpp:169) [96]  (0 ns)
	'load' operation ('in_image_0_2_V_loa', ../src/CNN_final.cpp:169) on array 'in_image_0_2_V' [97]  (2.27 ns)

 <State 3>: 3.06ns
The critical path consists of the following:
	fifo read on port 'kernel_0_V' [55]  (2.19 ns)
	multiplexor before 'phi' operation ('kernel_0_V_load_phi') with incoming values : ('kernel_0_V_read') [77]  (0.872 ns)
	'phi' operation ('kernel_0_V_load_phi') with incoming values : ('kernel_0_V_read') [77]  (0 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_i', ../src/CNN_final.cpp:169) [86]  (4.95 ns)

 <State 5>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_1_i', ../src/CNN_final.cpp:169) [91]  (3.04 ns)

 <State 6>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_2_i', ../src/CNN_final.cpp:169) [99]  (3.04 ns)

 <State 7>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_3_i', ../src/CNN_final.cpp:169) [107]  (3.04 ns)

 <State 8>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_4_i', ../src/CNN_final.cpp:169) [115]  (3.04 ns)

 <State 9>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_5_i', ../src/CNN_final.cpp:169) [123]  (3.04 ns)

 <State 10>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_6_i', ../src/CNN_final.cpp:169) [131]  (3.04 ns)

 <State 11>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_7_i', ../src/CNN_final.cpp:169) [139]  (3.04 ns)

 <State 12>: 3.04ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_8_i', ../src/CNN_final.cpp:169) [147]  (3.04 ns)

 <State 13>: 2.7ns
The critical path consists of the following:
	'mul' operation ('p_Val2_14_8_i', ../src/CNN_final.cpp:169) [147]  (0 ns)
	'add' operation ('p_Val2_15_8_i', ../src/CNN_final.cpp:169) [150]  (2.7 ns)

 <State 14>: 4.21ns
The critical path consists of the following:
	'phi' operation ('y_i', ../src/CNN_final.cpp:175) with incoming values : ('p_8_i', ../src/CNN_final.cpp:175) [50]  (0 ns)
	'add' operation ('tmp_76', ../src/CNN_final.cpp:173) [164]  (1.94 ns)
	'getelementptr' operation ('out_image_5_V_addr', ../src/CNN_final.cpp:173) [171]  (0 ns)
	'store' operation (../src/CNN_final.cpp:173) of variable 'tmp_92_8_i', ../src/CNN_final.cpp:173 on array 'out_image_5_V' [176]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
