Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Statistical timing analysis using bounds and selective enumeration, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA[doi>10.1145/589411.589415]
Aditya Agrawal , Prabhat Jain , Amin Ansari , Josep Torrellas, Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.400-411, February 23-27, 2013[doi>10.1109/HPCA.2013.6522336]
Philip G. Emma , William R. Reohr , Mesut Meterelliyoz, Rethinking Refresh: Increasing Availability and Reducing Power in DRAM for Cache Applications, IEEE Micro, v.28 n.6, p.47-56, November 2008[doi>10.1109/MM.2008.93]
Mrinmoy Ghosh , Hsien-Hsin S. Lee, Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.134-145, December 01-05, 2007[doi>10.1109/MICRO.2007.38]
Ciji Isen , Lizy John, ESKIMO:Energy savings usingSemanticKnowledge ofInconsequentialMemoryOccupancy for DRAM subsystem, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669156]
Yasunao Katayama , Eric J. Stuckey , Sumio Morioka , Zhao Wu, Fault-Tolerant Refresh Power Reduction of DRAMs for Quasi-Nonvolatile Data Retention, Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.311-318, November 01-03, 1999
Samira Khan , Donghyuk Lee , Yoongu Kim , Alaa R. Alameldeen , Chris Wilkerson , Onur Mutlu, The efficacy of error mitigation techniques for DRAM retention failures: a comparative experimental study, The 2014 ACM international conference on Measurement and modeling of computer systems, June 16-20, 2014, Austin, Texas, USA[doi>10.1145/2591971.2592000]
Chan-Kyung Kim , Jae-Goo Lee , Young-Hyun Jun , Chil-Gee Lee , Bai-Sun Kong, CMOS temperature sensor with ring oscillator for mobile DRAM self-refresh control, Microelectronics Journal, v.38 n.10-11, p.1042-1049, October, 2007[doi>10.1016/j.mejo.2007.08.003]
Joohee Kim , Marios C. Papaefthymiou, Block-based multiperiod dynamic memory design for low data-retention power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1006-1018, December 2003[doi>10.1109/TVLSI.2003.817524]
Kinam Kim and Jooyoung Lee. 2009. A new investigation of data retention time in truly nanoscaled DRAMs. IEEE Electron Device Letters 30, 8, 846--848. DOI:http://dx.doi.org/10.1109/LED.2009.2023248
Charles Lefurgy , Karthick Rajamani , Freeman Rawson , Wes Felter , Michael Kistler , Tom W. Keller, Energy Management for Commercial Servers, Computer, v.36 n.12, p.39-48, December 2003[doi>10.1109/MC.2003.1250880]
Jiang Lin , Hongzhong Zheng , Zhichun Zhu , Howard David , Zhao Zhang, Thermal modeling and management of DRAM memory systems, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250701]
Jamie Liu , Ben Jaiyen , Yoongu Kim , Chris Wilkerson , Onur Mutlu, An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485928]
Jamie Liu , Ben Jaiyen , Richard Veras , Onur Mutlu, RAIDR: Retention-Aware Intelligent DRAM Refresh, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Song Liu , Karthik Pattabiraman , Thomas Moscibroda , Benjamin G. Zorn, Flikker: saving DRAM refresh-power through critical data partitioning, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950391]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Micron. 2006. DDR3 SDRAM. Retrieved May 8, 2015, from http://download.siliconexpert.com/pdfs/2013/4/2/5/1/30/39/mic_/manual/571gb_ddr3_sdram.pdf.
Micron Technology. 2007. System Derating for 2Gb DDR3 SDRAM (x8, -107 Speed Grade). Retrieved May 8, 2015, from http://www.micron.com/∼/media/documents/products/power-calculator/ddr3_power_calc.xlsm
Vasily G. Moshnyaga, Hua Vo, Glenn Reinman, and Miodrag Potkonjak. 2007. Reducing energy of DRAM/flash memory system by OS-controlled data refresh. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’07). 2108--2111. DOI:http://dx.doi.org/10.1109/ISCAS.2007.378515
Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]
K. Patel , L. Benini , Enrico Macii , Massimo Poncino, Energy-Efficient value-based selective refresh for embedded DRAMs, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium[doi>10.1007/11556930_48]
Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meimand. 2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE 91, 2, 305--327. DOI:http://dx.doi.org/10.1109/JPROC.2002.808156
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Tezzaron Semiconductor. 2004. Soft Errors in Electronic Memory—A White Paper. Retrieved May 8, 2015, from http://www.tezzaron.com/media/soft_errors_1_1_secure.pdf.
Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008. CACTI 5.1. HP Laboratories.
Le-Nguyen Tran, Fadi J. Kurdahi, and Ahmed M. Eltawil. 2011. Adjustable supply voltages and refresh cycle for process variations and temperature changing adaptation in DRAM to minimize power consumption. In Proceedings of the 2011 IEEE Workshop on Microelectronics and Electron Devices (WMED’11). 1--4. DOI:http://dx.doi.org/10.1109/WMED.2011.5767277
Tung-Han Tsai, Chin-Lin Chen, Ching-Li Lee, and Chua-Chin Wang. 2008. Power-saving nano-scale DRAMs with an adaptive refreshing clock generator. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’08). 612--615. DOI:http://dx.doi.org/10.1109/ISCAS.2008.4541492
Odilio Vargas. 2005. Minimum power consumption in mobile-phone memory subsystems. Portable Design Magazine 26, 31--38.
Ravi K. Venkatesan, Stephen Herr, and Eric Rotenberg. 2006. Retention-aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA’06). 155--165. DOI:http://dx.doi.org/10.1109/HPCA.2006.1598122
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815973]
Barry W. Williams. 2006. Principles and Elements of Power Electronics: Devices, Drivers, Applications, and Passive Components. University of Strathclyde, Glasgow, Scotland.
David S. Yaney, Chih-Yuan Lu, Rudeger A. Kohler, Michael J. Kelly, and James T. Nelson. 1987. A meta-stable leakage phenomenon in DRAM charge storage—variable hold time. In Proceedings of the 1987 International Electron Devices Meeting. 336--339.
Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008[doi>10.1109/MICRO.2008.4771792]
