Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 20 00:59:25 2023
| Host         : LAPTOP-U9EM5UJ6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              75 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|           Clock Signal          |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|  uart_rx/next_reg[1]_i_2_n_0    |                            |                  |                1 |              2 |         2.00 |
|  uart_tx/next_reg[1]_i_2__0_n_0 |                            |                  |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG            | uart_rx/counter0           | btn_IBUF         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG            | uart_tx/counter            | btn_IBUF         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG            | uart_tx/tx_data[9]_i_1_n_0 | btn_IBUF         |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG            | uart_rx/rx_data[8]_i_1_n_0 | btn_IBUF         |                5 |             12 |         2.40 |
|  CLK100MHZ_IBUF_BUFG            |                            | btn_IBUF         |               27 |             75 |         2.78 |
+---------------------------------+----------------------------+------------------+------------------+----------------+--------------+


