{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681934916570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681934916570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 17:08:36 2023 " "Processing started: Wed Apr 19 17:08:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681934916570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934916570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off letreiro -c letreiro " "Command: quartus_map --read_settings_files=on --write_settings_files=off letreiro -c letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934916570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681934916681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681934916681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letreiro.v 1 1 " "Found 1 design units, including 1 entities, in source file letreiro.v" { { "Info" "ISGN_ENTITY_NAME" "1 letreiro " "Found entity 1: letreiro" {  } { { "letreiro.v" "" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorDeFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorDeFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia " "Found entity 1: DivisorDeFrequencia" {  } { { "DivisorDeFrequencia.v" "" { Text "/home/aluno/Documentos/letreiro/DivisorDeFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL1.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL1 " "Found entity 1: RegistradorL1" {  } { { "RegistradorL1.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL2.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL2 " "Found entity 1: RegistradorL2" {  } { { "RegistradorL2.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL3.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL3 " "Found entity 1: RegistradorL3" {  } { { "RegistradorL3.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL4.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL4 " "Found entity 1: RegistradorL4" {  } { { "RegistradorL4.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL5.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL5.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL5 " "Found entity 1: RegistradorL5" {  } { { "RegistradorL5.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopD " "Found entity 1: FlipflopD" {  } { { "FlipflopD.v" "" { Text "/home/aluno/Documentos/letreiro/FlipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.v" "" { Text "/home/aluno/Documentos/letreiro/Multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MatrizDeLEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file MatrizDeLEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizDeLEDs " "Found entity 1: MatrizDeLEDs" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/home/aluno/Documentos/letreiro/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "/home/aluno/Documentos/letreiro/FlipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXParaColuna.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXParaColuna.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXParaColuna " "Found entity 1: MUXParaColuna" {  } { { "MUXParaColuna.v" "" { Text "/home/aluno/Documentos/letreiro/MUXParaColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "/home/aluno/Documentos/letreiro/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorDeFrequencia2.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorDeFrequencia2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia2 " "Found entity 1: DivisorDeFrequencia2" {  } { { "DivisorDeFrequencia2.v" "" { Text "/home/aluno/Documentos/letreiro/DivisorDeFrequencia2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/aluno/Documentos/letreiro/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934921596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "letreiro " "Elaborating entity \"letreiro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681934921630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "letreiro.v" "inst" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divisor.v(12) " "Verilog HDL assignment warning at divisor.v(12): truncated value with size 32 to match size of target (27)" {  } { { "divisor.v" "" { Text "/home/aluno/Documentos/letreiro/divisor.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681934921632 "|letreiro|divisor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL1 RegistradorL1:instL1 " "Elaborating entity \"RegistradorL1\" for hierarchy \"RegistradorL1:instL1\"" {  } { { "letreiro.v" "instL1" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopD RegistradorL1:instL1\|FlipflopD:inst1 " "Elaborating entity \"FlipflopD\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\"" {  } { { "RegistradorL1.v" "inst1" { Text "/home/aluno/Documentos/letreiro/RegistradorL1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux " "Elaborating entity \"Multiplexador\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux\"" {  } { { "FlipflopD.v" "mux" { Text "/home/aluno/Documentos/letreiro/FlipflopD.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL2 RegistradorL2:instL2 " "Elaborating entity \"RegistradorL2\" for hierarchy \"RegistradorL2:instL2\"" {  } { { "letreiro.v" "instL2" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL3 RegistradorL3:instL3 " "Elaborating entity \"RegistradorL3\" for hierarchy \"RegistradorL3:instL3\"" {  } { { "letreiro.v" "instL3" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL4 RegistradorL4:instL4 " "Elaborating entity \"RegistradorL4\" for hierarchy \"RegistradorL4:instL4\"" {  } { { "letreiro.v" "instL4" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL5 RegistradorL5:instL5 " "Elaborating entity \"RegistradorL5\" for hierarchy \"RegistradorL5:instL5\"" {  } { { "letreiro.v" "instL5" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizDeLEDs MatrizDeLEDs:inst1 " "Elaborating entity \"MatrizDeLEDs\" for hierarchy \"MatrizDeLEDs:inst1\"" {  } { { "letreiro.v" "inst1" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921655 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(32) " "Verilog HDL warning at MatrizDeLEDs.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934921655 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(33) " "Verilog HDL warning at MatrizDeLEDs.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934921655 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(34) " "Verilog HDL warning at MatrizDeLEDs.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934921655 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(35) " "Verilog HDL warning at MatrizDeLEDs.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934921655 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(36) " "Verilog HDL warning at MatrizDeLEDs.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934921655 "|letreiro|MatrizDeLEDs:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador MatrizDeLEDs:inst1\|Contador:inst1 " "Elaborating entity \"Contador\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\"" {  } { { "MatrizDeLEDs.v" "inst1" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopT MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1 " "Elaborating entity \"FlipflopT\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\"" {  } { { "Contador.v" "inst1" { Text "/home/aluno/Documentos/letreiro/Contador.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXParaColuna MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1 " "Elaborating entity \"MUXParaColuna\" for hierarchy \"MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1\"" {  } { { "MatrizDeLEDs.v" "SaidaC1" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934921656 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "83 " "83 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681934921892 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681934921940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681934921945 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681934921945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681934921945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681934921945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681934921978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 17:08:41 2023 " "Processing ended: Wed Apr 19 17:08:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681934921978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681934921978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681934921978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934921978 ""}
