# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui do 
# Start time: 10:53:28 on Dec 27,2022
# ** Error (suppressible): (vsim-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 10:53:28 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
