Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul  5 18:39:31 2023
| Host         : jvaldivieso running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file steel_soc_control_sets_placed.rpt
| Design       : steel_soc
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             335 |          123 |
| Yes          | No                    | No                     |            2536 |         1429 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             239 |          114 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                      Enable Signal                                     |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                                                                        |                                                                |                1 |              1 |         1.00 |
|  clk50mhz_BUFG   | uart_instance/tx_register_0                                                            | reset_IBUF                                                     |                1 |              1 |         1.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                         | reset_IBUF                                                     |                4 |              5 |         1.25 |
|  clk50mhz_BUFG   |                                                                                        | uart_instance/uart_rdata[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  clk50mhz_BUFG   | uart_instance/p_0_in                                                                   | uart_instance/rx_register[7]_i_1_n_0                           |                3 |              8 |         2.67 |
|  clk50mhz_BUFG   | uart_instance/tx_register_0                                                            |                                                                |                4 |              8 |         2.00 |
|  clk50mhz_BUFG   | uart_instance/rx_data_1                                                                | reset_IBUF                                                     |                1 |              8 |         8.00 |
|  clk50mhz_BUFG   |                                                                                        | uart_instance/tx_register_0                                    |                4 |             13 |         3.25 |
|  clk50mhz_BUFG   |                                                                                        | uart_instance/rx_cycle_counter[0]_i_1_n_0                      |                4 |             14 |         3.50 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mcause[31]_i_1_n_0                         | riscv_steel_core_instance/csr_file_instance/mcause[30]_i_1_n_0 |               20 |             27 |         1.35 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mepc[31]_i_1_n_0                           | reset_IBUF                                                     |               17 |             31 |         1.82 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mtvec1                                     | reset_IBUF                                                     |               17 |             31 |         1.82 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_10[0] |                                                                |               28 |             32 |         1.14 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_6[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4][0]    |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_0[0]  |                                                                |               27 |             32 |         1.19 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_1[0]  |                                                                |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_7[0]  |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_2[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3][0]    |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[4]_3[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_7[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_0[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_1[0]  |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_2[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1][0]    |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg_3[0]  |                                                                |               28 |             32 |         1.14 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_1[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_1[0]  |                                                                |               26 |             32 |         1.23 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_11[0] |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_1[0]  |                                                                |               32 |             32 |         1.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_0[0]  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0][0]    |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_3[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_6[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_5[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_8[0]  |                                                                |               24 |             32 |         1.33 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2][0]    |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_0[0]  |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_8[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_4[0]  |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_0[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_4[0]  |                                                                |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_5[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_6[0]  |                                                                |               20 |             32 |         1.60 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_1[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_3[0]  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_4[0]  |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_5[0]  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_7[0]  |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_0[0]  |                                                                |               27 |             32 |         1.19 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/E[0]                                       |                                                                |               32 |             32 |         1.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/minstret[31]_i_1_n_0                       | reset_IBUF                                                     |                8 |             32 |         4.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[3]_2[0]  |                                                                |               26 |             32 |         1.23 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/minstret[63]_i_1_n_0                       | reset_IBUF                                                     |                8 |             32 |         4.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[1]_2[0]  |                                                                |               18 |             32 |         1.78 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mtval[31]_i_1_n_0                          | reset_IBUF                                                     |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/mscratch0                                  | reset_IBUF                                                     |               16 |             32 |         2.00 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[0]_2[0]  |                                                                |               22 |             32 |         1.45 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_35[0]                              |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_37[0]                              |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_38[0]                              |                                                                |                9 |             32 |         3.56 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_40[0]                              |                                                                |               14 |             32 |         2.29 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_30[0]                              |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_36[0]                              |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_42[0]                              |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_41[0]                              |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_28[0]                              |                                                                |               15 |             32 |         2.13 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_32[0]                              |                                                                |               11 |             32 |         2.91 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_33[0]                              |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_29[0]                              |                                                                |               13 |             32 |         2.46 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_34[0]                              |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_39[0]                              |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_43[0]                              |                                                                |               12 |             32 |         2.67 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_3[0]  |                                                                |               25 |             32 |         1.28 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_2[0]  |                                                                |               21 |             32 |         1.52 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/instruction_rd_address_stage3_reg[2]_9[0]  |                                                                |               17 |             32 |         1.88 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/integer_file_write_enable_stage3_reg[0]    |                                                                |               19 |             32 |         1.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_31[0]                              |                                                                |               10 |             32 |         3.20 |
|  clk50mhz_BUFG   |                                                                                        |                                                                |               17 |             54 |         3.18 |
|  clk50mhz_BUFG   |                                                                                        | reset_IBUF                                                     |              112 |            300 |         2.68 |
|  clk50mhz_BUFG   | riscv_steel_core_instance/csr_file_instance/ram_reg_18                                 |                                                                |              257 |            512 |         1.99 |
+------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


