Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Nov  6 15:40:54 2023
| Host         : ARM144-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_Gen_Digilent_timing_summary_routed.rpt -pb Display_Gen_Digilent_timing_summary_routed.pb -rpx Display_Gen_Digilent_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_Gen_Digilent
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  5           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (272)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (272)
--------------------------------
 There are 272 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.537        0.000                      0                  413        0.070        0.000                      0                  413        1.101        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.734}        13.468          74.250          
    CLKFBIN             {0.000 6.734}        13.468          74.250          
    PixelClkIO          {0.000 6.734}        13.468          74.250          
    SerialClkIO         {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.734}        13.468          74.250          
    CLKFBIN_1           {0.000 6.734}        13.468          74.250          
    PixelClkIO_1        {0.000 6.734}        13.468          74.250          
    SerialClkIO_1       {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.369        0.000                      0                  371        0.198        0.000                      0                  371        3.734        0.000                       0                   259  
    CLKFBIN                                                                                                                                                              12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           11.876        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           1.101        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     38.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.373        0.000                      0                  371        0.198        0.000                      0                  371        3.734        0.000                       0                   259  
    CLKFBIN_1                                                                                                                                                            12.219        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                         11.876        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                         1.101        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.369        0.000                      0                  371        0.070        0.000                      0                  371  
clk_out1_clk_wiz_0    PixelClkIO                  8.537        0.000                      0                   38        0.072        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  8.537        0.000                      0                   38        0.072        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.369        0.000                      0                  371        0.070        0.000                      0                  371  
clk_out1_clk_wiz_0    PixelClkIO_1                8.537        0.000                      0                   38        0.072        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                8.537        0.000                      0                   38        0.072        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         12.257        0.000                      0                    4        0.433        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.257        0.000                      0                    4        0.305        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.257        0.000                      0                    4        0.305        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.260        0.000                      0                    4        0.433        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out1_clk_wiz_0    
(none)                clk_out1_clk_wiz_0    clk_out1_clk_wiz_0    
(none)                clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  
(none)                clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1  
(none)                clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                CLKFBIN                                     
(none)                CLKFBIN_1                                   
(none)                SerialClkIO                                 
(none)                SerialClkIO_1                               
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.030    12.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.915ns (22.985%)  route 3.066ns (77.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.601     3.431    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I2_O)        0.097     3.528 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.528    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.898    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.898    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.811ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.657ns (21.436%)  route 2.408ns (78.564%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT2 (Prop_lut2_I0_O)        0.097     1.640 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.969     2.609    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X154Y136       FDRE (Setup_fdre_C_R)       -0.373    12.420    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  9.811    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.409    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.409    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.594%)  route 0.062ns (21.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDCE (Prop_fdce_C_Q)         0.128    -0.533 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.471    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X157Y130       LUT3 (Prop_lut3_I1_O)        0.099    -0.372 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.372    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.661    
    SLICE_X157Y130       FDPE (Hold_fdpe_C_D)         0.091    -0.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.766%)  route 0.154ns (52.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.154    -0.362    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.564    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.212ns (65.629%)  route 0.111ns (34.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT5 (Prop_lut5_I1_O)        0.048    -0.334 r  disp_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    p_0_in[9]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/C
                         clock pessimism              0.256    -0.644    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.107    -0.537    disp_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.189%)  route 0.067ns (22.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.461    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X160Y134       LUT5 (Prop_lut5_I2_O)        0.099    -0.362 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.243    -0.656    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.091    -0.565    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.533 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.256    -0.648    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.021    -0.627    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.472%)  route 0.132ns (41.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.381    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X163Y137       LUT3 (Prop_lut3_I1_O)        0.045    -0.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.917    -0.897    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.092    -0.548    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.103%)  route 0.112ns (34.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.112    -0.381    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT6 (Prop_lut6_I1_O)        0.045    -0.336 r  disp_x[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.336    p_0_in[10]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/C
                         clock pessimism              0.256    -0.644    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.092    -0.552    disp_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.307%)  route 0.111ns (34.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  disp_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    p_0_in[8]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/C
                         clock pessimism              0.256    -0.644    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.091    -0.553    disp_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/Q
                         net (fo=2, routed)           0.125    -0.391    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.346 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1/O
                         net (fo=1, routed)           0.000    -0.346    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1_n_0
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                         clock pessimism              0.242    -0.657    
    SLICE_X156Y136       FDSE (Hold_fdse_C_D)         0.092    -0.565    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.725%)  route 0.085ns (27.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.085    -0.441    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X163Y138       LUT6 (Prop_lut6_I3_O)        0.099    -0.342 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.342    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.091    -0.563    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.468      11.876     BUFGCTRL_X0Y2    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X159Y133   disp_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X159Y134   disp_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         13.468      11.876     BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.694       1.101      BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.125    12.870    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.030    12.900    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.915ns (22.985%)  route 3.066ns (77.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.601     3.431    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I2_O)        0.097     3.528 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.528    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.125    12.870    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.902    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.375ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.125    12.870    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.902    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.375    

Slack (MET) :             9.814ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.657ns (21.436%)  route 2.408ns (78.564%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT2 (Prop_lut2_I0_O)        0.097     1.640 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.969     2.609    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.125    12.797    
    SLICE_X154Y136       FDRE (Setup_fdre_C_R)       -0.373    12.424    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  9.814    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.125    12.797    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.281    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.125    12.797    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.281    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.125    12.797    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.281    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.125    12.797    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.281    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.059ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.125    12.870    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.413    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.059    

Slack (MET) :             10.059ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.125    12.870    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.413    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.594%)  route 0.062ns (21.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDCE (Prop_fdce_C_Q)         0.128    -0.533 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.471    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X157Y130       LUT3 (Prop_lut3_I1_O)        0.099    -0.372 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.372    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.661    
    SLICE_X157Y130       FDPE (Hold_fdpe_C_D)         0.091    -0.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.766%)  route 0.154ns (52.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.154    -0.362    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.564    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.212ns (65.629%)  route 0.111ns (34.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT5 (Prop_lut5_I1_O)        0.048    -0.334 r  disp_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    p_0_in[9]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/C
                         clock pessimism              0.256    -0.644    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.107    -0.537    disp_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.189%)  route 0.067ns (22.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.461    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X160Y134       LUT5 (Prop_lut5_I2_O)        0.099    -0.362 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.243    -0.656    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.091    -0.565    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.533 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.256    -0.648    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.021    -0.627    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.472%)  route 0.132ns (41.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.381    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X163Y137       LUT3 (Prop_lut3_I1_O)        0.045    -0.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.917    -0.897    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.092    -0.548    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.103%)  route 0.112ns (34.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.112    -0.381    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT6 (Prop_lut6_I1_O)        0.045    -0.336 r  disp_x[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.336    p_0_in[10]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/C
                         clock pessimism              0.256    -0.644    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.092    -0.552    disp_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.307%)  route 0.111ns (34.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  disp_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    p_0_in[8]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/C
                         clock pessimism              0.256    -0.644    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.091    -0.553    disp_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/Q
                         net (fo=2, routed)           0.125    -0.391    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.346 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1/O
                         net (fo=1, routed)           0.000    -0.346    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1_n_0
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                         clock pessimism              0.242    -0.657    
    SLICE_X156Y136       FDSE (Hold_fdse_C_D)         0.092    -0.565    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.725%)  route 0.085ns (27.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.085    -0.441    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X163Y138       LUT6 (Prop_lut6_I3_O)        0.099    -0.342 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.342    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.091    -0.563    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.468      11.876     BUFGCTRL_X0Y2    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X159Y133   disp_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X159Y134   disp_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X158Y133   disp_x_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X1Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         6.734       5.964      SLICE_X158Y131   res_d2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y133   disp_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X159Y134   disp_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X158Y133   disp_x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         13.468      11.876     BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.471         13.468      11.997     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.694       1.101      BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.694       1.223      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.030    12.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.915ns (22.985%)  route 3.066ns (77.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.601     3.431    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I2_O)        0.097     3.528 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.528    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.898    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.898    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.811ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.657ns (21.436%)  route 2.408ns (78.564%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT2 (Prop_lut2_I0_O)        0.097     1.640 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.969     2.609    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X154Y136       FDRE (Setup_fdre_C_R)       -0.373    12.420    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  9.811    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.409    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.409    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.594%)  route 0.062ns (21.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDCE (Prop_fdce_C_Q)         0.128    -0.533 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.471    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X157Y130       LUT3 (Prop_lut3_I1_O)        0.099    -0.372 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.372    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.661    
                         clock uncertainty            0.128    -0.533    
    SLICE_X157Y130       FDPE (Hold_fdpe_C_D)         0.091    -0.442    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.766%)  route 0.154ns (52.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.154    -0.362    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
                         clock uncertainty            0.128    -0.511    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.436    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.212ns (65.629%)  route 0.111ns (34.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT5 (Prop_lut5_I1_O)        0.048    -0.334 r  disp_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    p_0_in[9]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/C
                         clock pessimism              0.256    -0.644    
                         clock uncertainty            0.128    -0.516    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.107    -0.409    disp_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.189%)  route 0.067ns (22.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.461    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X160Y134       LUT5 (Prop_lut5_I2_O)        0.099    -0.362 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.243    -0.656    
                         clock uncertainty            0.128    -0.528    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.091    -0.437    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.533 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.256    -0.648    
                         clock uncertainty            0.128    -0.520    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.021    -0.499    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.472%)  route 0.132ns (41.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.381    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X163Y137       LUT3 (Prop_lut3_I1_O)        0.045    -0.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.917    -0.897    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.257    -0.640    
                         clock uncertainty            0.128    -0.512    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.092    -0.420    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.103%)  route 0.112ns (34.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.112    -0.381    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT6 (Prop_lut6_I1_O)        0.045    -0.336 r  disp_x[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.336    p_0_in[10]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/C
                         clock pessimism              0.256    -0.644    
                         clock uncertainty            0.128    -0.516    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.092    -0.424    disp_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.307%)  route 0.111ns (34.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  disp_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    p_0_in[8]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/C
                         clock pessimism              0.256    -0.644    
                         clock uncertainty            0.128    -0.516    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.091    -0.425    disp_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/Q
                         net (fo=2, routed)           0.125    -0.391    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.346 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1/O
                         net (fo=1, routed)           0.000    -0.346    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1_n_0
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                         clock pessimism              0.242    -0.657    
                         clock uncertainty            0.128    -0.529    
    SLICE_X156Y136       FDSE (Hold_fdse_C_D)         0.092    -0.437    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.725%)  route 0.085ns (27.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.085    -0.441    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X163Y138       LUT6 (Prop_lut6_I3_O)        0.099    -0.342 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.342    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.128    -0.526    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.091    -0.435    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        8.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 0.361ns (4.747%)  route 7.244ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.361    -0.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           7.244     7.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.519    15.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.696    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.313ns (4.825%)  route 6.174ns (95.175%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.174     6.040    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.313ns (4.829%)  route 6.169ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.169     6.035    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.703ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.313ns (4.910%)  route 6.062ns (95.090%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.062     5.928    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  9.703    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 0.393ns (6.040%)  route 6.114ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.393    -0.054 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.114     6.060    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.801    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.313ns (4.975%)  route 5.979ns (95.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.979     5.845    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.804ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.313ns (4.988%)  route 5.962ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.962     5.828    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.889ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.313ns (5.053%)  route 5.881ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.881     5.747    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  9.889    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.313ns (5.139%)  route 5.777ns (94.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.777     5.643    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.313ns (5.223%)  route 5.679ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.679     5.546    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 10.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.274ns (6.248%)  route 4.111ns (93.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.111     3.556    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.251ns (5.800%)  route 4.077ns (94.200%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.251    -0.580 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.077     3.496    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.070     3.389    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.251ns (5.724%)  route 4.134ns (94.276%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.134     3.555    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.068     3.392    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.251ns (5.701%)  route 4.151ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.151     3.573    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.070     3.390    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.148ns (5.126%)  route 2.739ns (94.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.739     2.232    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.027    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.314ns (6.949%)  route 4.204ns (93.051%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.314    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.204     3.689    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.128ns (4.414%)  route 2.772ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.772     2.244    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.164ns (5.551%)  route 2.790ns (94.449%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.790     2.299    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.148ns (5.098%)  route 2.755ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.755     2.247    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.164ns (5.529%)  route 2.802ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.802     2.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        8.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 0.361ns (4.747%)  route 7.244ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.361    -0.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           7.244     7.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.519    15.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.696    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.313ns (4.825%)  route 6.174ns (95.175%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.174     6.040    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.313ns (4.829%)  route 6.169ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.169     6.035    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.704ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.313ns (4.910%)  route 6.062ns (95.090%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.062     5.928    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  9.704    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 0.393ns (6.040%)  route 6.114ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.393    -0.054 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.114     6.060    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.801    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.313ns (4.975%)  route 5.979ns (95.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.979     5.845    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.804ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.313ns (4.988%)  route 5.962ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.962     5.828    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.889ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.313ns (5.053%)  route 5.881ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.881     5.747    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  9.889    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.313ns (5.139%)  route 5.777ns (94.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.777     5.643    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.313ns (5.223%)  route 5.679ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.679     5.546    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 10.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.274ns (6.248%)  route 4.111ns (93.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.111     3.556    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.251ns (5.800%)  route 4.077ns (94.200%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.251    -0.580 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.077     3.496    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.070     3.389    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.251ns (5.724%)  route 4.134ns (94.276%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.134     3.555    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.068     3.392    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.251ns (5.701%)  route 4.151ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.151     3.573    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.070     3.390    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.148ns (5.126%)  route 2.739ns (94.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.739     2.232    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.027    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.314ns (6.949%)  route 4.204ns (93.051%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.314    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.204     3.689    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.128ns (4.414%)  route 2.772ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.772     2.244    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.164ns (5.551%)  route 2.790ns (94.449%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.790     2.299    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.148ns (5.098%)  route 2.755ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.755     2.247    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.164ns (5.529%)  route 2.802ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.802     2.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.030    12.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.370ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.915ns (22.985%)  route 3.066ns (77.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.601     3.431    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT3 (Prop_lut3_I2_O)        0.097     3.528 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.528    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.898    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  9.370    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 disp_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.915ns (22.990%)  route 3.065ns (77.010%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.396    -0.453    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.361    -0.092 r  disp_x_reg[7]/Q
                         net (fo=20, routed)          1.441     1.349    sel0[0]
    SLICE_X160Y139       LUT4 (Prop_lut4_I2_O)        0.201     1.550 r  rgb2dvi_i_4/O
                         net (fo=4, routed)           1.024     2.574    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X158Y139       LUT5 (Prop_lut5_I1_O)        0.256     2.830 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.600     3.430    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.097     3.527 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.527    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.032    12.898    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.811ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.657ns (21.436%)  route 2.408ns (78.564%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT2 (Prop_lut2_I0_O)        0.097     1.640 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.969     2.609    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X154Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X154Y136       FDRE (Setup_fdre_C_R)       -0.373    12.420    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  9.811    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.663ns (24.579%)  route 2.034ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 12.581 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.230     1.747    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X153Y137       LUT4 (Prop_lut4_I1_O)        0.103     1.850 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.391     2.242    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.243    12.581    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X152Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.341    12.921    
                         clock uncertainty           -0.128    12.793    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.516    12.277    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.409    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.659ns (23.458%)  route 2.150ns (76.542%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 12.639 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 r  reset_reg/Q
                         net (fo=5, routed)           0.413     0.318    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset
    SLICE_X157Y134       LUT2 (Prop_lut2_I0_O)        0.199     0.517 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=61, routed)          1.026     1.543    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X157Y139       LUT3 (Prop_lut3_I1_O)        0.099     1.642 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.712     2.354    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    12.639    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y137       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]/C
                         clock pessimism              0.356    12.994    
                         clock uncertainty           -0.128    12.866    
    SLICE_X156Y137       FDRE (Setup_fdre_C_R)       -0.457    12.409    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 10.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.594%)  route 0.062ns (21.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDCE (Prop_fdce_C_Q)         0.128    -0.533 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.062    -0.471    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X157Y130       LUT3 (Prop_lut3_I1_O)        0.099    -0.372 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.372    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.243    -0.661    
                         clock uncertainty            0.128    -0.533    
    SLICE_X157Y130       FDPE (Hold_fdpe_C_D)         0.091    -0.442    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.766%)  route 0.154ns (52.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDRE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=1, routed)           0.154    -0.362    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.918    -0.896    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.257    -0.639    
                         clock uncertainty            0.128    -0.511    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.075    -0.436    rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.212ns (65.629%)  route 0.111ns (34.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT5 (Prop_lut5_I1_O)        0.048    -0.334 r  disp_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    p_0_in[9]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[9]/C
                         clock pessimism              0.256    -0.644    
                         clock uncertainty            0.128    -0.516    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.107    -0.409    disp_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.189%)  route 0.067ns (22.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.461    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X160Y134       LUT5 (Prop_lut5_I2_O)        0.099    -0.362 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.243    -0.656    
                         clock uncertainty            0.128    -0.528    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.091    -0.437    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.639    -0.661    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.533 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.256    -0.648    
                         clock uncertainty            0.128    -0.520    
    SLICE_X157Y130       FDCE (Hold_fdce_C_D)         0.021    -0.499    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.472%)  route 0.132ns (41.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.132    -0.381    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X163Y137       LUT3 (Prop_lut3_I1_O)        0.045    -0.336 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.336    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.917    -0.897    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y137       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.257    -0.640    
                         clock uncertainty            0.128    -0.512    
    SLICE_X163Y137       FDRE (Hold_fdre_C_D)         0.092    -0.420    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.103%)  route 0.112ns (34.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.112    -0.381    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT6 (Prop_lut6_I1_O)        0.045    -0.336 r  disp_x[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.336    p_0_in[10]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[10]/C
                         clock pessimism              0.256    -0.644    
                         clock uncertainty            0.128    -0.516    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.092    -0.424    disp_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 disp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            disp_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.307%)  route 0.111ns (34.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    PixelClk
    SLICE_X158Y134       FDRE                                         r  disp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  disp_x_reg[6]/Q
                         net (fo=6, routed)           0.111    -0.382    disp_x_reg_n_0_[6]
    SLICE_X159Y134       LUT4 (Prop_lut4_I2_O)        0.045    -0.337 r  disp_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    p_0_in[8]
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.914    -0.900    PixelClk
    SLICE_X159Y134       FDRE                                         r  disp_x_reg[8]/C
                         clock pessimism              0.256    -0.644    
                         clock uncertainty            0.128    -0.516    
    SLICE_X159Y134       FDRE (Hold_fdre_C_D)         0.091    -0.425    disp_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.643    -0.657    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.516 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/Q
                         net (fo=2, routed)           0.125    -0.391    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg_n_0
    SLICE_X156Y136       LUT5 (Prop_lut5_I4_O)        0.045    -0.346 r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1/O
                         net (fo=1, routed)           0.000    -0.346    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_i_1_n_0
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.915    -0.899    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X156Y136       FDSE                                         r  vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
                         clock pessimism              0.242    -0.657    
                         clock uncertainty            0.128    -0.529    
    SLICE_X156Y136       FDSE (Hold_fdse_C_D)         0.092    -0.437    vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.725%)  route 0.085ns (27.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.646    -0.654    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.085    -0.441    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X163Y138       LUT6 (Prop_lut6_I3_O)        0.099    -0.342 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.342    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.128    -0.526    
    SLICE_X163Y138       FDRE (Hold_fdre_C_D)         0.091    -0.435    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        8.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 0.361ns (4.747%)  route 7.244ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.361    -0.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           7.244     7.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.519    15.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.696    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.313ns (4.825%)  route 6.174ns (95.175%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.174     6.040    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.313ns (4.829%)  route 6.169ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.169     6.035    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.703ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.313ns (4.910%)  route 6.062ns (95.090%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.062     5.928    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  9.703    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 0.393ns (6.040%)  route 6.114ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.393    -0.054 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.114     6.060    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.801    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.313ns (4.975%)  route 5.979ns (95.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.979     5.845    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.804ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.313ns (4.988%)  route 5.962ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.962     5.828    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.889ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.313ns (5.053%)  route 5.881ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.881     5.747    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  9.889    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.313ns (5.139%)  route 5.777ns (94.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.777     5.643    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.313ns (5.223%)  route 5.679ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.679     5.546    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 10.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.274ns (6.248%)  route 4.111ns (93.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.111     3.556    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.251ns (5.800%)  route 4.077ns (94.200%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.251    -0.580 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.077     3.496    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.070     3.389    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.251ns (5.724%)  route 4.134ns (94.276%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.134     3.555    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.068     3.392    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.251ns (5.701%)  route 4.151ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.151     3.573    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.070     3.390    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.148ns (5.126%)  route 2.739ns (94.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.739     2.232    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.027    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.314ns (6.949%)  route 4.204ns (93.051%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.314    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.204     3.689    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.128ns (4.414%)  route 2.772ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.772     2.244    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.164ns (5.551%)  route 2.790ns (94.449%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.790     2.299    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.148ns (5.098%)  route 2.755ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.755     2.247    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.164ns (5.529%)  route 2.802ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.802     2.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        8.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 0.361ns (4.747%)  route 7.244ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.361    -0.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           7.244     7.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.519    15.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.696    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.313ns (4.825%)  route 6.174ns (95.175%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.174     6.040    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.597ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.313ns (4.829%)  route 6.169ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.169     6.035    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  9.597    

Slack (MET) :             9.704ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.313ns (4.910%)  route 6.062ns (95.090%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 16.266 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.062     5.928    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.290    16.266    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.547    
                         clock uncertainty           -0.336    16.211    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.632    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.632    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  9.704    

Slack (MET) :             9.741ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 0.393ns (6.040%)  route 6.114ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.393    -0.054 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           6.114     6.060    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.414    15.801    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.801    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  9.741    

Slack (MET) :             9.791ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 0.313ns (4.975%)  route 5.979ns (95.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.979     5.845    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  9.791    

Slack (MET) :             9.804ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.313ns (4.988%)  route 5.962ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        3.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 16.267 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.962     5.828    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.291    16.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.548    
                         clock uncertainty           -0.336    16.212    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.633    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.633    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.889ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.313ns (5.053%)  route 5.881ns (94.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 16.270 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.881     5.747    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.294    16.270    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.551    
                         clock uncertainty           -0.336    16.215    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.636    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  9.889    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.313ns (5.139%)  route 5.777ns (94.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.777     5.643    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             10.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.313ns (5.223%)  route 5.679ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        3.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 16.273 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.403    -0.447    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.313    -0.134 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.679     5.546    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    12.879    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.065    12.944 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.961    14.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.976 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.296    16.273    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.281    16.554    
                         clock uncertainty           -0.336    16.218    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.579    15.639    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                 10.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.274ns (6.248%)  route 4.111ns (93.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.274    -0.555 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.111     3.556    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.251ns (5.800%)  route 4.077ns (94.200%))
  Logic Levels:           0  
  Clock Path Skew:        3.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.299    -0.831    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.251    -0.580 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.077     3.496    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.123    
                         clock uncertainty            0.336     3.459    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.070     3.389    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.251ns (5.724%)  route 4.134ns (94.276%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.134     3.555    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.068     3.392    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.251ns (5.701%)  route 4.151ns (94.299%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.251    -0.578 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.151     3.573    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.070     3.390    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.148ns (5.126%)  route 2.739ns (94.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.739     2.232    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.027    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.314ns (6.949%)  route 4.204ns (93.051%))
  Logic Levels:           0  
  Clock Path Skew:        3.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.301    -0.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.314    -0.515 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.204     3.689    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.281     3.124    
                         clock uncertainty            0.336     3.460    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.024     3.484    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.128ns (4.414%)  route 2.772ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.772     2.244    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.164ns (5.551%)  route 2.790ns (94.449%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.790     2.299    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.081    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.148ns (5.098%)  route 2.755ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.644    -0.656    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.148    -0.508 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.755     2.247    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.212    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.514     1.726    
                         clock uncertainty            0.336     2.062    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.028    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.164ns (5.529%)  route 2.802ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.647    -0.653    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.802     2.313    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.027    -0.787    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.734 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.271    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.300 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.214    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.514     1.728    
                         clock uncertainty            0.336     2.064    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.083    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.377    12.483    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.796    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.377    12.483    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.665    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.665    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.665    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.668    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.449    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.128    12.860    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.377    12.483    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.665    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.665    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.665    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
                         clock uncertainty            0.128    -0.519    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.668    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.125    12.864    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.453    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.260    

Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.125    12.864    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.453    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.260    

Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.125    12.864    
    SLICE_X157Y130       FDCE (Recov_fdce_C_CLR)     -0.411    12.453    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.260    

Slack (MET) :             12.294ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0_1 rise@13.468ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.313ns (48.261%)  route 0.336ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 12.633 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.313    -0.143 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.336     0.193    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    14.724 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    15.641    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680     9.960 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    11.266    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.338 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    12.633    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.356    12.988    
                         clock uncertainty           -0.125    12.864    
    SLICE_X157Y130       FDPE (Recov_fdpe_C_PRE)     -0.377    12.487    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 12.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDCE (Remov_fdce_C_CLR)     -0.146    -0.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.730%)  route 0.172ns (57.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y131       FDPE (Prop_fdpe_C_Q)         0.128    -0.532 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.360    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X157Y130       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X157Y130       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.257    -0.647    
    SLICE_X157Y130       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.796    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.436    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 0.097ns (2.491%)  route 3.798ns (97.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.456     3.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.097     3.553 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     3.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.303    -0.827    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 0.097ns (2.491%)  route 3.798ns (97.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.456     3.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.097     3.553 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     3.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.303    -0.827    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.000ns (0.000%)  route 2.533ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.533     2.533    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    -0.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.000ns (0.000%)  route 1.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.402     1.402    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.045ns (2.128%)  route 2.070ns (97.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.904     1.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.949 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.115    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.045ns (2.128%)  route 2.070ns (97.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.904     1.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.949 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.115    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 0.097ns (2.491%)  route 3.798ns (97.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.456     3.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.097     3.553 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     3.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.303    -0.827    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 0.097ns (2.491%)  route 3.798ns (97.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.456     3.456    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.097     3.553 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.342     3.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.303    -0.827    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.533ns  (logic 0.000ns (0.000%)  route 2.533ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.533     2.533    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.295    -0.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.000ns (0.000%)  route 1.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.402     1.402    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.910    -0.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X156Y130       FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.045ns (2.128%)  route 2.070ns (97.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.904     1.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.949 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.115    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.045ns (2.128%)  route 2.070ns (97.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.904     1.904    rgb2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X163Y139       LUT1 (Prop_lut1_I0_O)        0.045     1.949 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.166     2.115    rgb2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X163Y139       FDPE                                         f  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.919    -0.895    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.361ns (45.172%)  route 0.438ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.394    -0.456    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.361    -0.095 f  reset_reg/Q
                         net (fo=5, routed)           0.438     0.343    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.554%)  route 0.226ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.640    -0.660    PixelClk
    SLICE_X158Y131       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.512 f  reset_reg/Q
                         net (fo=5, routed)           0.226    -0.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X157Y131       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X157Y131       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)    6.734     6.734 f  
    R4                                                0.000     6.734 f  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     8.057 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     9.031    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593     3.439 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     4.809    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     4.885 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648     6.533    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     6.602 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.011     6.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.065    -0.524 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.010    -0.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      6.734     6.734 f  
    R4                                                0.000     6.734 f  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     8.057 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     9.031    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593     3.439 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     4.809    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076     4.885 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648     6.533    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     6.602 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.011     6.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.541    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.065    -0.524 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.010    -0.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.917ns  (logic 1.916ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.521     5.321 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.321    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.915ns  (logic 1.914ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.519     5.320 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.320    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.916ns  (logic 1.915ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     1.520     5.320 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.320    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.914ns  (logic 1.913ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     1.518     5.319 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.319    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.904ns  (logic 1.903ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    1.508     5.313 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.313    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 1.902ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     1.507     5.312 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.312    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.888ns  (logic 1.887ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    1.492     5.300 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.300    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.887ns  (logic 1.886ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     1.491     5.299 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.299    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     2.087 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.087    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     2.088 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.088    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     2.101 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.101    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     2.102 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.102    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     2.110 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.110    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     2.111 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.111    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     2.112 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.112    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     2.113 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.113    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.917ns  (logic 1.916ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.521     5.321 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.321    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.915ns  (logic 1.914ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.519     5.320 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.320    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.916ns  (logic 1.915ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.396     3.404    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.799 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.800    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     1.520     5.320 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.320    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.914ns  (logic 1.913ns (99.948%)  route 0.001ns (0.052%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.397     3.405    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.800 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.801    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     1.518     5.319 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.319    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.904ns  (logic 1.903ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    1.508     5.313 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.313    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 1.902ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.401     3.409    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.804 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.805    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     1.507     5.312 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.312    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.888ns  (logic 1.887ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    1.492     5.300 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     5.300    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.887ns  (logic 1.886ns (99.947%)  route 0.001ns (0.053%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.648    -0.201    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069    -0.132 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           2.064     1.932    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.008 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.404     3.412    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.395     3.807 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     3.808    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     1.491     5.299 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     5.299    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     2.087 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.087    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.640     1.093    rgb2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.270 r  rgb2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.271    rgb2dvi/U0/ClockSerializer/sDataOut
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     2.088 r  rgb2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.088    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     2.101 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.101    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.638     1.091    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.268 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.269    rgb2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     2.102 r  rgb2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.102    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     2.110 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.110    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     2.111 r  rgb2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.111    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     2.112 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.112    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.750    -0.550    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.927     0.427    rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.453 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.636     1.089    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.266 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.267    rgb2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     2.113 r  rgb2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.113    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 0.076ns (2.691%)  route 2.749ns (97.309%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    R4                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323    21.323 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    22.297    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.593    16.705 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.370    18.075    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076    18.151 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.378    19.529    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 0.072ns (2.706%)  route 2.588ns (97.294%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.283    -0.847    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 0.076ns (2.691%)  route 2.749ns (97.309%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    R4                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323    21.323 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    22.297    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.593    16.705 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.370    18.075    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076    18.151 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.378    19.529    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 0.072ns (2.706%)  route 2.588ns (97.294%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.283    -0.847    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 0.914ns (30.719%)  route 2.061ns (69.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           1.721     2.538    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.097     2.635 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.340     2.975    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.171ns (13.478%)  route 1.097ns (86.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           0.932     1.058    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.045     1.103 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.165     1.268    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 0.914ns (30.719%)  route 2.061ns (69.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           1.721     2.538    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.097     2.635 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.340     2.975    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     2.173    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    -3.508 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    -2.202    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    -2.130 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         1.296    -0.834    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn
                            (input port)
  Destination:            res_d2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.171ns (13.478%)  route 1.097ns (86.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  cpu_resetn (IN)
                         net (fo=0)                   0.000     0.000    cpu_resetn
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  cpu_resetn_IBUF_inst/O
                         net (fo=2, routed)           0.932     1.058    cpu_resetn_IBUF
    SLICE_X158Y131       LUT1 (Prop_lut1_I0_O)        0.045     1.103 r  clk_wiz_i_1/O
                         net (fo=1, routed)           0.165     1.268    clk_wiz_i_1_n_0
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=257, routed)         0.911    -0.903    PixelClk
    SLICE_X158Y131       SRL16E                                       r  res_d2_reg_srl2/CLK





