from litex_rs_ips.axi_multi_ram.core_ram import axi_ram_1
from litex_rs_ips.axi_multi_ram.core_ram import axi_ram_2
