
# Efinity Interface Configuration
# Version: 2022.2.322
# Date: 2023-05-14 14:39

# Copyright (C) 2017 - 2022 Efinix Inc. All rights reserved.

# [required | optional] (input|output|clkout), x, y, z, __bypass__|[~|!]<clock>, [[~|!]<pin_name>] | __vcc__ | __gnd__
clkout, 4, 0, -1, tx_fastclk
clkout, 76, 0, -1, tx_fastclk
clkout, 5, 0, -1, tx_slowclk
clkout, 77, 0, -1, tx_slowclk
output, 75, 0, 0, __bypass__, __gnd__
output, 74, 0, 0, __bypass__, __vcc__
output, 160, 167, 0, __bypass__, gpo_pins[0]
output, 160, 142, 0, __bypass__, gpo_pins[1]
output, 160, 132, 0, __bypass__, gpo_pins[2]
output, 160, 107, 0, __bypass__, gpo_pins[3]
output, 160, 102, 0, __bypass__, gpo_pins[4]
output, 160, 94, 2, __bypass__, gpo_pins[5]
output, 160, 27, 0, __bypass__, gpo_pins[6]
optional input, 160, 9, 3, __bypass__, INPUT_CLK
output, 160, 184, 2, __bypass__, led0
output, 160, 182, 0, __bypass__, led1
output, 2, 0, 0, __bypass__, lvds_tx_inst1_DATA[0]
output, 3, 0, 0, __bypass__, lvds_tx_inst1_DATA[1]
output, 160, 14, 2, __bypass__, MISO
input, 160, 7, 1, __bypass__, MOSI
input, 160, 118, 1, __bypass__, pll_clk
input, 0, 17, 1, __bypass__, reset_n
input, 160, 12, 1, __bypass__, SCLK
input, 160, 17, 1, __bypass__, SSB
input, 160, 119, 1, __bypass__, tx_fastclk
input, 160, 120, 1, __bypass__, tx_slowclk
