
*** Running vivado
    with args -log design_fpga_IMU_v3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_fpga_IMU_v3_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_fpga_IMU_v3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
Command: synth_design -top design_fpga_IMU_v3_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.613 ; gain = 52.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_fpga_IMU_v3_0_0' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_IMU_v3_0_0/synth/design_fpga_IMU_v3_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'IMU_v3_v1_0' declared at 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0.vhd:5' bound to instance 'U0' of component 'IMU_v3_v1_0' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_IMU_v3_0_0/synth/design_fpga_IMU_v3_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'IMU_v3_v1_0' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'IMU_v3_v1_0_S00_AXI' declared at 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0_S00_AXI.vhd:8' bound to instance 'IMU_v3_v1_0_S00_AXI_inst' of component 'IMU_v3_v1_0_S00_AXI' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'IMU_v3_v1_0_S00_AXI' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0_S00_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'IMU_AXI' declared at 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IMU_AXI.vhd:37' bound to instance 'IMU' of component 'IMU_AXI' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0_S00_AXI.vhd:528]
INFO: [Synth 8-638] synthesizing module 'IMU_AXI' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IMU_AXI.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'IMU_AXI' (1#1) [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IMU_AXI.vhd:54]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'I2C_master' declared at 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/I2C_master.vhd:34' bound to instance 'I2C' of component 'I2C_master' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0_S00_AXI.vhd:544]
INFO: [Synth 8-638] synthesizing module 'I2C_master' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/I2C_master.vhd:56]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_master' (2#1) [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/I2C_master.vhd:56]
INFO: [Synth 8-3491] module 'IO_buffer' declared at 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IO_buffer.vhd:37' bound to instance 'BUFF1' of component 'IO_buffer' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0_S00_AXI.vhd:562]
INFO: [Synth 8-638] synthesizing module 'IO_buffer' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IO_buffer.vhd:45]
	Parameter DRIVE bound to: 8 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst' to cell 'IOBUF' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IO_buffer.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'IO_buffer' (3#1) [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IO_buffer.vhd:45]
INFO: [Synth 8-3491] module 'IO_buffer' declared at 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/src/IO_buffer.vhd:37' bound to instance 'BUFF2' of component 'IO_buffer' [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0_S00_AXI.vhd:568]
INFO: [Synth 8-256] done synthesizing module 'IMU_v3_v1_0_S00_AXI' (4#1) [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'IMU_v3_v1_0' (5#1) [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ipshared/3fcb/hdl/IMU_v3_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_fpga_IMU_v3_0_0' (6#1) [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_IMU_v3_0_0/synth/design_fpga_IMU_v3_0_0.vhd:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.309 ; gain = 119.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.309 ; gain = 119.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.309 ; gain = 119.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1246.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1348.242 ; gain = 0.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'IMU_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 init_ra |                              001 |                              001
               init_data |                              010 |                              010
               wait_data |                              011 |                              011
                 read_ra |                              100 |                              100
               read_data |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'IMU_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 2     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   8 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   6 Input    3 Bit        Muxes := 1     
	  22 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 53    
	   6 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 6     
	  11 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.242 ; gain = 221.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.176 ; gain = 226.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.176 ; gain = 226.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.176 ; gain = 226.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.176 ; gain = 226.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.176 ; gain = 226.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.176 ; gain = 226.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    45|
|3     |LUT3  |    34|
|4     |LUT4  |    12|
|5     |LUT5  |    26|
|6     |LUT6  |   175|
|7     |FDCE  |    91|
|8     |FDPE  |     5|
|9     |FDRE  |   175|
|10    |FDSE  |     5|
|11    |IOBUF |     2|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.176 ; gain = 226.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1353.176 ; gain = 124.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1353.176 ; gain = 226.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1353.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1370.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1370.391 ; gain = 243.801
INFO: [Common 17-1381] The checkpoint 'D:/Projet_range/project/project.runs/design_fpga_IMU_v3_0_0_synth_1/design_fpga_IMU_v3_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_fpga_IMU_v3_0_0, cache-ID = 08cbf7f13f6467b9
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Projet_range/project/project.runs/design_fpga_IMU_v3_0_0_synth_1/design_fpga_IMU_v3_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_fpga_IMU_v3_0_0_utilization_synth.rpt -pb design_fpga_IMU_v3_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  8 14:32:11 2022...
