Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 752834b69b584368928f161b5e528109 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_TB_behav xil_defaultlib.conv_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [C:/Users/husain/Documents/GitHub/CIFAR10_CNN/week_03/week_03.srcs/sim_1/new/conv_TB.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.conv_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_TB_behav
