# ğŸ® 3D Shapes Renderer using Verilog

> **Want to generate shapes like squares, circles, or even 3D cubes using only Verilog?** This project brings geometric imagination to life by creating shapes directly on a display â€” all powered by a custom-designed GPU architecture in RTL!

---

## ğŸ§  Overview

This repository is a complete RTL-based 2D/3D shape renderer built in Verilog. It simulates how graphical processing works from the ground up â€” without using any external graphics engine.

Using modules like a framebuffer, processor core, shape logic, and a horizontal/vertical sync generator, you can display shapes such as:

-  **SQUARE**
-  **TRIANGLE**
-  **CIRCLE**
-  **CUBE**
-  **CUBOID**
-  **PRISM**

This project simulates pixel-level drawing using memory-mapped processing â€” and outputs `.bmp` images as the final result.

---

## ğŸ› ï¸ How It Works

### ğŸ§  `core`
Contains the brain of the rendering system â€” including memory management, GPU logic, processor, and framebuffer.

### ğŸŒ€ `sync`
Handles VGA timing via horizontal and vertical sync generation.

### ğŸ¨ `shapes`
Each folder corresponds to a unique shape drawing logic and instruction.

### ğŸ–¼ï¸ `IMAGES`
Stores rendered BMP outputs for visual verification.

---

ğŸ§  What Youâ€™ll Learn
- How to build a minimal GPU architecture
- Framebuffer handling in Verilog
- VGA timing and rendering logic
- How raster images are formed at hardware level
- Instruction-based shape rendering with memory-mapped architecture

## ğŸ–¼ï¸ Output Gallery

Below are examples of what this engine can generate (located in the `IMAGES/` folder):

| Shape    | Preview                        |
|----------|--------------------------------|
| Square   | ![](./IMAGES/SQUARE.bmp)       |
| Triangle | ![](./IMAGES/triangle.bmp)     |
| Circle   | ![](./IMAGES/circle.bmp)       |
| Cube     | ![](./IMAGES/cube.bmp)         |
| Cuboid   | ![](./IMAGES/cuboid.bmp)       |
| Prism    | ![](./IMAGES/prism.bmp)        |

---

## ğŸš€ Getting Started

### ğŸ§° Requirements

- ğŸ§ Linux or WSL (Windows Subsystem for Linux)
- ğŸ“¦ [Verilator](https://verilator.org/)
- ğŸ’» C++ compiler (like `g++`)

### âš™ï¸ Compilation (Using Makefile)

To compile and run the simulation:

```bash
make           # Builds the project using Verilator
./sim          # Runs the simulation
make clean
```

## âœï¸ Author
- Developed by Hilay Patel
- ğŸ“ Electrical Engineering | ğŸ« IIT Tirupati
- ğŸ“¬ For queries, open an issue or discussion on the repo!
