INFO: [VRFC 10-163] Analyzing VHDL file "C:/Master/FPGA/ejercicios/EC32/SRC/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
