{"Source Block": ["hdl/library/xilinx/common/ad_serdes_out.v@84:94@HdlStmAssign", "  wire    [(DATA_WIDTH-1):0]  data_t;\n  wire    buffer_disable;\n\n  assign data_out_se =  data_out_s;\n\n  assign buffer_disable = ~data_oe;\n  // instantiations\n\n  genvar l_inst;\n  generate\n  for (l_inst = 0; l_inst <= (DATA_WIDTH-1); l_inst = l_inst + 1) begin: g_data\n"], "Clone Blocks": [["hdl/library/xilinx/common/ad_serdes_out.v@87:97", "  assign data_out_se =  data_out_s;\n\n  assign buffer_disable = ~data_oe;\n  // instantiations\n\n  genvar l_inst;\n  generate\n  for (l_inst = 0; l_inst <= (DATA_WIDTH-1); l_inst = l_inst + 1) begin: g_data\n\n    if (FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n      OSERDESE2  #(\n"]], "Diff Content": {"Delete": [], "Add": [[89, "  reg [6:0] serdes_rst_seq;\n"], [89, "  wire      serdes_rst     = serdes_rst_seq [6];\n"], [89, "  always @ (posedge div_clk)\n"], [89, "  begin\n"], [89, "      if   (rst) serdes_rst_seq [6:0] <= 7'b0001110;\n"], [89, "      else       serdes_rst_seq [6:0] <= {serdes_rst_seq [5:0], 1'b0};\n"], [89, "  end\n"]]}}