============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  02:56:32 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3126 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=    3892                  
      Launch Clock:-       0                  
         Data Path:-     766                  
             Slack:=    3126                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                        -       -      R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[1]/Q                         -       CK->Q  R     DFFRHQX1LVT      7 10.8    54    61      61    (-,-) 
  g1385__6260/Y                          -       B->Y   F     NAND2BX1LVT      2  3.2    35    28      88    (-,-) 
  g1359__2398/Y                          -       B->Y   R     NOR2X1LVT        2  4.3    45    31     120    (-,-) 
  sub_103_37_Y_add_102_37_g1625/Y        -       A->Y   F     INVX1LVT        16 23.0   104    63     183    (-,-) 
  sub_103_37_Y_add_102_37_g1616__1881/Y  -       B->Y   F     XNOR2X1LVT       1  2.4    14    34     216    (-,-) 
  sub_103_37_Y_add_102_37_g1607__6783/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    31     248    (-,-) 
  sub_103_37_Y_add_102_37_g1606__5526/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     280    (-,-) 
  sub_103_37_Y_add_102_37_g1605__8428/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     311    (-,-) 
  sub_103_37_Y_add_102_37_g1604__4319/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     343    (-,-) 
  sub_103_37_Y_add_102_37_g1603__6260/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     374    (-,-) 
  sub_103_37_Y_add_102_37_g1602__5107/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     406    (-,-) 
  sub_103_37_Y_add_102_37_g1601__2398/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     438    (-,-) 
  sub_103_37_Y_add_102_37_g1600__5477/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     469    (-,-) 
  sub_103_37_Y_add_102_37_g1599__6417/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     501    (-,-) 
  sub_103_37_Y_add_102_37_g1598__7410/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     532    (-,-) 
  sub_103_37_Y_add_102_37_g1597__1666/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     564    (-,-) 
  sub_103_37_Y_add_102_37_g1596__2346/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     596    (-,-) 
  sub_103_37_Y_add_102_37_g1595__2883/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     627    (-,-) 
  sub_103_37_Y_add_102_37_g1594__9945/CO -       CI->CO F     ADDFX1LVT        1  2.4    15    32     659    (-,-) 
  sub_103_37_Y_add_102_37_g1593__9315/CO -       CI->CO F     ADDFX1LVT        1  2.2    14    31     690    (-,-) 
  sub_103_37_Y_add_102_37_g1592__6161/Y  -       B->Y   F     XNOR2X1LVT       1  2.2    12    24     713    (-,-) 
  g3210__8246/Y                          -       A1->Y  R     AOI22X1LVT       1  2.1    43    22     735    (-,-) 
  g3183__1881/Y                          -       C0->Y  F     OAI211X1LVT      1  2.0    38    31     766    (-,-) 
  out_q_reg[15]/D                        <<<     -      F     DFFRHQX1LVT      1    -     -     0     766    (-,-) 
#------------------------------------------------------------------------------------------------------------------

