

================================================================
== Vitis HLS Report for 'compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2'
================================================================
* Date:           Mon May 12 21:45:31 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.463 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_2  |        ?|        ?|        38|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      110|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|     2283|     1780|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      115|    -|
|Register             |        -|     -|      263|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     2546|     2069|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_32ns_34ns_39_1_1_U13   |mul_32ns_34ns_39_1_1   |        0|   3|     0|    22|    0|
    |mux_42_32_1_1_U14          |mux_42_32_1_1          |        0|   0|     0|    20|    0|
    |urem_32ns_6ns_32_36_1_U12  |urem_32ns_6ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   3|  2283|  1780|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_187_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln32_fu_272_p2   |         +|   0|  0|  39|          32|           1|
    |icmp_ln25_fu_181_p2  |      icmp|   0|  0|  20|          32|          32|
    |or_ln28_fu_201_p2    |        or|   0|  0|  11|          11|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 110|         107|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                     |   9|          2|   31|         62|
    |i_fu_64                                  |   9|          2|   31|         62|
    |neightbor_table_offsets_temp_1_address0  |  14|          3|    5|         15|
    |neightbor_table_offsets_temp_2_address0  |  14|          3|    5|         15|
    |neightbor_table_offsets_temp_3_address0  |  14|          3|    5|         15|
    |neightbor_table_offsets_temp_address0    |  14|          3|    5|         15|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 115|         25|   86|        193|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   2|   0|    2|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg             |   1|   0|    1|          0|
    |dest_reg_303                                 |  32|   0|   32|          0|
    |i_fu_64                                      |  31|   0|   31|          0|
    |icmp_ln25_reg_289                            |   1|   0|    1|          0|
    |neightbor_table_offsets_temp_1_addr_reg_324  |   5|   0|    5|          0|
    |neightbor_table_offsets_temp_2_addr_reg_329  |   5|   0|    5|          0|
    |neightbor_table_offsets_temp_3_addr_reg_334  |   5|   0|    5|          0|
    |neightbor_table_offsets_temp_addr_reg_319    |   5|   0|    5|          0|
    |tmp_1_reg_293                                |  10|   0|   11|          1|
    |trunc_ln1_reg_309                            |   2|   0|    2|          0|
    |tmp_1_reg_293                                |  64|  32|   11|          1|
    |trunc_ln1_reg_309                            |  64|  32|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 263|  64|  149|          2|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2|  return value|
|num_edges                                |   in|   32|     ap_none|                                         num_edges|        scalar|
|edge_list_address0                       |  out|   11|   ap_memory|                                         edge_list|         array|
|edge_list_ce0                            |  out|    1|   ap_memory|                                         edge_list|         array|
|edge_list_q0                             |   in|   32|   ap_memory|                                         edge_list|         array|
|edge_list_address1                       |  out|   11|   ap_memory|                                         edge_list|         array|
|edge_list_ce1                            |  out|    1|   ap_memory|                                         edge_list|         array|
|edge_list_q1                             |   in|   32|   ap_memory|                                         edge_list|         array|
|neightbor_table_offsets_temp_address0    |  out|    5|   ap_memory|                      neightbor_table_offsets_temp|         array|
|neightbor_table_offsets_temp_ce0         |  out|    1|   ap_memory|                      neightbor_table_offsets_temp|         array|
|neightbor_table_offsets_temp_we0         |  out|    1|   ap_memory|                      neightbor_table_offsets_temp|         array|
|neightbor_table_offsets_temp_d0          |  out|   32|   ap_memory|                      neightbor_table_offsets_temp|         array|
|neightbor_table_offsets_temp_q0          |   in|   32|   ap_memory|                      neightbor_table_offsets_temp|         array|
|neightbor_table_offsets_temp_1_address0  |  out|    5|   ap_memory|                    neightbor_table_offsets_temp_1|         array|
|neightbor_table_offsets_temp_1_ce0       |  out|    1|   ap_memory|                    neightbor_table_offsets_temp_1|         array|
|neightbor_table_offsets_temp_1_we0       |  out|    1|   ap_memory|                    neightbor_table_offsets_temp_1|         array|
|neightbor_table_offsets_temp_1_d0        |  out|   32|   ap_memory|                    neightbor_table_offsets_temp_1|         array|
|neightbor_table_offsets_temp_1_q0        |   in|   32|   ap_memory|                    neightbor_table_offsets_temp_1|         array|
|neightbor_table_offsets_temp_2_address0  |  out|    5|   ap_memory|                    neightbor_table_offsets_temp_2|         array|
|neightbor_table_offsets_temp_2_ce0       |  out|    1|   ap_memory|                    neightbor_table_offsets_temp_2|         array|
|neightbor_table_offsets_temp_2_we0       |  out|    1|   ap_memory|                    neightbor_table_offsets_temp_2|         array|
|neightbor_table_offsets_temp_2_d0        |  out|   32|   ap_memory|                    neightbor_table_offsets_temp_2|         array|
|neightbor_table_offsets_temp_2_q0        |   in|   32|   ap_memory|                    neightbor_table_offsets_temp_2|         array|
|neightbor_table_offsets_temp_3_address0  |  out|    5|   ap_memory|                    neightbor_table_offsets_temp_3|         array|
|neightbor_table_offsets_temp_3_ce0       |  out|    1|   ap_memory|                    neightbor_table_offsets_temp_3|         array|
|neightbor_table_offsets_temp_3_we0       |  out|    1|   ap_memory|                    neightbor_table_offsets_temp_3|         array|
|neightbor_table_offsets_temp_3_d0        |  out|   32|   ap_memory|                    neightbor_table_offsets_temp_3|         array|
|neightbor_table_offsets_temp_3_q0        |   in|   32|   ap_memory|                    neightbor_table_offsets_temp_3|         array|
|neighbor_table_address0                  |  out|   10|   ap_memory|                                    neighbor_table|         array|
|neighbor_table_ce0                       |  out|    1|   ap_memory|                                    neighbor_table|         array|
|neighbor_table_we0                       |  out|    1|   ap_memory|                                    neighbor_table|         array|
|neighbor_table_d0                        |  out|   32|   ap_memory|                                    neighbor_table|         array|
+-----------------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 2, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 41 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %edge_list, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%num_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_edges"   --->   Operation 44 'read' 'num_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 47 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 48 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 49 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_slt  i32 %zext_ln25, i32 %num_edges_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 50 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln25 = add i31 %i_1, i31 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 51 'add' 'add_ln25' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.end30.loopexit.exitStub, void %for.inc28.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 52 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln25, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln28 = or i11 %tmp_1, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 54 'or' 'or_ln28' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %or_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 55 'zext' 'zext_ln28' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 56 'getelementptr' 'edge_list_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 57 'load' 'dest' <Predicate = (icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln25 = store i31 %add_ln25, i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 58 'store' 'store_ln25' <Predicate = (icmp_ln25)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 59 'br' 'br_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.36>
ST_2 : Operation 60 [1/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 60 'load' 'dest' <Predicate = (icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 61 [36/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 61 'urem' 'urem_ln30' <Predicate = (icmp_ln25)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %dest" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 62 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.12ns)   --->   "%mul_ln30 = mul i39 %zext_ln30_1, i39 5497558139" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 63 'mul' 'mul_ln30' <Predicate = true> <Delay = 3.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [35/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 64 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i39.i32.i32, i39 %mul_ln30, i32 37, i32 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 65 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.34ns)   --->   "%switch_ln32 = switch i2 %trunc_ln1, void %arrayidx22.case.3, i2 0, void %arrayidx22.case.0, i2 1, void %arrayidx22.case.1, i2 2, void %arrayidx22.case.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 66 'switch' 'switch_ln32' <Predicate = true> <Delay = 0.34>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 67 [34/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 67 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 68 [33/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 68 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 69 [32/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 69 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 70 [31/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 70 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 71 [30/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 71 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 72 [29/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 72 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 73 [28/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 73 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 74 [27/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 74 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 75 [26/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 75 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 76 [25/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 76 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 77 [24/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 77 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 78 [23/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 78 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 79 [22/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 79 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 80 [21/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 80 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 81 [20/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 81 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 82 [19/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 82 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 83 [18/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 83 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 84 [17/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 84 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 85 [16/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 85 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 86 [15/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 86 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 87 [14/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 87 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 88 [13/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 88 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 89 [12/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 89 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 90 [11/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 90 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 91 [10/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 91 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 92 [9/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 92 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 93 [8/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 93 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 94 [7/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 94 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 95 [6/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 95 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 96 [5/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 96 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 97 [4/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 97 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 98 [3/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 98 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.16>
ST_36 : Operation 99 [2/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 99 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.86>
ST_37 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 100 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 101 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 101 'getelementptr' 'edge_list_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 102 [2/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 102 'load' 'source' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_37 : Operation 103 [1/36] (1.16ns)   --->   "%urem_ln30 = urem i32 %dest, i32 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 103 'urem' 'urem_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %urem_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 104 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 105 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 105 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 106 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_1_addr = getelementptr i32 %neightbor_table_offsets_temp_1, i64 0, i64 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 106 'getelementptr' 'neightbor_table_offsets_temp_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 107 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_2_addr = getelementptr i32 %neightbor_table_offsets_temp_2, i64 0, i64 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 107 'getelementptr' 'neightbor_table_offsets_temp_2_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 108 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_3_addr = getelementptr i32 %neightbor_table_offsets_temp_3, i64 0, i64 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 108 'getelementptr' 'neightbor_table_offsets_temp_3_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 109 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_load = load i5 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 109 'load' 'neightbor_table_offsets_temp_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_37 : Operation 110 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_1_load = load i5 %neightbor_table_offsets_temp_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 110 'load' 'neightbor_table_offsets_temp_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_37 : Operation 111 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_2_load = load i5 %neightbor_table_offsets_temp_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 111 'load' 'neightbor_table_offsets_temp_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_37 : Operation 112 [2/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_3_load = load i5 %neightbor_table_offsets_temp_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 112 'load' 'neightbor_table_offsets_temp_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 38 <SV = 37> <Delay = 2.73>
ST_38 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:26]   --->   Operation 113 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:25]   --->   Operation 114 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 115 [1/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 115 'load' 'source' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_38 : Operation 116 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_load = load i5 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 116 'load' 'neightbor_table_offsets_temp_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 117 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_1_load = load i5 %neightbor_table_offsets_temp_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 117 'load' 'neightbor_table_offsets_temp_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 118 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_2_load = load i5 %neightbor_table_offsets_temp_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 118 'load' 'neightbor_table_offsets_temp_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 119 [1/2] (0.69ns)   --->   "%neightbor_table_offsets_temp_3_load = load i5 %neightbor_table_offsets_temp_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 119 'load' 'neightbor_table_offsets_temp_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 120 [1/1] (0.45ns)   --->   "%offset = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %neightbor_table_offsets_temp_load, i32 %neightbor_table_offsets_temp_1_load, i32 %neightbor_table_offsets_temp_2_load, i32 %neightbor_table_offsets_temp_3_load, i2 %trunc_ln1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 120 'mux' 'offset' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %offset" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 121 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 122 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 122 'getelementptr' 'neighbor_table_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 123 [1/1] (1.20ns)   --->   "%store_ln31 = store i32 %source, i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:31]   --->   Operation 123 'store' 'store_ln31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_38 : Operation 124 [1/1] (0.88ns)   --->   "%add_ln32 = add i32 %offset, i32 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 124 'add' 'add_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 125 'store' 'store_ln32' <Predicate = (trunc_ln1 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 126 'br' 'br_ln32' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_38 : Operation 127 [1/1] (0.69ns)   --->   "%store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 127 'store' 'store_ln32' <Predicate = (trunc_ln1 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 128 'br' 'br_ln32' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_38 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 129 'store' 'store_ln32' <Predicate = (trunc_ln1 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 130 'br' 'br_ln32' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_38 : Operation 131 [1/1] (0.69ns)   --->   "%store_ln32 = store i32 %add_ln32, i5 %neightbor_table_offsets_temp_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 131 'store' 'store_ln32' <Predicate = (trunc_ln1 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_38 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx22.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 132 'br' 'br_ln32' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ neightbor_table_offsets_temp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ neighbor_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                   (alloca        ) [ 010000000000000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 000000000000000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 000000000000000000000000000000000000000]
num_edges_read                      (read          ) [ 000000000000000000000000000000000000000]
store_ln0                           (store         ) [ 000000000000000000000000000000000000000]
br_ln0                              (br            ) [ 000000000000000000000000000000000000000]
i_1                                 (load          ) [ 000000000000000000000000000000000000000]
trunc_ln25                          (trunc         ) [ 000000000000000000000000000000000000000]
zext_ln25                           (zext          ) [ 000000000000000000000000000000000000000]
icmp_ln25                           (icmp          ) [ 011111111111111111111111111111111111100]
add_ln25                            (add           ) [ 000000000000000000000000000000000000000]
br_ln25                             (br            ) [ 000000000000000000000000000000000000000]
tmp_1                               (bitconcatenate) [ 011111111111111111111111111111111111110]
or_ln28                             (or            ) [ 000000000000000000000000000000000000000]
zext_ln28                           (zext          ) [ 000000000000000000000000000000000000000]
edge_list_addr_1                    (getelementptr ) [ 001000000000000000000000000000000000000]
store_ln25                          (store         ) [ 000000000000000000000000000000000000000]
br_ln25                             (br            ) [ 000000000000000000000000000000000000000]
dest                                (load          ) [ 011111111111111111111111111111111111110]
zext_ln30_1                         (zext          ) [ 000000000000000000000000000000000000000]
mul_ln30                            (mul           ) [ 000000000000000000000000000000000000000]
trunc_ln1                           (partselect    ) [ 011011111111111111111111111111111111111]
switch_ln32                         (switch        ) [ 000000000000000000000000000000000000000]
zext_ln27                           (zext          ) [ 000000000000000000000000000000000000000]
edge_list_addr                      (getelementptr ) [ 001000000000000000000000000000000000001]
urem_ln30                           (urem          ) [ 000000000000000000000000000000000000000]
zext_ln30                           (zext          ) [ 000000000000000000000000000000000000000]
neightbor_table_offsets_temp_addr   (getelementptr ) [ 001000000000000000000000000000000000001]
neightbor_table_offsets_temp_1_addr (getelementptr ) [ 001000000000000000000000000000000000001]
neightbor_table_offsets_temp_2_addr (getelementptr ) [ 001000000000000000000000000000000000001]
neightbor_table_offsets_temp_3_addr (getelementptr ) [ 001000000000000000000000000000000000001]
specpipeline_ln26                   (specpipeline  ) [ 000000000000000000000000000000000000000]
specloopname_ln25                   (specloopname  ) [ 000000000000000000000000000000000000000]
source                              (load          ) [ 000000000000000000000000000000000000000]
neightbor_table_offsets_temp_load   (load          ) [ 000000000000000000000000000000000000000]
neightbor_table_offsets_temp_1_load (load          ) [ 000000000000000000000000000000000000000]
neightbor_table_offsets_temp_2_load (load          ) [ 000000000000000000000000000000000000000]
neightbor_table_offsets_temp_3_load (load          ) [ 000000000000000000000000000000000000000]
offset                              (mux           ) [ 000000000000000000000000000000000000000]
zext_ln31                           (zext          ) [ 000000000000000000000000000000000000000]
neighbor_table_addr                 (getelementptr ) [ 000000000000000000000000000000000000000]
store_ln31                          (store         ) [ 000000000000000000000000000000000000000]
add_ln32                            (add           ) [ 000000000000000000000000000000000000000]
store_ln32                          (store         ) [ 000000000000000000000000000000000000000]
br_ln32                             (br            ) [ 000000000000000000000000000000000000000]
store_ln32                          (store         ) [ 000000000000000000000000000000000000000]
br_ln32                             (br            ) [ 000000000000000000000000000000000000000]
store_ln32                          (store         ) [ 000000000000000000000000000000000000000]
br_ln32                             (br            ) [ 000000000000000000000000000000000000000]
store_ln32                          (store         ) [ 000000000000000000000000000000000000000]
br_ln32                             (br            ) [ 000000000000000000000000000000000000000]
ret_ln0                             (ret           ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_edges">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_edges"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="neightbor_table_offsets_temp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="neightbor_table_offsets_temp_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="neightbor_table_offsets_temp_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="neightbor_table_offsets_temp_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neightbor_table_offsets_temp_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="neighbor_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_table"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="num_edges_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_edges_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="edge_list_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="11" slack="0"/>
<pin id="78" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr_1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="11" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="89" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dest/1 source/37 "/>
</bind>
</comp>

<comp id="91" class="1004" name="edge_list_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_list_addr/37 "/>
</bind>
</comp>

<comp id="99" class="1004" name="neightbor_table_offsets_temp_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_addr/37 "/>
</bind>
</comp>

<comp id="106" class="1004" name="neightbor_table_offsets_temp_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_1_addr/37 "/>
</bind>
</comp>

<comp id="113" class="1004" name="neightbor_table_offsets_temp_2_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_2_addr/37 "/>
</bind>
</comp>

<comp id="120" class="1004" name="neightbor_table_offsets_temp_3_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neightbor_table_offsets_temp_3_addr/37 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="neightbor_table_offsets_temp_load/37 store_ln32/38 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="neightbor_table_offsets_temp_1_load/37 store_ln32/38 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="neightbor_table_offsets_temp_2_load/37 store_ln32/38 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="neightbor_table_offsets_temp_3_load/37 store_ln32/38 "/>
</bind>
</comp>

<comp id="151" class="1004" name="neighbor_table_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="neighbor_table_addr/38 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln31_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/38 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="31" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln25_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln25_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln25_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln25_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="or_ln28_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="11" slack="0"/>
<pin id="204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln28_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln25_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="31" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln30/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln30_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln30_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="34" slack="0"/>
<pin id="229" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="39" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="0" index="3" bw="7" slack="0"/>
<pin id="237" dir="1" index="4" bw="2" slack="35"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln27_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="36"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/37 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln30_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/37 "/>
</bind>
</comp>

<comp id="254" class="1004" name="offset_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="32" slack="0"/>
<pin id="260" dir="0" index="5" bw="2" slack="35"/>
<pin id="261" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="offset/38 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln31_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/38 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln32_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/38 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln25_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="36"/>
<pin id="295" dir="1" index="1" bw="11" slack="36"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="edge_list_addr_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="1"/>
<pin id="300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr_1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="dest_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dest "/>
</bind>
</comp>

<comp id="309" class="1005" name="trunc_ln1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="35"/>
<pin id="311" dir="1" index="1" bw="2" slack="35"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="edge_list_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="1"/>
<pin id="316" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="neightbor_table_offsets_temp_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="neightbor_table_offsets_temp_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="neightbor_table_offsets_temp_1_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="neightbor_table_offsets_temp_1_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="neightbor_table_offsets_temp_2_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="1"/>
<pin id="331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="neightbor_table_offsets_temp_2_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="neightbor_table_offsets_temp_3_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="1"/>
<pin id="336" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="neightbor_table_offsets_temp_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="74" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="99" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="106" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="113" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="120" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="81" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="68" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="170" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="173" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="216"><net_src comp="187" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="81" pin="7"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="249"><net_src comp="217" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="127" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="133" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="139" pin="3"/><net_sink comp="254" pin=3"/></net>

<net id="266"><net_src comp="145" pin="3"/><net_sink comp="254" pin=4"/></net>

<net id="270"><net_src comp="254" pin="6"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="276"><net_src comp="254" pin="6"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="279"><net_src comp="272" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="285"><net_src comp="64" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="292"><net_src comp="181" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="193" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="301"><net_src comp="74" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="306"><net_src comp="81" pin="7"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="312"><net_src comp="232" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="254" pin=5"/></net>

<net id="317"><net_src comp="91" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="322"><net_src comp="99" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="327"><net_src comp="106" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="332"><net_src comp="113" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="337"><net_src comp="120" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: edge_list | {}
	Port: neightbor_table_offsets_temp | {38 }
	Port: neightbor_table_offsets_temp_1 | {38 }
	Port: neightbor_table_offsets_temp_2 | {38 }
	Port: neightbor_table_offsets_temp_3 | {38 }
	Port: neighbor_table | {38 }
 - Input state : 
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2 : num_edges | {1 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2 : edge_list | {1 2 37 38 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2 : neightbor_table_offsets_temp | {37 38 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2 : neightbor_table_offsets_temp_1 | {37 38 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2 : neightbor_table_offsets_temp_2 | {37 38 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2 : neightbor_table_offsets_temp_3 | {37 38 }
	Port: compute_neighbor_tables_Pipeline_VITIS_LOOP_25_2 : neighbor_table | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		trunc_ln25 : 2
		zext_ln25 : 2
		icmp_ln25 : 3
		add_ln25 : 2
		br_ln25 : 4
		tmp_1 : 3
		or_ln28 : 4
		zext_ln28 : 4
		edge_list_addr_1 : 5
		dest : 6
		store_ln25 : 3
	State 2
		urem_ln30 : 1
	State 3
		mul_ln30 : 1
		trunc_ln1 : 2
		switch_ln32 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		edge_list_addr : 1
		source : 2
		zext_ln30 : 1
		neightbor_table_offsets_temp_addr : 2
		neightbor_table_offsets_temp_1_addr : 2
		neightbor_table_offsets_temp_2_addr : 2
		neightbor_table_offsets_temp_3_addr : 2
		neightbor_table_offsets_temp_load : 3
		neightbor_table_offsets_temp_1_load : 3
		neightbor_table_offsets_temp_2_load : 3
		neightbor_table_offsets_temp_3_load : 3
	State 38
		offset : 1
		zext_ln31 : 2
		neighbor_table_addr : 3
		store_ln31 : 4
		add_ln32 : 2
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   urem   |         grp_fu_217        |    0    |   2283  |   1738  |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln25_fu_187      |    0    |    0    |    38   |
|          |      add_ln32_fu_272      |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln30_fu_226      |    3    |    0    |    22   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln25_fu_181     |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|    mux   |       offset_fu_254       |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|   read   | num_edges_read_read_fu_68 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln25_fu_173     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln25_fu_177     |    0    |    0    |    0    |
|          |      zext_ln28_fu_207     |    0    |    0    |    0    |
|   zext   |     zext_ln30_1_fu_223    |    0    |    0    |    0    |
|          |      zext_ln27_fu_242     |    0    |    0    |    0    |
|          |      zext_ln30_fu_246     |    0    |    0    |    0    |
|          |      zext_ln31_fu_267     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        tmp_1_fu_193       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln28_fu_201      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      trunc_ln1_fu_232     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   2283  |   1877  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|                dest_reg_303               |   32   |
|          edge_list_addr_1_reg_298         |   11   |
|           edge_list_addr_reg_314          |   11   |
|                 i_reg_282                 |   31   |
|             icmp_ln25_reg_289             |    1   |
|neightbor_table_offsets_temp_1_addr_reg_324|    5   |
|neightbor_table_offsets_temp_2_addr_reg_329|    5   |
|neightbor_table_offsets_temp_3_addr_reg_334|    5   |
| neightbor_table_offsets_temp_addr_reg_319 |    5   |
|               tmp_1_reg_293               |   11   |
|             trunc_ln1_reg_309             |    2   |
+-------------------------------------------+--------+
|                   Total                   |   119  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_81 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_133 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_217    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  2.709  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  2283  |  1877  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |  2402  |  1940  |
+-----------+--------+--------+--------+--------+
