# MarcosJr1
This project implements a CPU with PIPELINE in VHDL. The full source code description is in the src/doc folder. Our râ€¦
