library ieee;
use ieee.std_logic_1164.all;

entity select_carry_adder is
	generic(
		n : integer
	);
	port(
		a,b	: in std_logic_vector(n-1 downto 0):
		s, 	: out std_logic_vector(n-1 downto 0) 
		overflow : std_logic
	);
end entity;

architecture arch of select_carry_adder is

begin
end architecture;