# Verilog-ADPLL
國立中正大學-鐘菁哲-高等數位積體電路設計(全數位鎖相迴路)

使用聯電的0.18um、Cadence的Ncverilog、nWave、Virtuoso AMS

Lab04b (DCO&PFD) & Lab04c (Controller) 是Verilog

Lab05b (DCO) & Lab05d (PFD) 是Hspice

![image](https://user-images.githubusercontent.com/64843338/159724339-f836c951-9a2f-4573-9ca7-57cad3e9b70a.png)

![image](https://user-images.githubusercontent.com/64843338/159724925-b30ba3b8-53a3-4dd8-97b3-0c3408871a43.png)

