# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../spi_check.srcs/sources_1/imports/spi_dep/spi-master/Verilog/source/SPI_Master.v" \
"../../../../spi_check.srcs/sources_1/imports/source/SPI_Master_With_Single_CS.v" \
"../../../../spi_check.srcs/sources_1/imports/spi_dep/spi-slave/Verilog/source/SPI_Slave.v" \
"../../../../spi_check.srcs/sources_1/new/spi_top.v" \

sv xil_defaultlib  \
"../../../../spi_check.srcs/sim_1/new/spi_top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
