Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ctrl_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ctrl_logic.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ctrl_logic"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : ctrl_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Verilog_Projects\Project_2_5_2_2\ctrl_logic.v" into library work
Parsing module <ctrl_logic>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Verilog_Projects\Project_2_5_2_2\ipcore_dir\dcm_100\example_design\dcm_100_exdes.v" into library work
Parsing module <dcm_100_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ctrl_logic>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_logic>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Verilog_Projects\Project_2_5_2_2\ctrl_logic.v".
        wait_state = 2'b00
        write_state = 2'b01
        addr_state = 2'b10
        read_state = 2'b11
        unusedAddr = 21'b000000000000000000000
        blank_data = 8'b00000000
    Found 3-bit register for signal <addr_count>.
    Found 2-bit register for signal <current_state>.
    Found 4-bit register for signal <clk_count>.
    Found 8-bit register for signal <internal_bus>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_10_en (rising_edge)                        |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clk_count[3]_GND_1_o_add_3_OUT> created at line 119.
    Found 3-bit adder for signal <addr_count[2]_GND_1_o_add_8_OUT> created at line 134.
    Found 1-bit tristate buffer for signal <databus<7>> created at line 147
    Found 1-bit tristate buffer for signal <databus<6>> created at line 147
    Found 1-bit tristate buffer for signal <databus<5>> created at line 147
    Found 1-bit tristate buffer for signal <databus<4>> created at line 147
    Found 1-bit tristate buffer for signal <databus<3>> created at line 147
    Found 1-bit tristate buffer for signal <databus<2>> created at line 147
    Found 1-bit tristate buffer for signal <databus<1>> created at line 147
    Found 1-bit tristate buffer for signal <databus<0>> created at line 147
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl_logic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 3
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 4
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ctrl_logic>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
The following registers are absorbed into counter <addr_count>: 1 register on signal <addr_count>.
Unit <ctrl_logic> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 2
 23-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------

Optimizing unit <ctrl_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_logic, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ctrl_logic.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 30
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 15
#      LUT5                        : 1
#      LUT6                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 17
#      FDC                         : 6
#      FDCE                        : 3
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 11
#      IOBUF                       : 8
#      OBUF                        : 42

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  18224     0%  
 Number of Slice LUTs:                   28  out of   9112     0%  
    Number used as Logic:                28  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     28
   Number with an unused Flip Flop:      19  out of     28    67%  
   Number with an unused LUT:             0  out of     28     0%  
   Number of fully used LUT-FF pairs:     9  out of     28    32%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    232    26%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk                                | BUFGP                          | 12    |
clk_10_en(clk_10_en<3>1:O)         | NONE(*)(current_state_FSM_FFd2)| 5     |
-----------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.153ns (Maximum Frequency: 317.158MHz)
   Minimum input arrival time before clock: 2.768ns
   Maximum output required time after clock: 5.763ns
   Maximum combinational path delay: 6.177ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_10_en'
  Clock period: 3.153ns (frequency: 317.158MHz)
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Delay:               3.153ns (Levels of Logic = 2)
  Source:            addr_count_2 (FF)
  Destination:       current_state_FSM_FFd2 (FF)
  Source Clock:      clk_10_en rising
  Destination Clock: clk_10_en rising

  Data Path: addr_count_2 to current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.525   1.383  addr_count_2 (addr_count_2)
     LUT3:I0->O            1   0.235   0.682  current_state_FSM_FFd2-In11 (current_state_FSM_FFd2-In1)
     LUT5:I4->O            1   0.254   0.000  current_state_FSM_FFd2-In2 (current_state_FSM_FFd2-In)
     FDC:D                     0.074          current_state_FSM_FFd2
    ----------------------------------------
    Total                      3.153ns (1.088ns logic, 2.065ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.375ns (frequency: 421.053MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               2.375ns (Levels of Logic = 1)
  Source:            clk_count_0 (FF)
  Destination:       clk_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_count_0 to clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   0.840  clk_count_0 (clk_count_0)
     INV:I->O              1   0.255   0.681  Mcount_clk_count_xor<0>11_INV_0 (Mcount_clk_count)
     FDC:D                     0.074          clk_count_0
    ----------------------------------------
    Total                      2.375ns (0.854ns logic, 1.521ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              2.762ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk_count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   0.975  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.459          clk_count_0
    ----------------------------------------
    Total                      2.762ns (1.787ns logic, 0.975ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_10_en'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              2.768ns (Levels of Logic = 2)
  Source:            write (PAD)
  Destination:       current_state_FSM_FFd2 (FF)
  Destination Clock: clk_10_en rising

  Data Path: write to current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.112  write_IBUF (write_IBUF)
     LUT5:I0->O            1   0.254   0.000  current_state_FSM_FFd2-In2 (current_state_FSM_FFd2-In)
     FDC:D                     0.074          current_state_FSM_FFd2
    ----------------------------------------
    Total                      2.768ns (1.656ns logic, 1.112ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_10_en'
  Total number of paths / destination ports: 58 / 16
-------------------------------------------------------------------------
Offset:              5.763ns (Levels of Logic = 2)
  Source:            addr_count_0 (FF)
  Destination:       databus<7> (PAD)
  Source Clock:      clk_10_en rising

  Data Path: addr_count_0 to databus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.525   1.410  addr_count_0 (addr_count_0)
     LUT4:I1->O            1   0.235   0.681  Mmux_input_data11 (input_data<0>)
     IOBUF:I->IO               2.912          databus_0_IOBUF (databus<0>)
    ----------------------------------------
    Total                      5.763ns (3.672ns logic, 2.091ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            internal_bus_7 (FF)
  Destination:       internal_bus<7> (PAD)
  Source Clock:      clk rising

  Data Path: internal_bus_7 to internal_bus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  internal_bus_7 (internal_bus_7)
     OBUF:I->O                 2.912          internal_bus_7_OBUF (internal_bus<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               6.177ns (Levels of Logic = 3)
  Source:            switches<1> (PAD)
  Destination:       addr<1> (PAD)

  Data Path: switches<1> to addr<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.002  switches_1_IBUF (switches_1_IBUF)
     LUT4:I0->O            1   0.254   0.681  Mmux_addr21 (addr_1_OBUF)
     OBUF:I->O                 2.912          addr_1_OBUF (addr<1>)
    ----------------------------------------
    Total                      6.177ns (4.494ns logic, 1.683ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.375|         |         |         |
clk_10_en      |    3.104|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_10_en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_en      |    3.153|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.35 secs
 
--> 

Total memory usage is 256648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

