advisory_id: CVE-2025-63384
datasource_id: nvd_importer_v2/CVE-2025-63384
datasource_url: https://nvd.nist.gov/vuln/detail/CVE-2025-63384
aliases: []
summary: A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation
  where the SRET (Supervisor-mode Exception Return) instruction fails to correctly transition
  the processor's privilege level. Instead of downgrading from Machine-mode (M-mode) to Supervisor-mode
  (S-mode) as specified by the sstatus.SPP bit, the processor incorrectly remains in M-mode,
  leading to a critical privilege retention vulnerability.
impacted_packages: []
severities:
  - score: '6.5'
    scoring_system: cvssv3.1
    scoring_elements: CVSS:3.1/AV:N/AC:L/PR:L/UI:N/S:U/C:H/I:N/A:N
    published_at: None
    url: https://nvd.nist.gov/vuln/detail/CVE-2025-63384
weaknesses:
  - CWE-266
references:
  - url: https://github.com/107040503/RISC-V-Vulnerability-Disclosure_SRET
    reference_type:
    reference_id:
  - url: https://github.com/chipsalliance/rocket-chip.git
    reference_type:
    reference_id:
  - url: https://nvd.nist.gov/vuln/search/results?adv_search=true&isCpeNameSearch=true&query=cpe:2.3:a:chipsalliance:rocketchip:*:*:*:*:*:*:*:*
    reference_type:
    reference_id: cpe:2.3:a:chipsalliance:rocketchip:*:*:*:*:*:*:*:*
  - url: https://nvd.nist.gov/vuln/detail/CVE-2025-63384
    reference_type:
    reference_id: CVE-2025-63384
