{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700474851975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700474851975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 13:07:31 2023 " "Processing started: Mon Nov 20 13:07:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700474851975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474851975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474851975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700474852553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700474852554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_reg_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_reg_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_right " "Found entity 1: shift_reg_right" {  } { { "src/shift_reg_right.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/shift_reg_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF " "Found entity 1: my_DFF" {  } { { "src/my_DFF.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/my_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "src/debouncer.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_state " "Found entity 1: top_state" {  } { { "src/top_state.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/top_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "src/moore.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/moore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "src/mealy.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/mealy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/universal_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/universal_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 universal_shift_reg " "Found entity 1: universal_shift_reg" {  } { { "src/universal_shift_reg.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/universal_shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/snail_moore.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/snail_moore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snail_moore " "Found entity 1: snail_moore" {  } { { "src/snail_moore.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/snail_moore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867079 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" snail_mealy.sv(31) " "Verilog HDL syntax error at snail_mealy.sv(31) near text: \"<\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/snail_mealy.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/snail_mealy.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "snail_mealy snail_mealy.sv(1) " "Ignored design unit \"snail_mealy\" at snail_mealy.sv(1) due to previous errors" {  } { { "src/snail_mealy.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/snail_mealy.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/snail_mealy.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/snail_mealy.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_snail.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_snail.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_snail " "Found entity 1: top_snail" {  } { { "src/top_snail.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/top_snail.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "src/traffic_light.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/traffic_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "src/clk_divider.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_v2 " "Found entity 1: traffic_light_v2" {  } { { "src/traffic_light_v2.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/traffic_light_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_light_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_light_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_light_v2 " "Found entity 1: top_light_v2" {  } { { "src/top_light_v2.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/top_light_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700474867203 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 13:07:47 2023 " "Processing ended: Mon Nov 20 13:07:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700474867203 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700474867203 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700474867203 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700474851975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700474851975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 13:07:31 2023 " "Processing started: Mon Nov 20 13:07:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700474851975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474851975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474851975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700474852553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700474852554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_reg_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_reg_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_right " "Found entity 1: shift_reg_right" {  } { { "src/shift_reg_right.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/shift_reg_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF " "Found entity 1: my_DFF" {  } { { "src/my_DFF.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/my_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "src/debouncer.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_state " "Found entity 1: top_state" {  } { { "src/top_state.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/top_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "src/moore.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/moore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "src/mealy.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/mealy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/universal_shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/universal_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 universal_shift_reg " "Found entity 1: universal_shift_reg" {  } { { "src/universal_shift_reg.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/universal_shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/snail_moore.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/snail_moore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snail_moore " "Found entity 1: snail_moore" {  } { { "src/snail_moore.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/snail_moore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867079 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" snail_mealy.sv(31) " "Verilog HDL syntax error at snail_mealy.sv(31) near text: \"<\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/snail_mealy.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/snail_mealy.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "snail_mealy snail_mealy.sv(1) " "Ignored design unit \"snail_mealy\" at snail_mealy.sv(1) due to previous errors" {  } { { "src/snail_mealy.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/snail_mealy.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/snail_mealy.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/snail_mealy.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_snail.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_snail.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_snail " "Found entity 1: top_snail" {  } { { "src/top_snail.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/top_snail.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "src/traffic_light.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/traffic_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "src/clk_divider.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/traffic_light_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_v2 " "Found entity 1: traffic_light_v2" {  } { { "src/traffic_light_v2.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/traffic_light_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_light_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_light_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_light_v2 " "Found entity 1: top_light_v2" {  } { { "src/top_light_v2.sv" "" { Text "D:/Project/Quartus Prime/lab4/src/top_light_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700474867110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700474867203 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 13:07:47 2023 " "Processing ended: Mon Nov 20 13:07:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700474867203 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700474867203 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700474867203 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700474867203 ""}
