// Seed: 3417207157
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72
) (
    input uwire id_0,
    input uwire id_1,
    input uwire _id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input tri id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri1 id_16
);
  logic [-1 : id_2] id_18;
  wire id_19;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_18
  );
  parameter id_20 = id_18++;
endmodule
