
---------- Begin Simulation Statistics ----------
host_inst_rate                                 219196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323132                       # Number of bytes of host memory used
host_seconds                                    91.24                       # Real time elapsed on the host
host_tick_rate                              359551520                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.032806                       # Number of seconds simulated
sim_ticks                                 32806397500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5508725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32613.094232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 27018.301002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5059069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    14664673500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               449656                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            124947                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   8773085500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          324709                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 60232.616519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 58117.134236                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1264758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12616323856                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.142082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              209460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            69326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8144186489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140134                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         2500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57511.132638                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.719273                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11980                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         2500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    688983369                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6982943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 41390.282372                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 36393.517788                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6323827                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     27280997356                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094389                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                659116                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             194273                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  16917271989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464843                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996620                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002915                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.538860                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.984651                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6982943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 41390.282372                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 36393.517788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6323827                       # number of overall hits
system.cpu.dcache.overall_miss_latency    27280997356                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094389                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               659116                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            194273                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  16917271989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384521                       # number of replacements
system.cpu.dcache.sampled_refs                 385545                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.056944                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6446032                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501819485000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145163                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13255796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14262.617003                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11290.997223                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13214344                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      591214000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41452                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    455388500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40332                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 327.631071                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13255796                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14262.617003                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11290.997223                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13214344                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       591214000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003127                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41452                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    455388500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40332                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435992                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.228055                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13255796                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14262.617003                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11290.997223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13214344                       # number of overall hits
system.cpu.icache.overall_miss_latency      591214000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003127                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41452                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    455388500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40102                       # number of replacements
system.cpu.icache.sampled_refs                  40333                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.228055                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13214344                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55731.839565                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     18011583106                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                323183                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    65435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     68862.836555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 53735.346068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        34348                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2140739000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.475082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31087                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     515                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1642797000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.467212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 30572                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73525.017974                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58557.136995                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         281160                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             5829284000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.219960                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        79283                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1294                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        4566754000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.216367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   77988                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   80112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    70073.796685                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 54585.779908                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5613752000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     80112                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4372976000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                80112                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145163                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145163                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.228804                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425878                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72211.860107                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57199.253869                       # average overall mshr miss latency
system.l2.demand_hits                          315508                       # number of demand (read+write) hits
system.l2.demand_miss_latency              7970023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.259159                       # miss rate for demand accesses
system.l2.demand_misses                        110370                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         6209551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.254909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   108560                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.640661                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.147124                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10496.590594                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2410.483349                       # Average occupied blocks per context
system.l2.overall_accesses                     425878                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72211.860107                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  56100.814851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         315508                       # number of overall hits
system.l2.overall_miss_latency             7970023000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.259159                       # miss rate for overall accesses
system.l2.overall_misses                       110370                       # number of overall misses
system.l2.overall_mshr_hits                      1809                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       24221134106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.013772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  431743                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.383467                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        123930                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        69187                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       406231                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           329689                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         7354                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354350                       # number of replacements
system.l2.sampled_refs                         367367                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12907.073943                       # Cycle average of tags in use
system.l2.total_refs                           451422                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            81813                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 42348100                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2445473                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3247503                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       292298                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3250873                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3831325                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171125                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       310928                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16785306                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.633947                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.520089                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12490814     74.42%     74.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2123989     12.65%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       810627      4.83%     91.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       423686      2.52%     94.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       271788      1.62%     96.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       148979      0.89%     96.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       126250      0.75%     97.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78245      0.47%     98.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       310928      1.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16785306                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       292104                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13140202                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.326469                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.326469                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4314020                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       398982                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28152584                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7191436                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5187779                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1967902                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          601                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        92070                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4714406                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4551658                       # DTB hits
system.switch_cpus_1.dtb.data_misses           162748                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3807259                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3648945                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           158314                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        907147                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            902713                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4434                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3831325                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3203192                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8716423                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        76574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29565658                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        529806                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.164684                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3203192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2616598                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.270838                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18753208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.576565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.775642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13240039     70.60%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         477441      2.55%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         297819      1.59%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         464784      2.48%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1333555      7.11%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         258294      1.38%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         253913      1.35%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         469845      2.51%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1957518     10.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18753208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4511486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2050942                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1561688                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.659431                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4715403                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           907147                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12819594                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14716343                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735729                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9431747                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.632561                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14943201                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       341037                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2626398                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5721163                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       451663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1820087                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24563431                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3808256                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       413087                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15341455                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       122188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5796                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1967902                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       155217                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       242534                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       111619                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        20982                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3361924                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1058754                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        20982                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       278422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.429836                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.429836                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10309413     65.44%     65.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47026      0.30%     65.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230952      1.47%     67.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7214      0.05%     67.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204964      1.30%     68.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19715      0.13%     68.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65048      0.41%     69.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3943042     25.03%     94.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       927171      5.89%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15754545                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       144497                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009172                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        24108     16.68%     16.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           50      0.03%     16.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           78      0.05%     16.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           47      0.03%     16.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        72996     50.52%     67.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        43667     30.22%     97.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3551      2.46%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18753208                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.840099                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.373907                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11674665     62.25%     62.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2968178     15.83%     78.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1668734      8.90%     86.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1107012      5.90%     92.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       788124      4.20%     97.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       338623      1.81%     98.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       179793      0.96%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        21138      0.11%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6941      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18753208                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.677187                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23001743                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15754545                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12746373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29683                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11220987                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3203254                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3203192                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              62                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2373524                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       856289                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5721163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1820087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23264694                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3561722                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       316198                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7508263                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       399794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8999                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34979713                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27193411                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20140141                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4963446                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1967902                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       751874                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12135538                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1885920                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 81678                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
