// SPDX-License-Identifier: GPL-2.0-only
/*
 * Driver for xm91080s DSI panel.
 *
 * Copyright (C) 2020-2021 ArtInChip Technology Co., Ltd.
 * Authors: huahui.mai <huahui.ami@artinchip.com>
 */

#include <common.h>
#include <dm.h>
#include <dm/uclass-internal.h>
#include <dm/device_compat.h>
#include <video.h>
#include <panel.h>

#include "panel_dsi.h"

#define PANEL_DEV_NAME		"dsi_panel_xm91080"

static u8 init_sequence[] = {
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x00,
	5,	DSI_DT_DCS_LONG_WR,	0xFF, 0x10,	0x80,	0x01,

	/* Set XM Command Password 2 */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	4,	DSI_DT_DCS_LONG_WR,	0xFF, 0x10,	0x80,

	/* tcon setting */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x81,
	3,	DSI_DT_DCS_WR_P1,	0xb2, 0x74,

	3,	DSI_DT_DCS_WR_P1,	0x00, 0x86,
	8,	DSI_DT_DCS_LONG_WR,	0xb2, 0x01, 0x01, 0x01, 0x01, 0x1B, 0x08,

	/* ckv setting */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	12,	DSI_DT_DCS_LONG_WR,	0xb4, 0x18, 0x03, 0x07, 0x80, 0x02, 0x00, 0x00,	0x02, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x90,
	12,	DSI_DT_DCS_LONG_WR,	0xb4, 0x18, 0x02, 0x07, 0x82, 0x02, 0x00, 0x00,	0x02, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xa0,
	12,	DSI_DT_DCS_LONG_WR,	0xb4, 0x18, 0x01, 0x07, 0x82, 0x02, 0x00, 0x00,	0x02, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xb0,
	12,	DSI_DT_DCS_LONG_WR,	0xb4, 0x18, 0x00, 0x07, 0x83, 0x02, 0x00, 0x00,	0x02, 0x00, 0x00,

	/* vst */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	10,	DSI_DT_DCS_LONG_WR,	0xb6, 0x83, 0x02, 0x00, 0x60, 0x82, 0x02, 0x00, 0x60,

	/* u2d ok */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	18,	DSI_DT_DCS_LONG_WR,	0xbc, 0x00, 0x0e, 0x25, 0x26, 0x00, 0x06, 0x00, 0x08, 0x00, 0x00,
		0x00,	0x00,	0x00,	0x21, 0x20, 0x1f,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x90,
	18,	DSI_DT_DCS_LONG_WR,	0xbc, 0x00, 0x0d, 0x25, 0x26, 0x00, 0x05, 0x00, 0x07, 0x00, 0x00,
		0x00,	0x00,	0x00,	0x21, 0x20, 0x1f,

	/* d2u ok */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xa0,
	18,	DSI_DT_DCS_LONG_WR,	0xbc, 0x00, 0x0d, 0x26,	0x25, 0x00, 0x07, 0x00,	0x05, 0x00, 0x00,
		0x00,	0x00,	0x00,	0x21, 0x20, 0x1f,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xb0,
	18,	DSI_DT_DCS_LONG_WR,	0xbc, 0x00, 0x0e, 0x26, 0x25, 0x00, 0x08, 0x00,	0x06, 0x00, 0x00,
		0x00,	0x00,	0x00,	0x21, 0x20, 0x1f,

	/* enmode */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xa0,
	18,	DSI_DT_DCS_LONG_WR,	0xb9, 0xff, 0xd4, 0xd7, 0xd7, 0xff, 0xd4, 0xe0,	0xd4, 0xff, 0xff,
		0xff,	0xff,	0xff,	0xe4, 0xe4, 0xe4,

	3,	DSI_DT_DCS_WR_P1,	0x00, 0xb0,
	18,	DSI_DT_DCS_LONG_WR,	0xb9, 0xff, 0xd4, 0xd7, 0xd7, 0xff, 0xd4, 0xe0,	0xd4, 0xff, 0xff,
		0xff,	0xff,	0xff,	0xe4, 0xe4, 0xe4,

	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	18,	DSI_DT_DCS_LONG_WR,	0xb9, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,	0xff, 0xff, 0xff,
		0xff,	0xff,	0xff,	0xff, 0xff, 0xff,

	3,	DSI_DT_DCS_WR_P1,	0x00, 0x90,
	18,	DSI_DT_DCS_LONG_WR,	0xb9, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,	0xff, 0xff, 0xff,
		0xff,	0xff,	0xff,	0xff, 0xff, 0xff,

	/* gip lvd */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	10,	DSI_DT_DCS_LONG_WR,	0xba, 0xea, 0xea, 0xff, 0xc0, 0xea, 0xea, 0xff,	0xc0,

	/* gip ultra setting */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xd0,
	6,	DSI_DT_DCS_LONG_WR,	0xb6, 0x81, 0x00, 0x02, 0x02,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xe0,
	12,	DSI_DT_DCS_LONG_WR,	0xb6, 0x00, 0x0c, 0x22, 0x02, 0x20, 0x11, 0x01,	0x01, 0x04, 0x00,

	/* G-swap */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xA5,
	3,	DSI_DT_DCS_WR_P1,	0xC0, 0x20,

	/* mirror X2 */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xA0,
	3,	DSI_DT_DCS_WR_P1,	0xA5, 0x20,

	/* VGHO/VGL = VGLO */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xF0,
	3,	DSI_DT_DCS_WR_P1,	0xA4, 0x00,

	/* VGL/VGH = -8/9 */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x90,
	4,	DSI_DT_DCS_LONG_WR,	0xAB, 0xA8, 0x9E,

	/* VCOM */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xB1,
	4,	DSI_DT_DCS_LONG_WR,	0xA4, 0xB8, 0xB8,

	/* GVDDP/GVDDN */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xA0,
	4,	DSI_DT_DCS_LONG_WR,	0xA4, 0x23, 0x23,

	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	40,	DSI_DT_DCS_LONG_WR,	0xD4, 0x03, 0x05, 0x07, 0x0C, 0x12, 0x16, 0x19, 0x1F, 0x23, 0x32,
		0x3C,	0x4D,	0x59,	0x6D, 0x7C, 0x7C, 0x8C, 0x9E, 0xAB, 0xBB, 0xC6, 0xD4, 0xD8, 0xDD,
		0xE2,	0xE7,	0xEC,	0xF3, 0xFB, 0xFF, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	40,	DSI_DT_DCS_LONG_WR,	0xD5, 0x03, 0x05, 0x07, 0x0C, 0x12, 0x16, 0x19, 0x1F, 0x23, 0x32,
		0x3C,	0x4D,	0x59,	0x6D, 0x7C, 0x7C, 0x8C, 0x9E, 0xAB, 0xBB, 0xC6, 0xD4, 0xD8, 0xDD,
		0xE2,	0xE7,	0xEC,	0xF3, 0xFB, 0xFF, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	40,	DSI_DT_DCS_LONG_WR,	0xD6, 0x03, 0x05, 0x07, 0x0C, 0x12, 0x16, 0x19, 0x1F, 0x23, 0x32,
		0x3C,	0x4D,	0x59,	0x6D, 0x7C, 0x7C, 0x8C, 0x9E, 0xAB, 0xBB, 0xC6, 0xD4, 0xD8, 0xDD,
		0xE2,	0xE7,	0xEC,	0xF3, 0xFB, 0xFF, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	40,	DSI_DT_DCS_LONG_WR,	0xD7, 0x03, 0x05, 0x07, 0x0C, 0x12, 0x16, 0x19, 0x1F, 0x23, 0x32,
		0x3C,	0x4D,	0x59,	0x6D, 0x7C, 0x7C, 0x8C, 0x9E, 0xAB, 0xBB, 0xC6, 0xD4, 0xD8, 0xDD,
		0xE2,	0xE7,	0xEC,	0xF3, 0xFB, 0xFF, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	40,	DSI_DT_DCS_LONG_WR,	0xD8, 0x03, 0x05, 0x07, 0x0C, 0x12, 0x16, 0x19, 0x1F, 0x23, 0x32,
		0x3C,	0x4D,	0x59,	0x6D, 0x7C, 0x7C, 0x8C, 0x9E, 0xAB, 0xBB, 0xC6, 0xD4, 0xD8, 0xDD,
		0xE2,	0xE7,	0xEC,	0xF3, 0xFB, 0xFF, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x80,
	40,	DSI_DT_DCS_LONG_WR,	0xD9, 0x03, 0x05, 0x07, 0x0C, 0x12, 0x16, 0x19, 0x1F, 0x23, 0x32,
		0x3C,	0x4D,	0x59,	0x6D, 0x7C, 0x7C, 0x8C, 0x9E, 0xAB, 0xBB, 0xC6, 0xD4, 0xD8, 0xDD,
		0xE2,	0xE7,	0xEC,	0xF3, 0xFB, 0xFF, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00, 0x00, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xC2,
	3,	DSI_DT_DCS_WR_P1,	0xA6, 0x08,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x86,
	3,	DSI_DT_DCS_WR_P1,	0xA5, 0x19,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x83,
	3,	DSI_DT_DCS_WR_P1,	0xA7, 0x88,

	/* mipi skew */
	3,	DSI_DT_DCS_WR_P1,	0x00, 0x90,
	8,	DSI_DT_DCS_LONG_WR,	0xA3, 0x04, 0x04, 0x01, 0x05, 0x06, 0x00,
	3,	DSI_DT_DCS_WR_P1,	0x00, 0xC0,
	3,	DSI_DT_DCS_WR_P1,	0xA4, 0x01,

	/* Initial Code END */
	2,	DSI_DT_DCS_WR_P0,	0x11,
	1,	200,
	2,	DSI_DT_DCS_WR_P0,	0x29,
	1,	120
};

static int panel_enable(struct aic_panel *panel)
{
	struct gpio_desc reset;
	int ret;

	panel_di_enable(panel, 0);

	ret = gpio_request_by_name(panel->dev, "reset-gpios", 0, &reset,
			GPIOD_IS_OUT);
	if (ret) {
		dev_err(panel->dev, "Failed to get reset gpio\n");
		return ret;
	}
	dm_gpio_set_value(&reset, 0);

	aic_delay_ms(10);
	dm_gpio_set_value(&reset, 1);
	aic_delay_ms(1);
	dm_gpio_set_value(&reset, 0);
	aic_delay_ms(10);
	dm_gpio_set_value(&reset, 1);
	aic_delay_ms(120);

	panel_dsi_send_perpare(panel);
	panel_send_command(init_sequence, ARRAY_SIZE(init_sequence), panel);
	panel_dsi_setup_realmode(panel);

	panel_de_timing_enable(panel, 0);
	return 0;
}

static struct aic_panel_funcs panel_funcs = {
	.prepare = panel_default_prepare,
	.enable = panel_enable,
	.get_video_mode = panel_default_get_video_mode,
	.register_callback = panel_register_callback,
};

/* Init the videomode parameter, dts will override the initial value. */
static struct fb_videomode panel_vm = {
	.pixclock = 130000000,
	.xres = 1080,
	.right_margin = 160,
	.left_margin = 160,
	.hsync_len = 40,
	.yres = 1920,
	.lower_margin = 10,
	.upper_margin = 20,
	.vsync_len = 8,
	.flag = DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW |
		DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_POSEDGE
};

static int panel_probe(struct udevice *dev)
{
	struct panel_priv *priv = dev_get_priv(dev);
	struct panel_dsi *dsi;

	dsi = malloc(sizeof(*dsi));
	if (!dsi)
		return -ENOMEM;

	if (panel_parse_dts(dev) < 0) {
		free(dsi);
		return -1;
	}

	dsi->format = DSI_FMT_RGB888;
	dsi->mode = DSI_MOD_VID_PULSE;
	dsi->lane_num = 4;
	priv->panel.dsi = dsi;

	panel_init(priv, dev, &panel_vm, &panel_funcs);

	return 0;
}

static const struct udevice_id panel_match_ids[] = {
	{.compatible = "artinchip,aic-dsi-panel-simple"},
	{ /* sentinel */}
};

U_BOOT_DRIVER(panel_dsi_xm91080) = {
	.name      = PANEL_DEV_NAME,
	.id        = UCLASS_PANEL,
	.of_match  = panel_match_ids,
	.probe     = panel_probe,
	.priv_auto = sizeof(struct panel_priv),
};
