// Seed: 1326428981
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output uwire id_2
    , id_7,
    output tri0 id_3,
    output wire id_4,
    output wand id_5
);
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output tri id_2,
    input logic id_3,
    input tri1 id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output logic id_14,
    input wor id_15,
    input wire id_16,
    output wand id_17,
    input tri id_18,
    input logic id_19,
    input wire id_20,
    output logic id_21,
    input uwire id_22,
    output wor id_23
);
  wor id_25 = (1);
  module_0 modCall_1 (
      id_17,
      id_9,
      id_2,
      id_9,
      id_2,
      id_17
  );
  initial begin : LABEL_0
    id_14 <= id_3;
    id_21 <= id_19;
  end
endmodule
