<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\impl\gwsynthesis\shinrabansho_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\shinrabansho_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\shinrabansho_fpga.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  8 00:20:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8427</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4494</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>42</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>i_clk_27MHz </td>
</tr>
<tr>
<td>2</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.666</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.000
<td>0.000</td>
<td>125.000</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>12.002(MHz)</td>
<td>41</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">57.078(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-4.052</td>
<td>1</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-45.986</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[7]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>44.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-44.953</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[7]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>43.205</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-25.610</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.863</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-25.610</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.863</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-25.601</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-25.601</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.853</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-24.966</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-24.966</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-24.956</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.208</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-24.956</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>23.208</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-22.226</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>20.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-21.920</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>20.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-21.674</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>20.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-21.317</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>19.926</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-20.269</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>18.878</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-19.889</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>18.498</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-19.806</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>18.415</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-19.785</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>18.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.879</td>
<td>core/io_bus/vc/r_col_table[4]_10_s0/Q</td>
<td>core/io_bus/vc/r_green_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.655</td>
<td>core/io_bus/vc/r_col_table[4]_23_s0/Q</td>
<td>core/io_bus/vc/r_red_7_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>2.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.614</td>
<td>core/io_bus/vc/r_col_table[13]_7_s0/Q</td>
<td>core/io_bus/vc/r_blue_7_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>2.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.614</td>
<td>core/io_bus/vc/r_col_table[3]_9_s0/Q</td>
<td>core/io_bus/vc/r_green_1_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>2.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.614</td>
<td>core/io_bus/vc/r_col_table[15]_15_s0/Q</td>
<td>core/io_bus/vc/r_green_7_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>2.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.614</td>
<td>core/io_bus/vc/r_col_table[6]_19_s0/Q</td>
<td>core/io_bus/vc/r_red_3_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>2.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.598</td>
<td>core/io_bus/vc/r_col_table[2]_0_s0/Q</td>
<td>core/io_bus/vc/r_blue_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>2.850</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.552</td>
<td>u_tx/u_ser/data_in_reg_29_s0/Q</td>
<td>u_tx/u_ser/u_ser_dat2/D9</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/Q</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/Q</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/Q</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>core/io_bus/counter/r_ms_count_0_s0/Q</td>
<td>core/io_bus/counter/r_ms_count_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>core/io_bus/spi/r_bit_counter_1_s0/Q</td>
<td>core/io_bus/spi/r_bit_counter_1_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_rate_counter_3_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_3_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_rate_counter_5_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_5_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/Q</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_tx/request_reg_s2/Q</td>
<td>u_tx/request_reg_s2/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>core/io_bus/counter/r_counter_0_s0/Q</td>
<td>core/io_bus/counter/r_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/Q</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>core/io_bus/uart_rx/r_rate_counter_0_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_0_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/Q</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_rate_counter_6_s1/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_6_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_rate_counter_1_s1/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_1_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_bit_counter_2_s0/Q</td>
<td>core/io_bus/uart_tx/r_bit_counter_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>core/io_bus/spi/r_sclk_s1/Q</td>
<td>core/io_bus/spi/r_sclk_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>core/io_bus/spi/r_sclk_counter_8_s0/Q</td>
<td>core/io_bus/spi/r_sclk_counter_8_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/o_de_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_190_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_174_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_166_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_162_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_160_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_159_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-45.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>463.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[7]</td>
</tr>
<tr>
<td>424.967</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>core/m_inst_mod/o_qb_15_s19/I2</td>
</tr>
<tr>
<td>426.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s19/F</td>
</tr>
<tr>
<td>426.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>core/m_inst_mod/o_qb_15_s17/I1</td>
</tr>
<tr>
<td>426.697</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>427.502</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td>core/m_inst_mod/o_qb_15_s15/I2</td>
</tr>
<tr>
<td>428.324</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>431.476</td>
<td>3.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/RAD[0]</td>
</tr>
<tr>
<td>431.757</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C4</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/DO</td>
</tr>
<tr>
<td>432.543</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td>core/m_regfile_ER_RS_s511/I1</td>
</tr>
<tr>
<td>433.575</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s511/F</td>
</tr>
<tr>
<td>433.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>433.724</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>434.224</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>435.026</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>435.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>core/m_regfile_ER_init_s42/I0</td>
</tr>
<tr>
<td>436.544</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s42/F</td>
</tr>
<tr>
<td>438.269</td>
<td>1.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>core/w_a_30_s3/I0</td>
</tr>
<tr>
<td>439.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">core/w_a_30_s3/F</td>
</tr>
<tr>
<td>440.105</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>core/w_a_30_s1/I1</td>
</tr>
<tr>
<td>440.927</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">core/w_a_30_s1/F</td>
</tr>
<tr>
<td>442.402</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[3][A]</td>
<td>core/w_a_30_s0/I1</td>
</tr>
<tr>
<td>443.501</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C16[3][A]</td>
<td style=" background: #97FFFF;">core/w_a_30_s0/F</td>
</tr>
<tr>
<td>445.775</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>core/alu/n30_s5/I3</td>
</tr>
<tr>
<td>446.401</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n30_s5/F</td>
</tr>
<tr>
<td>446.908</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[0][B]</td>
<td>core/alu/n60_s5/I1</td>
</tr>
<tr>
<td>447.534</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C3[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n60_s5/F</td>
</tr>
<tr>
<td>448.695</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>core/alu/w_out_11_s16/I2</td>
</tr>
<tr>
<td>449.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_11_s16/F</td>
</tr>
<tr>
<td>451.600</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td>core/alu/w_out_11_s11/I1</td>
</tr>
<tr>
<td>452.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_11_s11/F</td>
</tr>
<tr>
<td>452.427</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>core/alu/w_out_11_s5/I0</td>
</tr>
<tr>
<td>453.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_11_s5/F</td>
</tr>
<tr>
<td>454.923</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>core/alu/w_out_11_s3/I1</td>
</tr>
<tr>
<td>455.745</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_11_s3/F</td>
</tr>
<tr>
<td>458.227</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s11/I1</td>
</tr>
<tr>
<td>459.253</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s11/F</td>
</tr>
<tr>
<td>459.672</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s10/I2</td>
</tr>
<tr>
<td>460.704</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s10/F</td>
</tr>
<tr>
<td>460.710</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s8/I3</td>
</tr>
<tr>
<td>461.771</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s8/F</td>
</tr>
<tr>
<td>462.190</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s4/I3</td>
</tr>
<tr>
<td>462.816</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s4/F</td>
</tr>
<tr>
<td>462.821</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s2/I3</td>
</tr>
<tr>
<td>463.623</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s2/F</td>
</tr>
<tr>
<td>463.993</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.437, 41.343%; route: 22.698, 50.899%; tC2Q: 3.460, 7.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-44.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>462.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[7]</td>
</tr>
<tr>
<td>424.967</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>core/m_inst_mod/o_qb_15_s19/I2</td>
</tr>
<tr>
<td>426.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s19/F</td>
</tr>
<tr>
<td>426.071</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>core/m_inst_mod/o_qb_15_s17/I1</td>
</tr>
<tr>
<td>426.697</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>427.502</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][B]</td>
<td>core/m_inst_mod/o_qb_15_s15/I2</td>
</tr>
<tr>
<td>428.324</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R4C19[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>430.520</td>
<td>2.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>core/m_regfile_ER_RS_s517/I2</td>
</tr>
<tr>
<td>431.342</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s517/F</td>
</tr>
<tr>
<td>431.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>core/m_regfile_ER_RS_s509/I1</td>
</tr>
<tr>
<td>431.491</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s509/O</td>
</tr>
<tr>
<td>431.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>core/m_regfile_ER_RS_s454/I1</td>
</tr>
<tr>
<td>431.654</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s454/O</td>
</tr>
<tr>
<td>433.766</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>core/m_regfile_ER_RS_s501/I3</td>
</tr>
<tr>
<td>434.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s501/F</td>
</tr>
<tr>
<td>435.686</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>core/m_regfile_ER_init_s44/I0</td>
</tr>
<tr>
<td>436.785</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s44/F</td>
</tr>
<tr>
<td>438.783</td>
<td>1.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][A]</td>
<td>core/w_a_1_s2/I0</td>
</tr>
<tr>
<td>439.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][A]</td>
<td style=" background: #97FFFF;">core/w_a_1_s2/F</td>
</tr>
<tr>
<td>441.104</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[3][A]</td>
<td>core/w_a_1_s1/I2</td>
</tr>
<tr>
<td>441.926</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C8[3][A]</td>
<td style=" background: #97FFFF;">core/w_a_1_s1/F</td>
</tr>
<tr>
<td>443.065</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>core/w_a_1_s0/I1</td>
</tr>
<tr>
<td>444.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">core/w_a_1_s0/F</td>
</tr>
<tr>
<td>446.444</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][B]</td>
<td>core/alu/n201_s/I0</td>
</tr>
<tr>
<td>447.402</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n201_s/COUT</td>
</tr>
<tr>
<td>447.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[1][A]</td>
<td>core/alu/n200_s/CIN</td>
</tr>
<tr>
<td>447.459</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n200_s/COUT</td>
</tr>
<tr>
<td>447.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[1][B]</td>
<td>core/alu/n199_s/CIN</td>
</tr>
<tr>
<td>447.516</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n199_s/COUT</td>
</tr>
<tr>
<td>447.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[2][A]</td>
<td>core/alu/n198_s/CIN</td>
</tr>
<tr>
<td>447.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n198_s/COUT</td>
</tr>
<tr>
<td>447.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[2][B]</td>
<td>core/alu/n197_s/CIN</td>
</tr>
<tr>
<td>447.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n197_s/COUT</td>
</tr>
<tr>
<td>447.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C10[0][A]</td>
<td>core/alu/n196_s/CIN</td>
</tr>
<tr>
<td>447.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n196_s/COUT</td>
</tr>
<tr>
<td>447.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C10[0][B]</td>
<td>core/alu/n195_s/CIN</td>
</tr>
<tr>
<td>447.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n195_s/COUT</td>
</tr>
<tr>
<td>447.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C10[1][A]</td>
<td>core/alu/n194_s/CIN</td>
</tr>
<tr>
<td>447.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n194_s/COUT</td>
</tr>
<tr>
<td>447.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C10[1][B]</td>
<td>core/alu/n193_s/CIN</td>
</tr>
<tr>
<td>447.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n193_s/COUT</td>
</tr>
<tr>
<td>447.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C10[2][A]</td>
<td>core/alu/n192_s/CIN</td>
</tr>
<tr>
<td>447.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n192_s/COUT</td>
</tr>
<tr>
<td>447.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C10[2][B]</td>
<td>core/alu/n191_s/CIN</td>
</tr>
<tr>
<td>447.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n191_s/COUT</td>
</tr>
<tr>
<td>447.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C11[0][A]</td>
<td>core/alu/n190_s/CIN</td>
</tr>
<tr>
<td>448.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n190_s/COUT</td>
</tr>
<tr>
<td>448.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C11[0][B]</td>
<td>core/alu/n189_s/CIN</td>
</tr>
<tr>
<td>448.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n189_s/COUT</td>
</tr>
<tr>
<td>448.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C11[1][A]</td>
<td>core/alu/n188_s/CIN</td>
</tr>
<tr>
<td>448.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n188_s/COUT</td>
</tr>
<tr>
<td>448.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C11[1][B]</td>
<td>core/alu/n187_s/CIN</td>
</tr>
<tr>
<td>448.200</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n187_s/COUT</td>
</tr>
<tr>
<td>448.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C11[2][A]</td>
<td>core/alu/n186_s/CIN</td>
</tr>
<tr>
<td>448.257</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n186_s/COUT</td>
</tr>
<tr>
<td>448.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C11[2][B]</td>
<td>core/alu/n185_s/CIN</td>
</tr>
<tr>
<td>448.314</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n185_s/COUT</td>
</tr>
<tr>
<td>448.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C12[0][A]</td>
<td>core/alu/n184_s/CIN</td>
</tr>
<tr>
<td>448.371</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n184_s/COUT</td>
</tr>
<tr>
<td>448.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C12[0][B]</td>
<td>core/alu/n183_s/CIN</td>
</tr>
<tr>
<td>448.428</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n183_s/COUT</td>
</tr>
<tr>
<td>448.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C12[1][A]</td>
<td>core/alu/n182_s/CIN</td>
</tr>
<tr>
<td>448.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n182_s/COUT</td>
</tr>
<tr>
<td>448.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C12[1][B]</td>
<td>core/alu/n181_s/CIN</td>
</tr>
<tr>
<td>448.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[1][B]</td>
<td style=" background: #97FFFF;">core/alu/n181_s/COUT</td>
</tr>
<tr>
<td>448.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C12[2][A]</td>
<td>core/alu/n180_s/CIN</td>
</tr>
<tr>
<td>448.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n180_s/COUT</td>
</tr>
<tr>
<td>448.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C12[2][B]</td>
<td>core/alu/n179_s/CIN</td>
</tr>
<tr>
<td>448.656</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[2][B]</td>
<td style=" background: #97FFFF;">core/alu/n179_s/COUT</td>
</tr>
<tr>
<td>448.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C13[0][A]</td>
<td>core/alu/n178_s/CIN</td>
</tr>
<tr>
<td>448.713</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td style=" background: #97FFFF;">core/alu/n178_s/COUT</td>
</tr>
<tr>
<td>448.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C13[0][B]</td>
<td>core/alu/n177_s/CIN</td>
</tr>
<tr>
<td>449.276</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td style=" background: #97FFFF;">core/alu/n177_s/SUM</td>
</tr>
<tr>
<td>450.251</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>core/w_pc_fetching_25_s19/I0</td>
</tr>
<tr>
<td>451.283</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_25_s19/F</td>
</tr>
<tr>
<td>452.572</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>core/w_pc_fetching_25_s15/I2</td>
</tr>
<tr>
<td>453.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_25_s15/F</td>
</tr>
<tr>
<td>454.487</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>core/w_pc_fetching_25_s10/I1</td>
</tr>
<tr>
<td>455.113</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_25_s10/F</td>
</tr>
<tr>
<td>455.118</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>core/w_pc_fetching_25_s8/I2</td>
</tr>
<tr>
<td>456.150</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C15[0][B]</td>
<td style=" background: #97FFFF;">core/w_pc_fetching_25_s8/F</td>
</tr>
<tr>
<td>458.771</td>
<td>2.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>core/io_bus/if_vdata_in.valid_0_s4/I0</td>
</tr>
<tr>
<td>459.870</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s4/F</td>
</tr>
<tr>
<td>459.886</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>core/io_bus/if_vdata_in.valid_0_s19/I3</td>
</tr>
<tr>
<td>460.512</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s19/F</td>
</tr>
<tr>
<td>462.603</td>
<td>2.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.705, 38.665%; route: 23.040, 53.327%; tC2Q: 3.460, 8.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>443.260</td>
<td>3.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 21.511%; route: 15.270, 63.989%; tC2Q: 3.460, 14.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>443.260</td>
<td>3.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 21.511%; route: 15.270, 63.989%; tC2Q: 3.460, 14.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>443.251</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 21.520%; route: 15.260, 63.974%; tC2Q: 3.460, 14.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-25.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>443.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>443.251</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 21.520%; route: 15.260, 63.974%; tC2Q: 3.460, 14.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>442.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>442.616</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_4_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 22.108%; route: 14.625, 62.990%; tC2Q: 3.460, 14.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>442.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>442.616</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 22.108%; route: 14.625, 62.990%; tC2Q: 3.460, 14.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>442.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>442.606</td>
<td>3.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 22.118%; route: 14.615, 62.974%; tC2Q: 3.460, 14.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>442.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[2]</td>
<td>core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s/DO[4]</td>
</tr>
<tr>
<td>425.453</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>core/m_inst_mod/o_qb_12_s37/I0</td>
</tr>
<tr>
<td>426.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s37/F</td>
</tr>
<tr>
<td>428.984</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>core/m_inst_mod/o_qb_12_s34/I2</td>
</tr>
<tr>
<td>429.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_12_s34/F</td>
</tr>
<tr>
<td>433.245</td>
<td>3.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[2]</td>
</tr>
<tr>
<td>433.504</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>434.793</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>435.892</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>436.697</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td>core/m_regfile_ER_RS_s503/I2</td>
</tr>
<tr>
<td>437.729</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s503/F</td>
</tr>
<tr>
<td>438.533</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>439.355</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>442.606</td>
<td>3.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.133, 22.118%; route: 14.615, 62.974%; tC2Q: 3.460, 14.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>436.614</td>
<td>6.277</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[3]</td>
</tr>
<tr>
<td>436.873</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[0]</td>
</tr>
<tr>
<td>438.012</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>core/m_regfile_DOL_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>439.073</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_0_G[0]_s6/F</td>
</tr>
<tr>
<td>440.233</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.285, 25.366%; route: 12.090, 58.028%; tC2Q: 3.460, 16.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>439.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>436.614</td>
<td>6.277</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[3]</td>
</tr>
<tr>
<td>436.873</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[1]</td>
</tr>
<tr>
<td>438.332</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>core/m_regfile_DOL_1_G[0]_s6/I1</td>
</tr>
<tr>
<td>439.134</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_1_G[0]_s6/F</td>
</tr>
<tr>
<td>439.927</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.026, 24.483%; route: 12.043, 58.662%; tC2Q: 3.460, 16.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>439.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>436.614</td>
<td>6.277</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[3]</td>
</tr>
<tr>
<td>436.873</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[2]</td>
</tr>
<tr>
<td>437.848</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>core/m_regfile_DOL_2_G[0]_s6/I1</td>
</tr>
<tr>
<td>438.473</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_2_G[0]_s6/F</td>
</tr>
<tr>
<td>439.680</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.849, 23.908%; route: 11.974, 59.033%; tC2Q: 3.460, 17.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>439.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>436.614</td>
<td>6.277</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>core/m_regfile_m_regfile_1_0_s2/AD[3]</td>
</tr>
<tr>
<td>436.895</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_0_s2/DO[3]</td>
</tr>
<tr>
<td>437.314</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[3][B]</td>
<td>core/m_regfile_DOL_3_G[0]_s6/I1</td>
</tr>
<tr>
<td>438.116</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C30[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_3_G[0]_s6/F</td>
</tr>
<tr>
<td>439.323</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.048, 25.333%; route: 11.418, 57.302%; tC2Q: 3.460, 17.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>438.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>434.977</td>
<td>4.640</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C24</td>
<td>core/m_regfile_m_regfile_1_1_s2/AD[3]</td>
</tr>
<tr>
<td>435.257</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_1_s2/DO[3]</td>
</tr>
<tr>
<td>435.676</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[3][B]</td>
<td>core/m_regfile_DOL_7_G[0]_s6/I1</td>
</tr>
<tr>
<td>436.702</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C25[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_7_G[0]_s6/F</td>
</tr>
<tr>
<td>438.276</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_7_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.272, 27.926%; route: 10.146, 53.746%; tC2Q: 3.460, 18.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>437.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>434.977</td>
<td>4.640</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C24</td>
<td>core/m_regfile_m_regfile_1_1_s2/AD[3]</td>
</tr>
<tr>
<td>435.257</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_1_s2/DO[1]</td>
</tr>
<tr>
<td>435.259</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>core/m_regfile_DOL_5_G[0]_s6/I1</td>
</tr>
<tr>
<td>436.320</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_5_G[0]_s6/F</td>
</tr>
<tr>
<td>437.896</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_5_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.307, 28.688%; route: 9.731, 52.607%; tC2Q: 3.460, 18.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>437.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>434.977</td>
<td>4.640</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C24</td>
<td>core/m_regfile_m_regfile_1_1_s2/AD[3]</td>
</tr>
<tr>
<td>435.257</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_1_s2/DO[0]</td>
</tr>
<tr>
<td>435.676</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>core/m_regfile_DOL_4_G[0]_s6/I1</td>
</tr>
<tr>
<td>436.702</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_4_G[0]_s6/F</td>
</tr>
<tr>
<td>437.813</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_4_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.272, 28.627%; route: 9.683, 52.584%; tC2Q: 3.460, 18.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>437.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/CLK</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s/DO[3]</td>
</tr>
<tr>
<td>424.649</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>core/m_inst_mod/o_qb_43_s10/I0</td>
</tr>
<tr>
<td>425.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C13[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_43_s10/F</td>
</tr>
<tr>
<td>427.046</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td>core/m_inst_mod/o_qb_11_s20/I1</td>
</tr>
<tr>
<td>427.848</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C16[3][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s20/F</td>
</tr>
<tr>
<td>428.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>core/m_inst_mod/o_qb_11_s19/I2</td>
</tr>
<tr>
<td>429.299</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s19/F</td>
</tr>
<tr>
<td>429.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>430.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>434.977</td>
<td>4.640</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C24</td>
<td>core/m_regfile_m_regfile_1_1_s2/AD[3]</td>
</tr>
<tr>
<td>435.257</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_1_1_s2/DO[2]</td>
</tr>
<tr>
<td>435.259</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>core/m_regfile_DOL_6_G[0]_s6/I1</td>
</tr>
<tr>
<td>435.884</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_6_G[0]_s6/F</td>
</tr>
<tr>
<td>437.792</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_6_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.871, 26.480%; route: 10.064, 54.710%; tC2Q: 3.460, 18.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[4]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>core/io_bus/vc/r_col_table[4]_10_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[4]_10_s0/Q</td>
</tr>
<tr>
<td>420.990</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td>core/io_bus/vc/w_draw_green_2_s62/I0</td>
</tr>
<tr>
<td>422.016</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s62/F</td>
</tr>
<tr>
<td>422.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td>core/io_bus/vc/w_draw_green_2_s57/I0</td>
</tr>
<tr>
<td>422.166</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s57/O</td>
</tr>
<tr>
<td>422.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][B]</td>
<td>core/io_bus/vc/w_draw_green_2_s54/I1</td>
</tr>
<tr>
<td>422.343</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s54/O</td>
</tr>
<tr>
<td>422.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>core/io_bus/vc/w_draw_green_2_s45/I0</td>
</tr>
<tr>
<td>422.520</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s45/O</td>
</tr>
<tr>
<td>422.529</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>core/io_bus/vc/r_green_2_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 48.866%; route: 1.143, 36.496%; tC2Q: 0.458, 14.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[4]_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_red_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>core/io_bus/vc/r_col_table[4]_23_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[4]_23_s0/Q</td>
</tr>
<tr>
<td>420.990</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>core/io_bus/vc/w_draw_red_7_s62/I0</td>
</tr>
<tr>
<td>421.792</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_7_s62/F</td>
</tr>
<tr>
<td>421.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>core/io_bus/vc/w_draw_red_7_s57/I0</td>
</tr>
<tr>
<td>421.942</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_7_s57/O</td>
</tr>
<tr>
<td>421.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>core/io_bus/vc/w_draw_red_7_s54/I1</td>
</tr>
<tr>
<td>422.119</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_7_s54/O</td>
</tr>
<tr>
<td>422.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>core/io_bus/vc/w_draw_red_7_s45/I0</td>
</tr>
<tr>
<td>422.296</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_7_s45/O</td>
</tr>
<tr>
<td>422.305</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_red_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>core/io_bus/vc/r_red_7_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_red_7_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>core/io_bus/vc/r_red_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.306, 44.925%; route: 1.143, 39.308%; tC2Q: 0.458, 15.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[13]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>core/io_bus/vc/r_col_table[13]_7_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[13]_7_s0/Q</td>
</tr>
<tr>
<td>420.675</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>core/io_bus/vc/w_draw_blue_7_s66/I1</td>
</tr>
<tr>
<td>421.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_7_s66/F</td>
</tr>
<tr>
<td>421.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>core/io_bus/vc/w_draw_blue_7_s59/I0</td>
</tr>
<tr>
<td>421.923</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_7_s59/O</td>
</tr>
<tr>
<td>421.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>core/io_bus/vc/w_draw_blue_7_s55/I1</td>
</tr>
<tr>
<td>422.086</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_7_s55/O</td>
</tr>
<tr>
<td>422.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>core/io_bus/vc/w_draw_blue_7_s45/I1</td>
</tr>
<tr>
<td>422.249</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_7_s45/O</td>
</tr>
<tr>
<td>422.264</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>core/io_bus/vc/r_blue_7_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_7_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>core/io_bus/vc/r_blue_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 54.902%; route: 0.835, 29.111%; tC2Q: 0.458, 15.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[3]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>core/io_bus/vc/r_col_table[3]_9_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[3]_9_s0/Q</td>
</tr>
<tr>
<td>420.675</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td>core/io_bus/vc/w_draw_green_1_s61/I1</td>
</tr>
<tr>
<td>421.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s61/F</td>
</tr>
<tr>
<td>421.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][A]</td>
<td>core/io_bus/vc/w_draw_green_1_s56/I1</td>
</tr>
<tr>
<td>421.923</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s56/O</td>
</tr>
<tr>
<td>421.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td>core/io_bus/vc/w_draw_green_1_s54/I0</td>
</tr>
<tr>
<td>422.086</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s54/O</td>
</tr>
<tr>
<td>422.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>core/io_bus/vc/w_draw_green_1_s45/I0</td>
</tr>
<tr>
<td>422.249</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s45/O</td>
</tr>
<tr>
<td>422.264</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>core/io_bus/vc/r_green_1_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_1_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27[1][B]</td>
<td>core/io_bus/vc/r_green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 54.902%; route: 0.835, 29.111%; tC2Q: 0.458, 15.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[15]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>core/io_bus/vc/r_col_table[15]_15_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[15]_15_s0/Q</td>
</tr>
<tr>
<td>420.675</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>core/io_bus/vc/w_draw_green_7_s67/I1</td>
</tr>
<tr>
<td>421.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s67/F</td>
</tr>
<tr>
<td>421.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>core/io_bus/vc/w_draw_green_7_s59/I1</td>
</tr>
<tr>
<td>421.923</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s59/O</td>
</tr>
<tr>
<td>421.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>core/io_bus/vc/w_draw_green_7_s55/I1</td>
</tr>
<tr>
<td>422.086</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s55/O</td>
</tr>
<tr>
<td>422.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][B]</td>
<td>core/io_bus/vc/w_draw_green_7_s45/I1</td>
</tr>
<tr>
<td>422.249</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s45/O</td>
</tr>
<tr>
<td>422.264</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][B]</td>
<td>core/io_bus/vc/r_green_7_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[1][B]</td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 54.902%; route: 0.835, 29.111%; tC2Q: 0.458, 15.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[6]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>core/io_bus/vc/r_col_table[6]_19_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[6]_19_s0/Q</td>
</tr>
<tr>
<td>420.675</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td>core/io_bus/vc/w_draw_red_3_s63/I0</td>
</tr>
<tr>
<td>421.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s63/F</td>
</tr>
<tr>
<td>421.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>core/io_bus/vc/w_draw_red_3_s57/I1</td>
</tr>
<tr>
<td>421.923</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s57/O</td>
</tr>
<tr>
<td>421.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td>core/io_bus/vc/w_draw_red_3_s54/I1</td>
</tr>
<tr>
<td>422.086</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s54/O</td>
</tr>
<tr>
<td>422.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>core/io_bus/vc/w_draw_red_3_s45/I0</td>
</tr>
<tr>
<td>422.249</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s45/O</td>
</tr>
<tr>
<td>422.264</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_red_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>core/io_bus/vc/r_red_3_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_red_3_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>core/io_bus/vc/r_red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 54.902%; route: 0.835, 29.111%; tC2Q: 0.458, 15.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>core/io_bus/vc/r_col_table[2]_0_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[2]_0_s0/Q</td>
</tr>
<tr>
<td>420.659</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>core/io_bus/vc/w_draw_blue_0_s61/I0</td>
</tr>
<tr>
<td>421.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s61/F</td>
</tr>
<tr>
<td>421.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_0_s56/I1</td>
</tr>
<tr>
<td>421.907</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s56/O</td>
</tr>
<tr>
<td>421.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_0_s54/I0</td>
</tr>
<tr>
<td>422.070</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s54/O</td>
</tr>
<tr>
<td>422.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>core/io_bus/vc/w_draw_blue_0_s45/I0</td>
</tr>
<tr>
<td>422.233</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s45/O</td>
</tr>
<tr>
<td>422.248</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>core/io_bus/vc/r_blue_0_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_0_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>core/io_bus/vc/r_blue_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 55.220%; route: 0.818, 28.700%; tC2Q: 0.458, 16.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/u_ser/data_in_reg_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/u_ser/u_ser_dat2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td>u_tx/u_ser/data_in_reg_29_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">u_tx/u_ser/data_in_reg_29_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_tx/u_ser/u_ser_dat2/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_tx/u_ser/u_ser_dat2/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_tx/u_ser/u_ser_dat2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C22[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_vram_write_ready_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>core/io_bus/vc/n1667_s0/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n1667_s0/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_vram_write_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table_din_set_ready_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>core/io_bus/vc/n820_s0/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n820_s0/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table_din_set_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>core/io_bus/counter/n328_s2/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n328_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_count_0_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>core/io_bus/counter/n295_s2/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n295_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/spi/r_bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/spi/r_bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>core/io_bus/spi/r_bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_bit_counter_1_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>core/io_bus/spi/n521_s3/I1</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n521_s3/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_bit_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>core/io_bus/spi/r_bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>core/io_bus/spi/r_bit_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_3_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_3_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/n162_s4/I2</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n162_s4/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_3_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_5_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_5_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>core/io_bus/uart_rx/n160_s3/I2</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n160_s3/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_5_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_2_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>core/io_bus/uart_rx/n167_s2/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n167_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pl_bit_reg_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/n433_s13/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n433_s13/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pl_bit_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/pl_bit_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_5_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/n42_s2/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n42_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/request_reg_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/request_reg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_tx/request_reg_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_tx/request_reg_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_tx/n169_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n169_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_tx/request_reg_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_tx/request_reg_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_tx/request_reg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n6_s4/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n6_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>core/io_bus/counter/n229_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n229_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/spi/r_bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/spi/r_bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/spi/n520_s5/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n520_s5/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_bit_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/spi/r_bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C24[0][A]</td>
<td>core/io_bus/spi/r_bit_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_4_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/n161_s4/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n161_s4/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>core/io_bus/uart_rx/n169_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n169_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>core/io_bus/uart_rx/n153_s3/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n153_s3/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>core/io_bus/uart_tx/n16_s6/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n16_s6/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_6_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_6_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>core/io_bus/uart_tx/n110_s1/I2</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n110_s1/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_6_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_1_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_1_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>core/io_bus/uart_tx/n115_s1/I2</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n115_s1/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_1_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_bit_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_2_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>core/io_bus/uart_tx/n14_s4/I2</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n14_s4/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/spi/r_sclk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/spi/r_sclk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>core/io_bus/spi/r_sclk_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_s1/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>core/io_bus/spi/n296_s3/I0</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n296_s3/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>core/io_bus/spi/r_sclk_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>core/io_bus/spi/r_sclk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/spi/r_sclk_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/spi/r_sclk_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>core/io_bus/spi/r_sclk_counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_counter_8_s0/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>core/io_bus/spi/n287_s0/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/spi/n287_s0/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/spi/r_sclk_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>core/io_bus/spi/r_sclk_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>core/io_bus/spi/r_sclk_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_0_s3/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>core/io_bus/uart_tx/n116_s4/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n116_s4/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>826</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/o_de_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/o_de_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/o_de_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/datacounter_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_190_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_190_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_190_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_174_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_174_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_174_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_166_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_166_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_166_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_162_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_162_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_162_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_160_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_160_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_160_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_159_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_159_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_159_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>826</td>
<td>i_clk</td>
<td>-45.986</td>
<td>0.262</td>
</tr>
<tr>
<td>677</td>
<td>i_clk_dvi</td>
<td>-4.052</td>
<td>0.257</td>
</tr>
<tr>
<td>326</td>
<td>dataenable_sig</td>
<td>0.701</td>
<td>2.674</td>
</tr>
<tr>
<td>195</td>
<td>w_draw_data_0_5</td>
<td>4.728</td>
<td>4.632</td>
</tr>
<tr>
<td>192</td>
<td>w_draw_col_table_adr_0_4</td>
<td>2.270</td>
<td>2.492</td>
</tr>
<tr>
<td>154</td>
<td>w_a_31_10</td>
<td>-44.517</td>
<td>2.658</td>
</tr>
<tr>
<td>113</td>
<td>o_qb[10]</td>
<td>-22.564</td>
<td>3.504</td>
</tr>
<tr>
<td>111</td>
<td>o_qb[11]</td>
<td>-22.953</td>
<td>6.277</td>
</tr>
<tr>
<td>106</td>
<td>w_a_31_8</td>
<td>-43.557</td>
<td>2.852</td>
</tr>
<tr>
<td>103</td>
<td>w_out[1]</td>
<td>-38.978</td>
<td>4.575</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C10</td>
<td>93.06%</td>
</tr>
<tr>
<td>R12C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R25C39</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C38</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C42</td>
<td>84.72%</td>
</tr>
<tr>
<td>R6C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C24</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {i_clk_27MHz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
