<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CMSIS-Core (Cortex-A): GICDistributor_Type Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="extra_search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<script type="text/javascript" src="footer.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
<link href="extra_search.css" rel="stylesheet" type="text/css"/>
<link href="version.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="../../../version.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 55px;">
  <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
  <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
   <div id="projectname">CMSIS-Core (Cortex-A)
   &#160;<span id="projectnumber"><script type="text/javascript">
     <!--
     writeHeader.call(this);
     writeVersionDropdown.call(this);
     //-->
    </script>
   </span>
   </div>
   <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
  <!--END !PROJECT_NAME-->
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
  <ul class="tablist">
    <script type="text/javascript">
      writeComponentTabs.call(this);
    </script>
  </ul>
</div>
<script type="text/javascript">
  writeSubComponentTabs.call(this);
</script>
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structGICDistributor__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">GICDistributor_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Generic Interrupt Controller Distributor (GICD)  
 <a href="structGICDistributor__Type.html#details">More...</a></p>

<p><code>#include &lt;core_ca.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6ca67d9838ab3425864207c3a0399bd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a6ca67d9838ab3425864207c3a0399bd7">CTLR</a></td></tr>
<tr class="memdesc:a6ca67d9838ab3425864207c3a0399bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/W) Distributor Control Register.  <br /></td></tr>
<tr class="separator:a6ca67d9838ab3425864207c3a0399bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405823d97dc90dd9d397a3980e2cd207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a405823d97dc90dd9d397a3980e2cd207">TYPER</a></td></tr>
<tr class="memdesc:a405823d97dc90dd9d397a3980e2cd207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x004 (R/ ) Interrupt Controller Type Register.  <br /></td></tr>
<tr class="separator:a405823d97dc90dd9d397a3980e2cd207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebf65dae4cb82cd3c7deeefca9c9722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#acebf65dae4cb82cd3c7deeefca9c9722">IIDR</a></td></tr>
<tr class="memdesc:acebf65dae4cb82cd3c7deeefca9c9722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x008 (R/ ) Distributor Implementer Identification Register.  <br /></td></tr>
<tr class="separator:acebf65dae4cb82cd3c7deeefca9c9722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24f260e27065660a2059803293084f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ae24f260e27065660a2059803293084f2">STATUSR</a></td></tr>
<tr class="memdesc:ae24f260e27065660a2059803293084f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x010 (R/W) Error Reporting Status Register, optional.  <br /></td></tr>
<tr class="separator:ae24f260e27065660a2059803293084f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f35d6c1bff6ac7a33ac58b151ed3940"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a5f35d6c1bff6ac7a33ac58b151ed3940">SETSPI_NSR</a></td></tr>
<tr class="memdesc:a5f35d6c1bff6ac7a33ac58b151ed3940"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x040 ( /W) Set SPI Register.  <br /></td></tr>
<tr class="separator:a5f35d6c1bff6ac7a33ac58b151ed3940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88657f0219275f324f66f4715661e1b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a88657f0219275f324f66f4715661e1b7">CLRSPI_NSR</a></td></tr>
<tr class="memdesc:a88657f0219275f324f66f4715661e1b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x048 ( /W) Clear SPI Register.  <br /></td></tr>
<tr class="separator:a88657f0219275f324f66f4715661e1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eaf8c4fe9c97e97d04b9fb1e73836de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a8eaf8c4fe9c97e97d04b9fb1e73836de">SETSPI_SR</a></td></tr>
<tr class="memdesc:a8eaf8c4fe9c97e97d04b9fb1e73836de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x050 ( /W) Set SPI, Secure Register.  <br /></td></tr>
<tr class="separator:a8eaf8c4fe9c97e97d04b9fb1e73836de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10cd230c8b023ebd5c6b8fa866fe4732"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a10cd230c8b023ebd5c6b8fa866fe4732">CLRSPI_SR</a></td></tr>
<tr class="memdesc:a10cd230c8b023ebd5c6b8fa866fe4732"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x058 ( /W) Clear SPI, Secure Register.  <br /></td></tr>
<tr class="separator:a10cd230c8b023ebd5c6b8fa866fe4732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9effdd633c6e75651d9f53caace306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a6a9effdd633c6e75651d9f53caace306">IGROUPR</a> [32]</td></tr>
<tr class="memdesc:a6a9effdd633c6e75651d9f53caace306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x080 (R/W) Interrupt Group Registers.  <br /></td></tr>
<tr class="separator:a6a9effdd633c6e75651d9f53caace306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da3a2066b64644a0bb8a3066075ba87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a1da3a2066b64644a0bb8a3066075ba87">ISENABLER</a> [32]</td></tr>
<tr class="memdesc:a1da3a2066b64644a0bb8a3066075ba87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x100 (R/W) Interrupt Set-Enable Registers.  <br /></td></tr>
<tr class="separator:a1da3a2066b64644a0bb8a3066075ba87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390fa9f2f460951b2c6094932d890807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a390fa9f2f460951b2c6094932d890807">ICENABLER</a> [32]</td></tr>
<tr class="memdesc:a390fa9f2f460951b2c6094932d890807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x180 (R/W) Interrupt Clear-Enable Registers.  <br /></td></tr>
<tr class="separator:a390fa9f2f460951b2c6094932d890807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c15cd75ce30d8946792e2a1a19556a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a1c15cd75ce30d8946792e2a1a19556a5">ISPENDR</a> [32]</td></tr>
<tr class="memdesc:a1c15cd75ce30d8946792e2a1a19556a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x200 (R/W) Interrupt Set-Pending Registers.  <br /></td></tr>
<tr class="separator:a1c15cd75ce30d8946792e2a1a19556a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0155cb4637845258e4ee76cd93cca2a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a0155cb4637845258e4ee76cd93cca2a6">ICPENDR</a> [32]</td></tr>
<tr class="memdesc:a0155cb4637845258e4ee76cd93cca2a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x280 (R/W) Interrupt Clear-Pending Registers.  <br /></td></tr>
<tr class="separator:a0155cb4637845258e4ee76cd93cca2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb8e1ef5a88293e2759c41f6057ccc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a5eb8e1ef5a88293e2759c41f6057ccc4">ISACTIVER</a> [32]</td></tr>
<tr class="memdesc:a5eb8e1ef5a88293e2759c41f6057ccc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x300 (R/W) Interrupt Set-Active Registers.  <br /></td></tr>
<tr class="separator:a5eb8e1ef5a88293e2759c41f6057ccc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fd4c1ad19b5a332e403bb9966ba967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ac0fd4c1ad19b5a332e403bb9966ba967">ICACTIVER</a> [32]</td></tr>
<tr class="memdesc:ac0fd4c1ad19b5a332e403bb9966ba967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x380 (R/W) Interrupt Clear-Active Registers.  <br /></td></tr>
<tr class="separator:ac0fd4c1ad19b5a332e403bb9966ba967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab408bd022ce4076aa38233b4f93df62d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ab408bd022ce4076aa38233b4f93df62d">IPRIORITYR</a> [255]</td></tr>
<tr class="memdesc:ab408bd022ce4076aa38233b4f93df62d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x400 (R/W) Interrupt Priority Registers.  <br /></td></tr>
<tr class="separator:ab408bd022ce4076aa38233b4f93df62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f81374b2766e69d841cbc7200ec7061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a3f81374b2766e69d841cbc7200ec7061">ITARGETSR</a> [255]</td></tr>
<tr class="memdesc:a3f81374b2766e69d841cbc7200ec7061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x800 (R/W) Interrupt Targets Registers.  <br /></td></tr>
<tr class="separator:a3f81374b2766e69d841cbc7200ec7061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b306a630388c795d3cd32fc2e23a2b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a9b306a630388c795d3cd32fc2e23a2b5">ICFGR</a> [64]</td></tr>
<tr class="memdesc:a9b306a630388c795d3cd32fc2e23a2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xC00 (R/W) Interrupt Configuration Registers.  <br /></td></tr>
<tr class="separator:a9b306a630388c795d3cd32fc2e23a2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9eeb19ca95d0b95828f1f98700b5689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ae9eeb19ca95d0b95828f1f98700b5689">IGRPMODR</a> [32]</td></tr>
<tr class="memdesc:ae9eeb19ca95d0b95828f1f98700b5689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xD00 (R/W) Interrupt Group Modifier Registers.  <br /></td></tr>
<tr class="separator:ae9eeb19ca95d0b95828f1f98700b5689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644abefb7064e434db20cc6dab5fe5f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a644abefb7064e434db20cc6dab5fe5f1">NSACR</a> [64]</td></tr>
<tr class="memdesc:a644abefb7064e434db20cc6dab5fe5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xE00 (R/W) Non-secure Access Control Registers.  <br /></td></tr>
<tr class="separator:a644abefb7064e434db20cc6dab5fe5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac65c4a5394926cc9518753a00d4da1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a6ac65c4a5394926cc9518753a00d4da1">SGIR</a></td></tr>
<tr class="memdesc:a6ac65c4a5394926cc9518753a00d4da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xF00 ( /W) Software Generated Interrupt Register.  <br /></td></tr>
<tr class="separator:a6ac65c4a5394926cc9518753a00d4da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f2473e7f8bbd62fb4f23988d872d14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ab9f2473e7f8bbd62fb4f23988d872d14">CPENDSGIR</a> [4]</td></tr>
<tr class="memdesc:ab9f2473e7f8bbd62fb4f23988d872d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xF10 (R/W) SGI Clear-Pending Registers.  <br /></td></tr>
<tr class="separator:ab9f2473e7f8bbd62fb4f23988d872d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bc488789f97ead0767d363aca941a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#af6bc488789f97ead0767d363aca941a7">SPENDSGIR</a> [4]</td></tr>
<tr class="memdesc:af6bc488789f97ead0767d363aca941a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xF20 (R/W) SGI Set-Pending Registers.  <br /></td></tr>
<tr class="separator:af6bc488789f97ead0767d363aca941a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e0c679e5f45710deea474ab0d39cdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a73e0c679e5f45710deea474ab0d39cdb">IROUTER</a> [988]</td></tr>
<tr class="memdesc:a73e0c679e5f45710deea474ab0d39cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x6100(R/W) Interrupt Routing Registers.  <br /></td></tr>
<tr class="separator:a73e0c679e5f45710deea474ab0d39cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Structure type to access the Generic Interrupt Controller Distributor (GICD) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a88657f0219275f324f66f4715661e1b7" name="a88657f0219275f324f66f4715661e1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88657f0219275f324f66f4715661e1b7">&#9670;&#160;</a></span>CLRSPI_NSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t GICDistributor_Type::CLRSPI_NSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x048 ( /W) Clear SPI Register. </p>

</div>
</div>
<a id="a10cd230c8b023ebd5c6b8fa866fe4732" name="a10cd230c8b023ebd5c6b8fa866fe4732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10cd230c8b023ebd5c6b8fa866fe4732">&#9670;&#160;</a></span>CLRSPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t GICDistributor_Type::CLRSPI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x058 ( /W) Clear SPI, Secure Register. </p>

</div>
</div>
<a id="ab9f2473e7f8bbd62fb4f23988d872d14" name="ab9f2473e7f8bbd62fb4f23988d872d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f2473e7f8bbd62fb4f23988d872d14">&#9670;&#160;</a></span>CPENDSGIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::CPENDSGIR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xF10 (R/W) SGI Clear-Pending Registers. </p>

</div>
</div>
<a id="a6ca67d9838ab3425864207c3a0399bd7" name="a6ca67d9838ab3425864207c3a0399bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca67d9838ab3425864207c3a0399bd7">&#9670;&#160;</a></span>CTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::CTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x000 (R/W) Distributor Control Register. </p>

</div>
</div>
<a id="ac0fd4c1ad19b5a332e403bb9966ba967" name="ac0fd4c1ad19b5a332e403bb9966ba967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0fd4c1ad19b5a332e403bb9966ba967">&#9670;&#160;</a></span>ICACTIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICACTIVER[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x380 (R/W) Interrupt Clear-Active Registers. </p>

</div>
</div>
<a id="a390fa9f2f460951b2c6094932d890807" name="a390fa9f2f460951b2c6094932d890807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390fa9f2f460951b2c6094932d890807">&#9670;&#160;</a></span>ICENABLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICENABLER[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x180 (R/W) Interrupt Clear-Enable Registers. </p>

</div>
</div>
<a id="a9b306a630388c795d3cd32fc2e23a2b5" name="a9b306a630388c795d3cd32fc2e23a2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b306a630388c795d3cd32fc2e23a2b5">&#9670;&#160;</a></span>ICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICFGR[64]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xC00 (R/W) Interrupt Configuration Registers. </p>

</div>
</div>
<a id="a0155cb4637845258e4ee76cd93cca2a6" name="a0155cb4637845258e4ee76cd93cca2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0155cb4637845258e4ee76cd93cca2a6">&#9670;&#160;</a></span>ICPENDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICPENDR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x280 (R/W) Interrupt Clear-Pending Registers. </p>

</div>
</div>
<a id="a6a9effdd633c6e75651d9f53caace306" name="a6a9effdd633c6e75651d9f53caace306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9effdd633c6e75651d9f53caace306">&#9670;&#160;</a></span>IGROUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::IGROUPR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x080 (R/W) Interrupt Group Registers. </p>

</div>
</div>
<a id="ae9eeb19ca95d0b95828f1f98700b5689" name="ae9eeb19ca95d0b95828f1f98700b5689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9eeb19ca95d0b95828f1f98700b5689">&#9670;&#160;</a></span>IGRPMODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::IGRPMODR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xD00 (R/W) Interrupt Group Modifier Registers. </p>

</div>
</div>
<a id="acebf65dae4cb82cd3c7deeefca9c9722" name="acebf65dae4cb82cd3c7deeefca9c9722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebf65dae4cb82cd3c7deeefca9c9722">&#9670;&#160;</a></span>IIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t GICDistributor_Type::IIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x008 (R/ ) Distributor Implementer Identification Register. </p>

</div>
</div>
<a id="ab408bd022ce4076aa38233b4f93df62d" name="ab408bd022ce4076aa38233b4f93df62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab408bd022ce4076aa38233b4f93df62d">&#9670;&#160;</a></span>IPRIORITYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::IPRIORITYR[255]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x400 (R/W) Interrupt Priority Registers. </p>

</div>
</div>
<a id="a73e0c679e5f45710deea474ab0d39cdb" name="a73e0c679e5f45710deea474ab0d39cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e0c679e5f45710deea474ab0d39cdb">&#9670;&#160;</a></span>IROUTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint64_t GICDistributor_Type::IROUTER[988]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x6100(R/W) Interrupt Routing Registers. </p>

</div>
</div>
<a id="a5eb8e1ef5a88293e2759c41f6057ccc4" name="a5eb8e1ef5a88293e2759c41f6057ccc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb8e1ef5a88293e2759c41f6057ccc4">&#9670;&#160;</a></span>ISACTIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ISACTIVER[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x300 (R/W) Interrupt Set-Active Registers. </p>

</div>
</div>
<a id="a1da3a2066b64644a0bb8a3066075ba87" name="a1da3a2066b64644a0bb8a3066075ba87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da3a2066b64644a0bb8a3066075ba87">&#9670;&#160;</a></span>ISENABLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ISENABLER[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x100 (R/W) Interrupt Set-Enable Registers. </p>

</div>
</div>
<a id="a1c15cd75ce30d8946792e2a1a19556a5" name="a1c15cd75ce30d8946792e2a1a19556a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c15cd75ce30d8946792e2a1a19556a5">&#9670;&#160;</a></span>ISPENDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ISPENDR[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x200 (R/W) Interrupt Set-Pending Registers. </p>

</div>
</div>
<a id="a3f81374b2766e69d841cbc7200ec7061" name="a3f81374b2766e69d841cbc7200ec7061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f81374b2766e69d841cbc7200ec7061">&#9670;&#160;</a></span>ITARGETSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ITARGETSR[255]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x800 (R/W) Interrupt Targets Registers. </p>

</div>
</div>
<a id="a644abefb7064e434db20cc6dab5fe5f1" name="a644abefb7064e434db20cc6dab5fe5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644abefb7064e434db20cc6dab5fe5f1">&#9670;&#160;</a></span>NSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::NSACR[64]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xE00 (R/W) Non-secure Access Control Registers. </p>

</div>
</div>
<a id="a5f35d6c1bff6ac7a33ac58b151ed3940" name="a5f35d6c1bff6ac7a33ac58b151ed3940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f35d6c1bff6ac7a33ac58b151ed3940">&#9670;&#160;</a></span>SETSPI_NSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t GICDistributor_Type::SETSPI_NSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x040 ( /W) Set SPI Register. </p>

</div>
</div>
<a id="a8eaf8c4fe9c97e97d04b9fb1e73836de" name="a8eaf8c4fe9c97e97d04b9fb1e73836de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eaf8c4fe9c97e97d04b9fb1e73836de">&#9670;&#160;</a></span>SETSPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t GICDistributor_Type::SETSPI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x050 ( /W) Set SPI, Secure Register. </p>

</div>
</div>
<a id="a6ac65c4a5394926cc9518753a00d4da1" name="a6ac65c4a5394926cc9518753a00d4da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac65c4a5394926cc9518753a00d4da1">&#9670;&#160;</a></span>SGIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t GICDistributor_Type::SGIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xF00 ( /W) Software Generated Interrupt Register. </p>

</div>
</div>
<a id="af6bc488789f97ead0767d363aca941a7" name="af6bc488789f97ead0767d363aca941a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6bc488789f97ead0767d363aca941a7">&#9670;&#160;</a></span>SPENDSGIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::SPENDSGIR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0xF20 (R/W) SGI Set-Pending Registers. </p>

</div>
</div>
<a id="ae24f260e27065660a2059803293084f2" name="ae24f260e27065660a2059803293084f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24f260e27065660a2059803293084f2">&#9670;&#160;</a></span>STATUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::STATUSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x010 (R/W) Error Reporting Status Register, optional. </p>

</div>
</div>
<a id="a405823d97dc90dd9d397a3980e2cd207" name="a405823d97dc90dd9d397a3980e2cd207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405823d97dc90dd9d397a3980e2cd207">&#9670;&#160;</a></span>TYPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t GICDistributor_Type::TYPER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x004 (R/ ) Interrupt Controller Type Register. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structGICDistributor__Type.html">GICDistributor_Type</a></li>
    <li class="footer">
      <script type="text/javascript">
        <!--
        writeFooter.call(this);
        //-->
      </script> 
    </li>
  </ul>
</div>
</body>
</html>
