// Seed: 913103140
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  if (-1) wand id_3 = 1;
  else begin : LABEL_0
    begin : LABEL_0
      wire id_4;
    end
    assign id_3 = 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wor id_2,
    id_21,
    output supply0 id_3,
    output wand id_4,
    input tri1 id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    output wire id_10,
    output supply0 id_11,
    input wand id_12,
    input tri1 id_13,
    output tri0 id_14,
    output uwire id_15,
    output wand id_16,
    input wand id_17,
    output wire id_18,
    output wand id_19
);
  wand id_22 = 1, id_23, id_24, id_25;
  xor primCall (id_14, id_5, id_22, id_12, id_17, id_13, id_24, id_7, id_0, id_8, id_25, id_23);
  module_0 modCall_1 (
      id_0,
      id_9
  );
  assign modCall_1.type_0 = 0;
endmodule
