
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= A_MEM.Out=>A_WB.In                                      Premise(F6)
	S9= LIMMEXT.Out=>B_EX.In                                    Premise(F7)
	S10= B_MEM.Out=>B_WB.In                                     Premise(F8)
	S11= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F9)
	S12= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F10)
	S13= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F11)
	S14= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F25)
	S28= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F29)
	S32= IR_MEM.Out=>FU.IR_MEM                                  Premise(F30)
	S33= IR_WB.Out=>FU.IR_WB                                    Premise(F31)
	S34= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F32)
	S35= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F33)
	S36= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F34)
	S37= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F35)
	S38= ALUOut_MEM.Out=>FU.InMEM                               Premise(F36)
	S39= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F37)
	S40= ALUOut_WB.Out=>FU.InWB                                 Premise(F38)
	S41= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F39)
	S42= ALUOut_WB.Out=>GPR.WData                               Premise(F40)
	S43= IR_WB.Out20_16=>GPR.WReg                               Premise(F41)
	S44= IMMU.Addr=>IAddrReg.In                                 Premise(F42)
	S45= PC.Out=>ICache.IEA                                     Premise(F43)
	S46= ICache.IEA=addr                                        Path(S4,S45)
	S47= ICache.Hit=ICacheHit(addr)                             ICache-Search(S46)
	S48= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S47,S19)
	S49= FU.ICacheHit=ICacheHit(addr)                           Path(S47,S29)
	S50= PC.Out=>ICache.IEA                                     Premise(F44)
	S51= IMem.MEM8WordOut=>ICache.WData                         Premise(F45)
	S52= ICache.Out=>ICacheReg.In                               Premise(F46)
	S53= PC.Out=>IMMU.IEA                                       Premise(F47)
	S54= IMMU.IEA=addr                                          Path(S4,S53)
	S55= CP0.ASID=>IMMU.PID                                     Premise(F48)
	S56= IMMU.PID=pid                                           Path(S3,S55)
	S57= IMMU.Addr={pid,addr}                                   IMMU-Search(S56,S54)
	S58= IAddrReg.In={pid,addr}                                 Path(S57,S44)
	S59= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S56,S54)
	S60= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S59,S20)
	S61= IAddrReg.Out=>IMem.RAddr                               Premise(F49)
	S62= ICacheReg.Out=>IRMux.CacheData                         Premise(F50)
	S63= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F51)
	S64= IMem.Out=>IRMux.MemData                                Premise(F52)
	S65= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F53)
	S66= IR_MEM.Out=>IR_DMMU1.In                                Premise(F54)
	S67= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F55)
	S68= ICache.Out=>IR_ID.In                                   Premise(F56)
	S69= IRMux.Out=>IR_ID.In                                    Premise(F57)
	S70= ICache.Out=>IR_IMMU.In                                 Premise(F58)
	S71= IR_MEM.Out=>IR_WB.In                                   Premise(F59)
	S72= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F60)
	S73= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F61)
	S74= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F62)
	S75= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F63)
	S76= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F64)
	S77= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F65)
	S78= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F66)
	S79= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F67)
	S80= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F68)
	S81= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F69)
	S82= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F70)
	S83= IR_EX.Out31_26=>CU_EX.Op                               Premise(F71)
	S84= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F72)
	S85= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F73)
	S86= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F74)
	S87= IR_ID.Out31_26=>CU_ID.Op                               Premise(F75)
	S88= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F76)
	S89= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F77)
	S90= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F78)
	S91= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F79)
	S92= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F80)
	S93= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F81)
	S94= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F82)
	S95= IR_WB.Out31_26=>CU_WB.Op                               Premise(F83)
	S96= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F84)
	S97= CtrlA_EX=0                                             Premise(F85)
	S98= CtrlB_EX=0                                             Premise(F86)
	S99= CtrlALUOut_MEM=0                                       Premise(F87)
	S100= CtrlALUOut_DMMU1=0                                    Premise(F88)
	S101= CtrlALUOut_DMMU2=0                                    Premise(F89)
	S102= CtrlALUOut_WB=0                                       Premise(F90)
	S103= CtrlA_MEM=0                                           Premise(F91)
	S104= CtrlA_WB=0                                            Premise(F92)
	S105= CtrlB_MEM=0                                           Premise(F93)
	S106= CtrlB_WB=0                                            Premise(F94)
	S107= CtrlICache=0                                          Premise(F95)
	S108= CtrlIMMU=0                                            Premise(F96)
	S109= CtrlIR_DMMU1=0                                        Premise(F97)
	S110= CtrlIR_DMMU2=0                                        Premise(F98)
	S111= CtrlIR_EX=0                                           Premise(F99)
	S112= CtrlIR_ID=0                                           Premise(F100)
	S113= CtrlIR_IMMU=1                                         Premise(F101)
	S114= CtrlIR_MEM=0                                          Premise(F102)
	S115= CtrlIR_WB=0                                           Premise(F103)
	S116= CtrlGPR=0                                             Premise(F104)
	S117= CtrlIAddrReg=1                                        Premise(F105)
	S118= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S58,S117)
	S119= CtrlPC=0                                              Premise(F106)
	S120= CtrlPCInc=0                                           Premise(F107)
	S121= PC[Out]=addr                                          PC-Hold(S1,S119,S120)
	S122= CtrlIMem=0                                            Premise(F108)
	S123= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S122)
	S124= CtrlICacheReg=1                                       Premise(F109)
	S125= CtrlASIDIn=0                                          Premise(F110)
	S126= CtrlCP0=0                                             Premise(F111)
	S127= CP0[ASID]=pid                                         CP0-Hold(S0,S126)
	S128= CtrlEPCIn=0                                           Premise(F112)
	S129= CtrlExCodeIn=0                                        Premise(F113)
	S130= CtrlIRMux=0                                           Premise(F114)
	S131= GPR[rS]=a                                             Premise(F115)

IMMU	S132= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S118)
	S133= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S118)
	S134= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S118)
	S135= PC.Out=addr                                           PC-Out(S121)
	S136= CP0.ASID=pid                                          CP0-Read-ASID(S127)
	S137= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F116)
	S138= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F117)
	S139= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F118)
	S140= A_MEM.Out=>A_WB.In                                    Premise(F119)
	S141= LIMMEXT.Out=>B_EX.In                                  Premise(F120)
	S142= B_MEM.Out=>B_WB.In                                    Premise(F121)
	S143= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F122)
	S144= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F123)
	S145= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F124)
	S146= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F125)
	S147= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F126)
	S148= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F127)
	S149= FU.Bub_IF=>CU_IF.Bub                                  Premise(F128)
	S150= FU.Halt_IF=>CU_IF.Halt                                Premise(F129)
	S151= ICache.Hit=>CU_IF.ICacheHit                           Premise(F130)
	S152= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F131)
	S153= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F132)
	S154= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F133)
	S155= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F134)
	S156= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F135)
	S157= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F136)
	S158= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F137)
	S159= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F138)
	S160= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F139)
	S161= ICache.Hit=>FU.ICacheHit                              Premise(F140)
	S162= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F141)
	S163= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F142)
	S164= IR_MEM.Out=>FU.IR_MEM                                 Premise(F143)
	S165= IR_WB.Out=>FU.IR_WB                                   Premise(F144)
	S166= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F145)
	S167= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F146)
	S168= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F147)
	S169= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F148)
	S170= ALUOut_MEM.Out=>FU.InMEM                              Premise(F149)
	S171= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F150)
	S172= ALUOut_WB.Out=>FU.InWB                                Premise(F151)
	S173= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F152)
	S174= ALUOut_WB.Out=>GPR.WData                              Premise(F153)
	S175= IR_WB.Out20_16=>GPR.WReg                              Premise(F154)
	S176= IMMU.Addr=>IAddrReg.In                                Premise(F155)
	S177= PC.Out=>ICache.IEA                                    Premise(F156)
	S178= ICache.IEA=addr                                       Path(S135,S177)
	S179= ICache.Hit=ICacheHit(addr)                            ICache-Search(S178)
	S180= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S179,S151)
	S181= FU.ICacheHit=ICacheHit(addr)                          Path(S179,S161)
	S182= PC.Out=>ICache.IEA                                    Premise(F157)
	S183= IMem.MEM8WordOut=>ICache.WData                        Premise(F158)
	S184= ICache.Out=>ICacheReg.In                              Premise(F159)
	S185= PC.Out=>IMMU.IEA                                      Premise(F160)
	S186= IMMU.IEA=addr                                         Path(S135,S185)
	S187= CP0.ASID=>IMMU.PID                                    Premise(F161)
	S188= IMMU.PID=pid                                          Path(S136,S187)
	S189= IMMU.Addr={pid,addr}                                  IMMU-Search(S188,S186)
	S190= IAddrReg.In={pid,addr}                                Path(S189,S176)
	S191= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S188,S186)
	S192= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S191,S152)
	S193= IAddrReg.Out=>IMem.RAddr                              Premise(F162)
	S194= IMem.RAddr={pid,addr}                                 Path(S132,S193)
	S195= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S194,S123)
	S196= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S194,S123)
	S197= ICache.WData=IMemGet8Word({pid,addr})                 Path(S196,S183)
	S198= ICacheReg.Out=>IRMux.CacheData                        Premise(F163)
	S199= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F164)
	S200= IMem.Out=>IRMux.MemData                               Premise(F165)
	S201= IRMux.MemData={12,rS,rD,UIMM}                         Path(S195,S200)
	S202= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S201)
	S203= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F166)
	S204= IR_MEM.Out=>IR_DMMU1.In                               Premise(F167)
	S205= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F168)
	S206= ICache.Out=>IR_ID.In                                  Premise(F169)
	S207= IRMux.Out=>IR_ID.In                                   Premise(F170)
	S208= IR_ID.In={12,rS,rD,UIMM}                              Path(S202,S207)
	S209= ICache.Out=>IR_IMMU.In                                Premise(F171)
	S210= IR_MEM.Out=>IR_WB.In                                  Premise(F172)
	S211= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F173)
	S212= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F174)
	S213= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F175)
	S214= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F176)
	S215= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F177)
	S216= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F178)
	S217= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F179)
	S218= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F180)
	S219= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F181)
	S220= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F182)
	S221= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F183)
	S222= IR_EX.Out31_26=>CU_EX.Op                              Premise(F184)
	S223= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F185)
	S224= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F186)
	S225= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F187)
	S226= IR_ID.Out31_26=>CU_ID.Op                              Premise(F188)
	S227= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F189)
	S228= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F190)
	S229= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F191)
	S230= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F192)
	S231= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F193)
	S232= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F194)
	S233= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F195)
	S234= IR_WB.Out31_26=>CU_WB.Op                              Premise(F196)
	S235= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F197)
	S236= CtrlA_EX=0                                            Premise(F198)
	S237= CtrlB_EX=0                                            Premise(F199)
	S238= CtrlALUOut_MEM=0                                      Premise(F200)
	S239= CtrlALUOut_DMMU1=0                                    Premise(F201)
	S240= CtrlALUOut_DMMU2=0                                    Premise(F202)
	S241= CtrlALUOut_WB=0                                       Premise(F203)
	S242= CtrlA_MEM=0                                           Premise(F204)
	S243= CtrlA_WB=0                                            Premise(F205)
	S244= CtrlB_MEM=0                                           Premise(F206)
	S245= CtrlB_WB=0                                            Premise(F207)
	S246= CtrlICache=1                                          Premise(F208)
	S247= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S178,S197,S246)
	S248= CtrlIMMU=0                                            Premise(F209)
	S249= CtrlIR_DMMU1=0                                        Premise(F210)
	S250= CtrlIR_DMMU2=0                                        Premise(F211)
	S251= CtrlIR_EX=0                                           Premise(F212)
	S252= CtrlIR_ID=1                                           Premise(F213)
	S253= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S208,S252)
	S254= CtrlIR_IMMU=0                                         Premise(F214)
	S255= CtrlIR_MEM=0                                          Premise(F215)
	S256= CtrlIR_WB=0                                           Premise(F216)
	S257= CtrlGPR=0                                             Premise(F217)
	S258= GPR[rS]=a                                             GPR-Hold(S131,S257)
	S259= CtrlIAddrReg=0                                        Premise(F218)
	S260= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S118,S259)
	S261= CtrlPC=0                                              Premise(F219)
	S262= CtrlPCInc=1                                           Premise(F220)
	S263= PC[Out]=addr+4                                        PC-Inc(S121,S261,S262)
	S264= PC[CIA]=addr                                          PC-Inc(S121,S261,S262)
	S265= CtrlIMem=0                                            Premise(F221)
	S266= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S123,S265)
	S267= CtrlICacheReg=0                                       Premise(F222)
	S268= CtrlASIDIn=0                                          Premise(F223)
	S269= CtrlCP0=0                                             Premise(F224)
	S270= CP0[ASID]=pid                                         CP0-Hold(S127,S269)
	S271= CtrlEPCIn=0                                           Premise(F225)
	S272= CtrlExCodeIn=0                                        Premise(F226)
	S273= CtrlIRMux=0                                           Premise(F227)

ID	S274= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S253)
	S275= IR_ID.Out31_26=12                                     IR-Out(S253)
	S276= IR_ID.Out25_21=rS                                     IR-Out(S253)
	S277= IR_ID.Out20_16=rD                                     IR-Out(S253)
	S278= IR_ID.Out15_0=UIMM                                    IR-Out(S253)
	S279= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S260)
	S280= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S260)
	S281= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S260)
	S282= PC.Out=addr+4                                         PC-Out(S263)
	S283= PC.CIA=addr                                           PC-Out(S264)
	S284= PC.CIA31_28=addr[31:28]                               PC-Out(S264)
	S285= CP0.ASID=pid                                          CP0-Read-ASID(S270)
	S286= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F228)
	S287= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F229)
	S288= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F230)
	S289= A_MEM.Out=>A_WB.In                                    Premise(F231)
	S290= LIMMEXT.Out=>B_EX.In                                  Premise(F232)
	S291= B_MEM.Out=>B_WB.In                                    Premise(F233)
	S292= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F234)
	S293= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F235)
	S294= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F236)
	S295= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F237)
	S296= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F238)
	S297= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F239)
	S298= FU.Bub_IF=>CU_IF.Bub                                  Premise(F240)
	S299= FU.Halt_IF=>CU_IF.Halt                                Premise(F241)
	S300= ICache.Hit=>CU_IF.ICacheHit                           Premise(F242)
	S301= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F243)
	S302= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F244)
	S303= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F245)
	S304= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F246)
	S305= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F247)
	S306= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F248)
	S307= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F249)
	S308= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F250)
	S309= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F251)
	S310= ICache.Hit=>FU.ICacheHit                              Premise(F252)
	S311= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F253)
	S312= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F254)
	S313= IR_MEM.Out=>FU.IR_MEM                                 Premise(F255)
	S314= IR_WB.Out=>FU.IR_WB                                   Premise(F256)
	S315= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F257)
	S316= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F258)
	S317= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F259)
	S318= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F260)
	S319= FU.InID2_RReg=5'b00000                                Premise(F261)
	S320= ALUOut_MEM.Out=>FU.InMEM                              Premise(F262)
	S321= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F263)
	S322= ALUOut_WB.Out=>FU.InWB                                Premise(F264)
	S323= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F265)
	S324= ALUOut_WB.Out=>GPR.WData                              Premise(F266)
	S325= IR_WB.Out20_16=>GPR.WReg                              Premise(F267)
	S326= IMMU.Addr=>IAddrReg.In                                Premise(F268)
	S327= PC.Out=>ICache.IEA                                    Premise(F269)
	S328= ICache.IEA=addr+4                                     Path(S282,S327)
	S329= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S328)
	S330= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S329,S300)
	S331= FU.ICacheHit=ICacheHit(addr+4)                        Path(S329,S310)
	S332= PC.Out=>ICache.IEA                                    Premise(F270)
	S333= IMem.MEM8WordOut=>ICache.WData                        Premise(F271)
	S334= ICache.Out=>ICacheReg.In                              Premise(F272)
	S335= PC.Out=>IMMU.IEA                                      Premise(F273)
	S336= IMMU.IEA=addr+4                                       Path(S282,S335)
	S337= CP0.ASID=>IMMU.PID                                    Premise(F274)
	S338= IMMU.PID=pid                                          Path(S285,S337)
	S339= IMMU.Addr={pid,addr+4}                                IMMU-Search(S338,S336)
	S340= IAddrReg.In={pid,addr+4}                              Path(S339,S326)
	S341= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S338,S336)
	S342= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S341,S301)
	S343= IAddrReg.Out=>IMem.RAddr                              Premise(F275)
	S344= IMem.RAddr={pid,addr}                                 Path(S279,S343)
	S345= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S344,S266)
	S346= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S344,S266)
	S347= ICache.WData=IMemGet8Word({pid,addr})                 Path(S346,S333)
	S348= ICacheReg.Out=>IRMux.CacheData                        Premise(F276)
	S349= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F277)
	S350= IMem.Out=>IRMux.MemData                               Premise(F278)
	S351= IRMux.MemData={12,rS,rD,UIMM}                         Path(S345,S350)
	S352= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S351)
	S353= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F279)
	S354= IR_MEM.Out=>IR_DMMU1.In                               Premise(F280)
	S355= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F281)
	S356= ICache.Out=>IR_ID.In                                  Premise(F282)
	S357= IRMux.Out=>IR_ID.In                                   Premise(F283)
	S358= IR_ID.In={12,rS,rD,UIMM}                              Path(S352,S357)
	S359= ICache.Out=>IR_IMMU.In                                Premise(F284)
	S360= IR_MEM.Out=>IR_WB.In                                  Premise(F285)
	S361= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F286)
	S362= LIMMEXT.In=UIMM                                       Path(S278,S361)
	S363= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S362)
	S364= B_EX.In={16{0},UIMM}                                  Path(S363,S290)
	S365= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F287)
	S366= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F288)
	S367= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F289)
	S368= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F290)
	S369= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F291)
	S370= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F292)
	S371= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F293)
	S372= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F294)
	S373= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F295)
	S374= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F296)
	S375= IR_EX.Out31_26=>CU_EX.Op                              Premise(F297)
	S376= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F298)
	S377= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F299)
	S378= CU_ID.IRFunc1=rD                                      Path(S277,S377)
	S379= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F300)
	S380= CU_ID.IRFunc2=rS                                      Path(S276,S379)
	S381= IR_ID.Out31_26=>CU_ID.Op                              Premise(F301)
	S382= CU_ID.Op=12                                           Path(S275,S381)
	S383= CU_ID.Func=alu_add                                    CU_ID(S382)
	S384= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F302)
	S385= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F303)
	S386= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F304)
	S387= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F305)
	S388= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F306)
	S389= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F307)
	S390= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F308)
	S391= IR_WB.Out31_26=>CU_WB.Op                              Premise(F309)
	S392= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F310)
	S393= CtrlA_EX=1                                            Premise(F311)
	S394= CtrlB_EX=1                                            Premise(F312)
	S395= [B_EX]={16{0},UIMM}                                   B_EX-Write(S364,S394)
	S396= CtrlALUOut_MEM=0                                      Premise(F313)
	S397= CtrlALUOut_DMMU1=0                                    Premise(F314)
	S398= CtrlALUOut_DMMU2=0                                    Premise(F315)
	S399= CtrlALUOut_WB=0                                       Premise(F316)
	S400= CtrlA_MEM=0                                           Premise(F317)
	S401= CtrlA_WB=0                                            Premise(F318)
	S402= CtrlB_MEM=0                                           Premise(F319)
	S403= CtrlB_WB=0                                            Premise(F320)
	S404= CtrlICache=0                                          Premise(F321)
	S405= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S247,S404)
	S406= CtrlIMMU=0                                            Premise(F322)
	S407= CtrlIR_DMMU1=0                                        Premise(F323)
	S408= CtrlIR_DMMU2=0                                        Premise(F324)
	S409= CtrlIR_EX=1                                           Premise(F325)
	S410= CtrlIR_ID=0                                           Premise(F326)
	S411= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S253,S410)
	S412= CtrlIR_IMMU=0                                         Premise(F327)
	S413= CtrlIR_MEM=0                                          Premise(F328)
	S414= CtrlIR_WB=0                                           Premise(F329)
	S415= CtrlGPR=0                                             Premise(F330)
	S416= GPR[rS]=a                                             GPR-Hold(S258,S415)
	S417= CtrlIAddrReg=0                                        Premise(F331)
	S418= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S260,S417)
	S419= CtrlPC=0                                              Premise(F332)
	S420= CtrlPCInc=0                                           Premise(F333)
	S421= PC[CIA]=addr                                          PC-Hold(S264,S420)
	S422= PC[Out]=addr+4                                        PC-Hold(S263,S419,S420)
	S423= CtrlIMem=0                                            Premise(F334)
	S424= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S266,S423)
	S425= CtrlICacheReg=0                                       Premise(F335)
	S426= CtrlASIDIn=0                                          Premise(F336)
	S427= CtrlCP0=0                                             Premise(F337)
	S428= CP0[ASID]=pid                                         CP0-Hold(S270,S427)
	S429= CtrlEPCIn=0                                           Premise(F338)
	S430= CtrlExCodeIn=0                                        Premise(F339)
	S431= CtrlIRMux=0                                           Premise(F340)

EX	S432= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S395)
	S433= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S395)
	S434= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S395)
	S435= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S411)
	S436= IR_ID.Out31_26=12                                     IR-Out(S411)
	S437= IR_ID.Out25_21=rS                                     IR-Out(S411)
	S438= IR_ID.Out20_16=rD                                     IR-Out(S411)
	S439= IR_ID.Out15_0=UIMM                                    IR-Out(S411)
	S440= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S418)
	S441= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S418)
	S442= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S418)
	S443= PC.CIA=addr                                           PC-Out(S421)
	S444= PC.CIA31_28=addr[31:28]                               PC-Out(S421)
	S445= PC.Out=addr+4                                         PC-Out(S422)
	S446= CP0.ASID=pid                                          CP0-Read-ASID(S428)
	S447= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F341)
	S448= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F342)
	S449= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F343)
	S450= A_MEM.Out=>A_WB.In                                    Premise(F344)
	S451= LIMMEXT.Out=>B_EX.In                                  Premise(F345)
	S452= B_MEM.Out=>B_WB.In                                    Premise(F346)
	S453= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F347)
	S454= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F348)
	S455= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F349)
	S456= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F350)
	S457= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F351)
	S458= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F352)
	S459= FU.Bub_IF=>CU_IF.Bub                                  Premise(F353)
	S460= FU.Halt_IF=>CU_IF.Halt                                Premise(F354)
	S461= ICache.Hit=>CU_IF.ICacheHit                           Premise(F355)
	S462= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F356)
	S463= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F357)
	S464= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F358)
	S465= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F359)
	S466= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F360)
	S467= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F361)
	S468= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F362)
	S469= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F363)
	S470= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F364)
	S471= ICache.Hit=>FU.ICacheHit                              Premise(F365)
	S472= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F366)
	S473= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F367)
	S474= IR_MEM.Out=>FU.IR_MEM                                 Premise(F368)
	S475= IR_WB.Out=>FU.IR_WB                                   Premise(F369)
	S476= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F370)
	S477= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F371)
	S478= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F372)
	S479= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F373)
	S480= ALUOut_MEM.Out=>FU.InMEM                              Premise(F374)
	S481= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F375)
	S482= ALUOut_WB.Out=>FU.InWB                                Premise(F376)
	S483= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F377)
	S484= ALUOut_WB.Out=>GPR.WData                              Premise(F378)
	S485= IR_WB.Out20_16=>GPR.WReg                              Premise(F379)
	S486= IMMU.Addr=>IAddrReg.In                                Premise(F380)
	S487= PC.Out=>ICache.IEA                                    Premise(F381)
	S488= ICache.IEA=addr+4                                     Path(S445,S487)
	S489= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S488)
	S490= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S489,S461)
	S491= FU.ICacheHit=ICacheHit(addr+4)                        Path(S489,S471)
	S492= PC.Out=>ICache.IEA                                    Premise(F382)
	S493= IMem.MEM8WordOut=>ICache.WData                        Premise(F383)
	S494= ICache.Out=>ICacheReg.In                              Premise(F384)
	S495= PC.Out=>IMMU.IEA                                      Premise(F385)
	S496= IMMU.IEA=addr+4                                       Path(S445,S495)
	S497= CP0.ASID=>IMMU.PID                                    Premise(F386)
	S498= IMMU.PID=pid                                          Path(S446,S497)
	S499= IMMU.Addr={pid,addr+4}                                IMMU-Search(S498,S496)
	S500= IAddrReg.In={pid,addr+4}                              Path(S499,S486)
	S501= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S498,S496)
	S502= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S501,S462)
	S503= IAddrReg.Out=>IMem.RAddr                              Premise(F387)
	S504= IMem.RAddr={pid,addr}                                 Path(S440,S503)
	S505= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S504,S424)
	S506= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S504,S424)
	S507= ICache.WData=IMemGet8Word({pid,addr})                 Path(S506,S493)
	S508= ICacheReg.Out=>IRMux.CacheData                        Premise(F388)
	S509= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F389)
	S510= IMem.Out=>IRMux.MemData                               Premise(F390)
	S511= IRMux.MemData={12,rS,rD,UIMM}                         Path(S505,S510)
	S512= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S511)
	S513= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F391)
	S514= IR_MEM.Out=>IR_DMMU1.In                               Premise(F392)
	S515= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F393)
	S516= ICache.Out=>IR_ID.In                                  Premise(F394)
	S517= IRMux.Out=>IR_ID.In                                   Premise(F395)
	S518= IR_ID.In={12,rS,rD,UIMM}                              Path(S512,S517)
	S519= ICache.Out=>IR_IMMU.In                                Premise(F396)
	S520= IR_MEM.Out=>IR_WB.In                                  Premise(F397)
	S521= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F398)
	S522= LIMMEXT.In=UIMM                                       Path(S439,S521)
	S523= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S522)
	S524= B_EX.In={16{0},UIMM}                                  Path(S523,S451)
	S525= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F399)
	S526= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F400)
	S527= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F401)
	S528= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F402)
	S529= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F403)
	S530= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F404)
	S531= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F405)
	S532= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F406)
	S533= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F407)
	S534= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F408)
	S535= IR_EX.Out31_26=>CU_EX.Op                              Premise(F409)
	S536= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F410)
	S537= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F411)
	S538= CU_ID.IRFunc1=rD                                      Path(S438,S537)
	S539= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F412)
	S540= CU_ID.IRFunc2=rS                                      Path(S437,S539)
	S541= IR_ID.Out31_26=>CU_ID.Op                              Premise(F413)
	S542= CU_ID.Op=12                                           Path(S436,S541)
	S543= CU_ID.Func=alu_add                                    CU_ID(S542)
	S544= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F414)
	S545= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F415)
	S546= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F416)
	S547= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F417)
	S548= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F418)
	S549= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F419)
	S550= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F420)
	S551= IR_WB.Out31_26=>CU_WB.Op                              Premise(F421)
	S552= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F422)
	S553= CtrlA_EX=0                                            Premise(F423)
	S554= CtrlB_EX=0                                            Premise(F424)
	S555= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S395,S554)
	S556= CtrlALUOut_MEM=1                                      Premise(F425)
	S557= CtrlALUOut_DMMU1=0                                    Premise(F426)
	S558= CtrlALUOut_DMMU2=0                                    Premise(F427)
	S559= CtrlALUOut_WB=0                                       Premise(F428)
	S560= CtrlA_MEM=0                                           Premise(F429)
	S561= CtrlA_WB=0                                            Premise(F430)
	S562= CtrlB_MEM=0                                           Premise(F431)
	S563= CtrlB_WB=0                                            Premise(F432)
	S564= CtrlICache=0                                          Premise(F433)
	S565= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S405,S564)
	S566= CtrlIMMU=0                                            Premise(F434)
	S567= CtrlIR_DMMU1=0                                        Premise(F435)
	S568= CtrlIR_DMMU2=0                                        Premise(F436)
	S569= CtrlIR_EX=0                                           Premise(F437)
	S570= CtrlIR_ID=0                                           Premise(F438)
	S571= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S411,S570)
	S572= CtrlIR_IMMU=0                                         Premise(F439)
	S573= CtrlIR_MEM=1                                          Premise(F440)
	S574= CtrlIR_WB=0                                           Premise(F441)
	S575= CtrlGPR=0                                             Premise(F442)
	S576= GPR[rS]=a                                             GPR-Hold(S416,S575)
	S577= CtrlIAddrReg=0                                        Premise(F443)
	S578= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S418,S577)
	S579= CtrlPC=0                                              Premise(F444)
	S580= CtrlPCInc=0                                           Premise(F445)
	S581= PC[CIA]=addr                                          PC-Hold(S421,S580)
	S582= PC[Out]=addr+4                                        PC-Hold(S422,S579,S580)
	S583= CtrlIMem=0                                            Premise(F446)
	S584= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S424,S583)
	S585= CtrlICacheReg=0                                       Premise(F447)
	S586= CtrlASIDIn=0                                          Premise(F448)
	S587= CtrlCP0=0                                             Premise(F449)
	S588= CP0[ASID]=pid                                         CP0-Hold(S428,S587)
	S589= CtrlEPCIn=0                                           Premise(F450)
	S590= CtrlExCodeIn=0                                        Premise(F451)
	S591= CtrlIRMux=0                                           Premise(F452)

MEM	S592= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S555)
	S593= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S555)
	S594= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S555)
	S595= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S571)
	S596= IR_ID.Out31_26=12                                     IR-Out(S571)
	S597= IR_ID.Out25_21=rS                                     IR-Out(S571)
	S598= IR_ID.Out20_16=rD                                     IR-Out(S571)
	S599= IR_ID.Out15_0=UIMM                                    IR-Out(S571)
	S600= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S578)
	S601= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S578)
	S602= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S578)
	S603= PC.CIA=addr                                           PC-Out(S581)
	S604= PC.CIA31_28=addr[31:28]                               PC-Out(S581)
	S605= PC.Out=addr+4                                         PC-Out(S582)
	S606= CP0.ASID=pid                                          CP0-Read-ASID(S588)
	S607= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F453)
	S608= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F454)
	S609= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F455)
	S610= A_MEM.Out=>A_WB.In                                    Premise(F456)
	S611= LIMMEXT.Out=>B_EX.In                                  Premise(F457)
	S612= B_MEM.Out=>B_WB.In                                    Premise(F458)
	S613= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F459)
	S614= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F460)
	S615= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F461)
	S616= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F462)
	S617= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F463)
	S618= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F464)
	S619= FU.Bub_IF=>CU_IF.Bub                                  Premise(F465)
	S620= FU.Halt_IF=>CU_IF.Halt                                Premise(F466)
	S621= ICache.Hit=>CU_IF.ICacheHit                           Premise(F467)
	S622= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F468)
	S623= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F469)
	S624= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F470)
	S625= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F471)
	S626= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F472)
	S627= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F473)
	S628= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F474)
	S629= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F475)
	S630= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F476)
	S631= ICache.Hit=>FU.ICacheHit                              Premise(F477)
	S632= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F478)
	S633= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F479)
	S634= IR_MEM.Out=>FU.IR_MEM                                 Premise(F480)
	S635= IR_WB.Out=>FU.IR_WB                                   Premise(F481)
	S636= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F482)
	S637= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F483)
	S638= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F484)
	S639= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F485)
	S640= ALUOut_MEM.Out=>FU.InMEM                              Premise(F486)
	S641= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F487)
	S642= ALUOut_WB.Out=>FU.InWB                                Premise(F488)
	S643= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F489)
	S644= ALUOut_WB.Out=>GPR.WData                              Premise(F490)
	S645= IR_WB.Out20_16=>GPR.WReg                              Premise(F491)
	S646= IMMU.Addr=>IAddrReg.In                                Premise(F492)
	S647= PC.Out=>ICache.IEA                                    Premise(F493)
	S648= ICache.IEA=addr+4                                     Path(S605,S647)
	S649= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S648)
	S650= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S649,S621)
	S651= FU.ICacheHit=ICacheHit(addr+4)                        Path(S649,S631)
	S652= PC.Out=>ICache.IEA                                    Premise(F494)
	S653= IMem.MEM8WordOut=>ICache.WData                        Premise(F495)
	S654= ICache.Out=>ICacheReg.In                              Premise(F496)
	S655= PC.Out=>IMMU.IEA                                      Premise(F497)
	S656= IMMU.IEA=addr+4                                       Path(S605,S655)
	S657= CP0.ASID=>IMMU.PID                                    Premise(F498)
	S658= IMMU.PID=pid                                          Path(S606,S657)
	S659= IMMU.Addr={pid,addr+4}                                IMMU-Search(S658,S656)
	S660= IAddrReg.In={pid,addr+4}                              Path(S659,S646)
	S661= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S658,S656)
	S662= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S661,S622)
	S663= IAddrReg.Out=>IMem.RAddr                              Premise(F499)
	S664= IMem.RAddr={pid,addr}                                 Path(S600,S663)
	S665= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S664,S584)
	S666= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S664,S584)
	S667= ICache.WData=IMemGet8Word({pid,addr})                 Path(S666,S653)
	S668= ICacheReg.Out=>IRMux.CacheData                        Premise(F500)
	S669= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F501)
	S670= IMem.Out=>IRMux.MemData                               Premise(F502)
	S671= IRMux.MemData={12,rS,rD,UIMM}                         Path(S665,S670)
	S672= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S671)
	S673= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F503)
	S674= IR_MEM.Out=>IR_DMMU1.In                               Premise(F504)
	S675= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F505)
	S676= ICache.Out=>IR_ID.In                                  Premise(F506)
	S677= IRMux.Out=>IR_ID.In                                   Premise(F507)
	S678= IR_ID.In={12,rS,rD,UIMM}                              Path(S672,S677)
	S679= ICache.Out=>IR_IMMU.In                                Premise(F508)
	S680= IR_MEM.Out=>IR_WB.In                                  Premise(F509)
	S681= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F510)
	S682= LIMMEXT.In=UIMM                                       Path(S599,S681)
	S683= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S682)
	S684= B_EX.In={16{0},UIMM}                                  Path(S683,S611)
	S685= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F511)
	S686= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F512)
	S687= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F513)
	S688= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F514)
	S689= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F515)
	S690= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F516)
	S691= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F517)
	S692= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F518)
	S693= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F519)
	S694= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F520)
	S695= IR_EX.Out31_26=>CU_EX.Op                              Premise(F521)
	S696= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F522)
	S697= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F523)
	S698= CU_ID.IRFunc1=rD                                      Path(S598,S697)
	S699= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F524)
	S700= CU_ID.IRFunc2=rS                                      Path(S597,S699)
	S701= IR_ID.Out31_26=>CU_ID.Op                              Premise(F525)
	S702= CU_ID.Op=12                                           Path(S596,S701)
	S703= CU_ID.Func=alu_add                                    CU_ID(S702)
	S704= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F526)
	S705= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F527)
	S706= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F528)
	S707= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F529)
	S708= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F530)
	S709= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F531)
	S710= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F532)
	S711= IR_WB.Out31_26=>CU_WB.Op                              Premise(F533)
	S712= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F534)
	S713= CtrlA_EX=0                                            Premise(F535)
	S714= CtrlB_EX=0                                            Premise(F536)
	S715= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S555,S714)
	S716= CtrlALUOut_MEM=0                                      Premise(F537)
	S717= CtrlALUOut_DMMU1=1                                    Premise(F538)
	S718= CtrlALUOut_DMMU2=0                                    Premise(F539)
	S719= CtrlALUOut_WB=1                                       Premise(F540)
	S720= CtrlA_MEM=0                                           Premise(F541)
	S721= CtrlA_WB=1                                            Premise(F542)
	S722= CtrlB_MEM=0                                           Premise(F543)
	S723= CtrlB_WB=1                                            Premise(F544)
	S724= CtrlICache=0                                          Premise(F545)
	S725= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S565,S724)
	S726= CtrlIMMU=0                                            Premise(F546)
	S727= CtrlIR_DMMU1=1                                        Premise(F547)
	S728= CtrlIR_DMMU2=0                                        Premise(F548)
	S729= CtrlIR_EX=0                                           Premise(F549)
	S730= CtrlIR_ID=0                                           Premise(F550)
	S731= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S571,S730)
	S732= CtrlIR_IMMU=0                                         Premise(F551)
	S733= CtrlIR_MEM=0                                          Premise(F552)
	S734= CtrlIR_WB=1                                           Premise(F553)
	S735= CtrlGPR=0                                             Premise(F554)
	S736= GPR[rS]=a                                             GPR-Hold(S576,S735)
	S737= CtrlIAddrReg=0                                        Premise(F555)
	S738= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S578,S737)
	S739= CtrlPC=0                                              Premise(F556)
	S740= CtrlPCInc=0                                           Premise(F557)
	S741= PC[CIA]=addr                                          PC-Hold(S581,S740)
	S742= PC[Out]=addr+4                                        PC-Hold(S582,S739,S740)
	S743= CtrlIMem=0                                            Premise(F558)
	S744= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S584,S743)
	S745= CtrlICacheReg=0                                       Premise(F559)
	S746= CtrlASIDIn=0                                          Premise(F560)
	S747= CtrlCP0=0                                             Premise(F561)
	S748= CP0[ASID]=pid                                         CP0-Hold(S588,S747)
	S749= CtrlEPCIn=0                                           Premise(F562)
	S750= CtrlExCodeIn=0                                        Premise(F563)
	S751= CtrlIRMux=0                                           Premise(F564)

WB	S752= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S715)
	S753= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S715)
	S754= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S715)
	S755= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S731)
	S756= IR_ID.Out31_26=12                                     IR-Out(S731)
	S757= IR_ID.Out25_21=rS                                     IR-Out(S731)
	S758= IR_ID.Out20_16=rD                                     IR-Out(S731)
	S759= IR_ID.Out15_0=UIMM                                    IR-Out(S731)
	S760= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S738)
	S761= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S738)
	S762= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S738)
	S763= PC.CIA=addr                                           PC-Out(S741)
	S764= PC.CIA31_28=addr[31:28]                               PC-Out(S741)
	S765= PC.Out=addr+4                                         PC-Out(S742)
	S766= CP0.ASID=pid                                          CP0-Read-ASID(S748)
	S767= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F789)
	S768= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F790)
	S769= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F791)
	S770= A_MEM.Out=>A_WB.In                                    Premise(F792)
	S771= LIMMEXT.Out=>B_EX.In                                  Premise(F793)
	S772= B_MEM.Out=>B_WB.In                                    Premise(F794)
	S773= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F795)
	S774= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F796)
	S775= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F797)
	S776= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F798)
	S777= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F799)
	S778= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F800)
	S779= FU.Bub_IF=>CU_IF.Bub                                  Premise(F801)
	S780= FU.Halt_IF=>CU_IF.Halt                                Premise(F802)
	S781= ICache.Hit=>CU_IF.ICacheHit                           Premise(F803)
	S782= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F804)
	S783= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F805)
	S784= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F806)
	S785= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F807)
	S786= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F808)
	S787= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F809)
	S788= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F810)
	S789= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F811)
	S790= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F812)
	S791= ICache.Hit=>FU.ICacheHit                              Premise(F813)
	S792= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F814)
	S793= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F815)
	S794= IR_MEM.Out=>FU.IR_MEM                                 Premise(F816)
	S795= IR_WB.Out=>FU.IR_WB                                   Premise(F817)
	S796= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F818)
	S797= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F819)
	S798= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F820)
	S799= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F821)
	S800= ALUOut_MEM.Out=>FU.InMEM                              Premise(F822)
	S801= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F823)
	S802= ALUOut_WB.Out=>FU.InWB                                Premise(F824)
	S803= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F825)
	S804= ALUOut_WB.Out=>GPR.WData                              Premise(F826)
	S805= IR_WB.Out20_16=>GPR.WReg                              Premise(F827)
	S806= IMMU.Addr=>IAddrReg.In                                Premise(F828)
	S807= PC.Out=>ICache.IEA                                    Premise(F829)
	S808= ICache.IEA=addr+4                                     Path(S765,S807)
	S809= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S808)
	S810= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S809,S781)
	S811= FU.ICacheHit=ICacheHit(addr+4)                        Path(S809,S791)
	S812= PC.Out=>ICache.IEA                                    Premise(F830)
	S813= IMem.MEM8WordOut=>ICache.WData                        Premise(F831)
	S814= ICache.Out=>ICacheReg.In                              Premise(F832)
	S815= PC.Out=>IMMU.IEA                                      Premise(F833)
	S816= IMMU.IEA=addr+4                                       Path(S765,S815)
	S817= CP0.ASID=>IMMU.PID                                    Premise(F834)
	S818= IMMU.PID=pid                                          Path(S766,S817)
	S819= IMMU.Addr={pid,addr+4}                                IMMU-Search(S818,S816)
	S820= IAddrReg.In={pid,addr+4}                              Path(S819,S806)
	S821= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S818,S816)
	S822= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S821,S782)
	S823= IAddrReg.Out=>IMem.RAddr                              Premise(F835)
	S824= IMem.RAddr={pid,addr}                                 Path(S760,S823)
	S825= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S824,S744)
	S826= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S824,S744)
	S827= ICache.WData=IMemGet8Word({pid,addr})                 Path(S826,S813)
	S828= ICacheReg.Out=>IRMux.CacheData                        Premise(F836)
	S829= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F837)
	S830= IMem.Out=>IRMux.MemData                               Premise(F838)
	S831= IRMux.MemData={12,rS,rD,UIMM}                         Path(S825,S830)
	S832= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S831)
	S833= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F839)
	S834= IR_MEM.Out=>IR_DMMU1.In                               Premise(F840)
	S835= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F841)
	S836= ICache.Out=>IR_ID.In                                  Premise(F842)
	S837= IRMux.Out=>IR_ID.In                                   Premise(F843)
	S838= IR_ID.In={12,rS,rD,UIMM}                              Path(S832,S837)
	S839= ICache.Out=>IR_IMMU.In                                Premise(F844)
	S840= IR_MEM.Out=>IR_WB.In                                  Premise(F845)
	S841= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F846)
	S842= LIMMEXT.In=UIMM                                       Path(S759,S841)
	S843= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S842)
	S844= B_EX.In={16{0},UIMM}                                  Path(S843,S771)
	S845= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F847)
	S846= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F848)
	S847= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F849)
	S848= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F850)
	S849= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F851)
	S850= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F852)
	S851= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F853)
	S852= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F854)
	S853= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F855)
	S854= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F856)
	S855= IR_EX.Out31_26=>CU_EX.Op                              Premise(F857)
	S856= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F858)
	S857= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F859)
	S858= CU_ID.IRFunc1=rD                                      Path(S758,S857)
	S859= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F860)
	S860= CU_ID.IRFunc2=rS                                      Path(S757,S859)
	S861= IR_ID.Out31_26=>CU_ID.Op                              Premise(F861)
	S862= CU_ID.Op=12                                           Path(S756,S861)
	S863= CU_ID.Func=alu_add                                    CU_ID(S862)
	S864= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F862)
	S865= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F863)
	S866= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F864)
	S867= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F865)
	S868= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F866)
	S869= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F867)
	S870= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F868)
	S871= IR_WB.Out31_26=>CU_WB.Op                              Premise(F869)
	S872= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F870)
	S873= CtrlA_EX=0                                            Premise(F871)
	S874= CtrlB_EX=0                                            Premise(F872)
	S875= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S715,S874)
	S876= CtrlALUOut_MEM=0                                      Premise(F873)
	S877= CtrlALUOut_DMMU1=0                                    Premise(F874)
	S878= CtrlALUOut_DMMU2=0                                    Premise(F875)
	S879= CtrlALUOut_WB=0                                       Premise(F876)
	S880= CtrlA_MEM=0                                           Premise(F877)
	S881= CtrlA_WB=0                                            Premise(F878)
	S882= CtrlB_MEM=0                                           Premise(F879)
	S883= CtrlB_WB=0                                            Premise(F880)
	S884= CtrlICache=0                                          Premise(F881)
	S885= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S725,S884)
	S886= CtrlIMMU=0                                            Premise(F882)
	S887= CtrlIR_DMMU1=0                                        Premise(F883)
	S888= CtrlIR_DMMU2=0                                        Premise(F884)
	S889= CtrlIR_EX=0                                           Premise(F885)
	S890= CtrlIR_ID=0                                           Premise(F886)
	S891= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S731,S890)
	S892= CtrlIR_IMMU=0                                         Premise(F887)
	S893= CtrlIR_MEM=0                                          Premise(F888)
	S894= CtrlIR_WB=0                                           Premise(F889)
	S895= CtrlGPR=1                                             Premise(F890)
	S896= CtrlIAddrReg=0                                        Premise(F891)
	S897= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S738,S896)
	S898= CtrlPC=0                                              Premise(F892)
	S899= CtrlPCInc=0                                           Premise(F893)
	S900= PC[CIA]=addr                                          PC-Hold(S741,S899)
	S901= PC[Out]=addr+4                                        PC-Hold(S742,S898,S899)
	S902= CtrlIMem=0                                            Premise(F894)
	S903= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S744,S902)
	S904= CtrlICacheReg=0                                       Premise(F895)
	S905= CtrlASIDIn=0                                          Premise(F896)
	S906= CtrlCP0=0                                             Premise(F897)
	S907= CP0[ASID]=pid                                         CP0-Hold(S748,S906)
	S908= CtrlEPCIn=0                                           Premise(F898)
	S909= CtrlExCodeIn=0                                        Premise(F899)
	S910= CtrlIRMux=0                                           Premise(F900)

POST	S875= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S715,S874)
	S885= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S725,S884)
	S891= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S731,S890)
	S897= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S738,S896)
	S900= PC[CIA]=addr                                          PC-Hold(S741,S899)
	S901= PC[Out]=addr+4                                        PC-Hold(S742,S898,S899)
	S903= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S744,S902)
	S907= CP0[ASID]=pid                                         CP0-Hold(S748,S906)

