library ieee;
use ieee.std_logic_1164.all;
use work.cpu_package.all;


entity register_file_tb is 
end entity;


architecture behavior of register_file_tb is
	component register_file
		port(
			clk        : in std_logic;
			data_in    : in data_word;
			data_out_1 : out data_word;
			data_out_0 : out data_word;
			sel_in     : in std_logic_vector(1 downto 0);
			sel_out_1  : in std_logic_vector(1 downto 0);
			sel_out_0  : in std_logic_vector(1 downto 0);
			rw_reg     : in std_logic
		);
	end component;