OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: Metal5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5450
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.9000  line-2-Via Pitch: 0.9600
[INFO GRT-0019] Found 867 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 165
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical       283574        138042          51.32%
Metal3     Horizontal     283574        140640          50.40%
Metal4     Vertical       283574        108163          61.86%
Metal5     Horizontal     162164         69708          57.01%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 75606
[INFO GRT-0198] Via related Steiner nodes: 5523
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 96046
[INFO GRT-0112] Final usage 3D: 447075

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2          138042         66839           48.42%             0 /  0 /  0
Metal3          140640         68403           48.64%             0 /  0 /  0
Metal4          108163         12256           11.33%             0 /  0 /  0
Metal5           69708         11439           16.41%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           456553        158937           34.81%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 1806268 um
[INFO GRT-0014] Routed nets: 14141
[INFO GRT-0006] Repairing antennas, iteration 1.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0012] Found 7 antenna violations.
[INFO GRT-0015] Inserted 9 diodes.
[INFO GRT-0009] rerouting 21 nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 33
[INFO GRT-0006] Repairing antennas, iteration 2.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0012] Found 0 antenna violations.

==========================================================================
global route check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_24743_/CLK ^
  13.39
_24863_/E v
   1.68      0.00      11.71


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.05 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.16 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.16 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.27 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.27 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.61 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.72 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.72 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.29    2.00 ^ _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    2.00 ^ hold8/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.88    2.89 ^ hold8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net299 (net)
                  0.08    0.00    2.89 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    3.78 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net295 (net)
                  0.08    0.00    3.78 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    4.66 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net293 (net)
                  0.08    0.00    4.66 ^ hold5/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    5.55 ^ hold5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net296 (net)
                  0.08    0.00    5.55 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    6.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net292 (net)
                  0.08    0.00    6.44 ^ hold6/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    7.33 ^ hold6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net297 (net)
                  0.08    0.00    7.33 ^ hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    8.22 ^ hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net294 (net)
                  0.08    0.00    8.22 ^ hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    9.12 ^ hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net298 (net)
                  0.09    0.00    9.12 ^ _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.12   data arrival time

                          7.50    7.50   clock core_clock (fall edge)
                          0.00    7.50   clock source latency
     1    0.03    0.00    0.00    7.50 v clk_i (in)
                                         clk_i (net)
                  0.01    0.01    7.51 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.06    0.11    7.62 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.06    0.00    7.62 v clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    7.73 v clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    7.74 v clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.12    7.86 v clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.06    0.00    7.86 v clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.06    0.13    7.99 v clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.06    0.00    7.99 v clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    8.16 v clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.14    0.01    8.17 v clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.05    0.14    8.31 v clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.05    0.00    8.31 v _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    8.31   clock reconvergence pessimism
                          0.00    8.31   clock gating hold time
                                  8.31   data required time
-----------------------------------------------------------------------------
                                  8.31   data required time
                                 -9.12   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _24878_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    1.00 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.14 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.14 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.26 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.26 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.65 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.84 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.85 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.99 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.99 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    2.37 v _24878_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[7] (net)
                  0.07    0.00    2.37 v _17554_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    2.43 ^ _17554_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05525_ (net)
                  0.07    0.00    2.43 ^ _17559_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    2.49 v _17559_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _01790_ (net)
                  0.07    0.00    2.49 v _24878_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.49   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.13    0.17    0.99 ^ _22287_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         core_clock_gate_i.clk_o (net)
                  0.13    0.01    1.00 ^ clkbuf_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.14    1.14 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.14 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.26 ^ clkbuf_1_0_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.26 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.38 ^ clkbuf_1_0_1_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.38 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.51 ^ clkbuf_2_1_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.51 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.64 ^ clkbuf_3_2_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_core_clock_gate_i.clk_o (net)
                  0.07    0.00    1.65 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.18    0.18    0.20    1.84 ^ clkbuf_4_4_0_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_core_clock_gate_i.clk_o (net)
                  0.18    0.01    1.85 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.13    1.99 ^ clkbuf_leaf_8_core_clock_gate_i.clk_o/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_8_core_clock_gate_i.clk_o (net)
                  0.05    0.00    1.99 ^ _24878_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.99   clock reconvergence pessimism
                          0.08    2.07   library hold time
                                  2.07   data required time
-----------------------------------------------------------------------------
                                  2.07   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.05 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.16 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.16 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.27 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.27 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.61 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.72 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.72 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.02   time given to startpoint
                  0.09    0.00    5.02 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.39    5.40 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    5.40 v hold8/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.01    6.42 v hold8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net299 (net)
                  0.15    0.00    6.42 v hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    7.46 v hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net295 (net)
                  0.15    0.00    7.46 v hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    8.51 v hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net293 (net)
                  0.15    0.00    8.51 v hold5/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    9.55 v hold5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net296 (net)
                  0.15    0.00    9.55 v hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05   10.60 v hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net292 (net)
                  0.15    0.00   10.60 v hold6/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05   11.65 v hold6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net297 (net)
                  0.15    0.00   11.65 v hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05   12.69 v hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net294 (net)
                  0.15    0.00   12.69 v hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06   13.75 v hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net298 (net)
                  0.16    0.00   13.75 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                 13.75   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13   15.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                -13.75   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.72 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.32    0.26    4.98 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.32    0.00    4.98 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.02 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.02 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.02   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.05 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.16 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.16 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.27 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.27 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.61 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.72 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.72 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.72   clock reconvergence pessimism
                          3.30    5.02   time borrowed from endpoint
                                  5.02   data required time
-----------------------------------------------------------------------------
                                  5.02   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.05 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.16 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.16 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.27 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.27 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.61 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.72 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.72 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.30    5.02   time given to startpoint
                  0.09    0.00    5.02 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.39    5.40 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    5.40 v hold8/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.01    6.42 v hold8/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net299 (net)
                  0.15    0.00    6.42 v hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    7.46 v hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net295 (net)
                  0.15    0.00    7.46 v hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    8.51 v hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net293 (net)
                  0.15    0.00    8.51 v hold5/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    9.55 v hold5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net296 (net)
                  0.15    0.00    9.55 v hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05   10.60 v hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net292 (net)
                  0.15    0.00   10.60 v hold6/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05   11.65 v hold6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net297 (net)
                  0.15    0.00   11.65 v hold3/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05   12.69 v hold3/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net294 (net)
                  0.15    0.00   12.69 v hold7/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06   13.75 v hold7/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net298 (net)
                  0.16    0.00   13.75 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                 13.75   data arrival time

                         15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock source latency
     1    0.03    0.00    0.00   15.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01   15.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12   15.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00   15.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12   15.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00   15.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   15.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00   15.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13   15.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00   15.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18   15.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01   15.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13   15.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00   15.82 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.82   clock reconvergence pessimism
                          0.00   15.82   clock gating setup time
                                 15.82   data required time
-----------------------------------------------------------------------------
                                 15.82   data required time
                                -13.75   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by core_clock)
Endpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    0.00    0.00    0.00    3.00 v irq_fast_i[3] (in)
                                         irq_fast_i[3] (net)
                  0.00    0.00    3.00 v input138/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.24    0.77    3.77 v input138/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net138 (net)
                  0.24    0.00    3.77 v _21790_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.28    0.24    4.00 ^ _21790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09058_ (net)
                  0.28    0.00    4.00 ^ _21792_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.03    0.15    0.28    4.28 ^ _21792_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09060_ (net)
                  0.15    0.00    4.28 ^ _21793_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.04    0.18    0.22    4.50 ^ _21793_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09061_ (net)
                  0.18    0.00    4.50 ^ _21794_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.09    0.31    0.21    4.71 v _21794_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _09062_ (net)
                  0.31    0.01    4.72 v _22105_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.32    0.26    4.98 ^ _22105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         net150 (net)
                  0.32    0.00    4.98 ^ _22289_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    5.02 v _22289_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00008_ (net)
                  0.09    0.00    5.02 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  5.02   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.24 ^ clkbuf_1_1_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk_i (net)
                  0.05    0.00    0.24 ^ clkbuf_1_1_1_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.37 ^ clkbuf_1_1_1_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk_i (net)
                  0.07    0.00    0.37 ^ clkbuf_2_3_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    0.50 ^ clkbuf_2_3_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk_i (net)
                  0.07    0.00    0.50 ^ clkbuf_3_7_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.14    0.14    0.18    0.67 ^ clkbuf_3_7_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk_i (net)
                  0.15    0.01    0.68 ^ clkbuf_leaf_28_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.03    0.06    0.13    0.82 ^ clkbuf_leaf_28_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_28_clk_i (net)
                  0.06    0.00    0.82 ^ clkbuf_level_0_1_29224_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.93 ^ clkbuf_level_0_1_29224_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_0_1_29224_clk_i (net)
                  0.05    0.00    0.93 ^ clkbuf_level_1_1_29225_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.04 ^ clkbuf_level_1_1_29225_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_1_1_29225_clk_i (net)
                  0.05    0.00    1.05 ^ clkbuf_level_2_1_29226_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.16 ^ clkbuf_level_2_1_29226_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_2_1_29226_clk_i (net)
                  0.05    0.00    1.16 ^ clkbuf_level_3_1_29227_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.27 ^ clkbuf_level_3_1_29227_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_3_1_29227_clk_i (net)
                  0.05    0.00    1.27 ^ clkbuf_level_4_1_29228_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.38 ^ clkbuf_level_4_1_29228_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_4_1_29228_clk_i (net)
                  0.05    0.00    1.38 ^ clkbuf_level_5_1_29229_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.49 ^ clkbuf_level_5_1_29229_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_5_1_29229_clk_i (net)
                  0.05    0.00    1.49 ^ clkbuf_level_6_1_29230_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    1.60 ^ clkbuf_level_6_1_29230_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_6_1_29230_clk_i (net)
                  0.05    0.00    1.61 ^ clkbuf_level_7_1_29231_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.02    0.05    0.11    1.72 ^ clkbuf_level_7_1_29231_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_level_7_1_29231_clk_i (net)
                  0.05    0.00    1.72 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          0.00    1.72   clock reconvergence pessimism
                          3.30    5.02   time borrowed from endpoint
                                  5.02   data required time
-----------------------------------------------------------------------------
                                  5.02   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock nominal pulse width          7.50
clock latency difference               -0.03
library setup time                     -0.21
--------------------------------------------
max time borrow                         7.25
actual time borrow                      3.30
--------------------------------------------



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.3186922073364258

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1138

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.07318305224180222

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.5406000018119812

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1354

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.0188

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.02e-01   5.59e-02   5.81e-07   3.58e-01  15.7%
Combinational          1.30e+00   6.19e-01   3.28e-06   1.92e+00  84.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.60e+00   6.75e-01   3.86e-06   2.28e+00 100.0%
                          70.3%      29.7%       0.0%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 725904 u^2 51% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock core_clock period 15.000000
[INFO FLW-0008] Clock core_clock period 14.250
[INFO FLW-0009] Clock core_clock slack 0.000
[INFO FLW-0011] Path endpoint count 3743
Elapsed time: 0:17.34[h:]min:sec. CPU time: user 17.18 sys 0.15 (99%). Peak memory: 520940KB.
