/*
 * Device Tree Include file for Arcturus uCLS1012A-SOM.
 *
 * Copyright 2017, Arcturus Networks Inc.

 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
/dts-v1/;

#include "arc-ls1012a.dtsi"

/ {
	model = "uCLS1012A-SOM Board";
	compatible = "fsl,ls1012a-frdm", "fsl,ls1012a";

	aliases {
		crypto = &crypto;
		ethernet0 = &pfe_mac0;
		ethernet1 = &pfe_mac1;
	};

	sys_mclk: clock-mclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <25000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p8v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,widgets =
			"Microphone", "Microphone Jack",
			"Headphone", "Headphone Jack",
			"Speaker", "Speaker Ext",
			"Line", "Line In Jack";
		simple-audio-card,routing =
			"MIC_IN", "Microphone Jack",
			"Microphone Jack", "Mic Bias",
			"LINE_IN", "Line In Jack",
			"Headphone Jack", "HP_OUT",
			"Speaker Ext", "LINE_OUT";

		simple-audio-card,cpu {
			sound-dai = <&sai2>;
			frame-master;
			bitclock-master;
		};

		simple-audio-card,codec {
			sound-dai = <&codec>;
			frame-master;
			bitclock-master;
			system-clock-frequency = <25000000>;
		};
	};
};

&qspi {
	num-cs = <2>;
	bus-num = <0>;
	status = "okay";
	fsl,ddr-sampling-point = <4>;

	qflash0: s25fs512s@0 {
		compatible = "spansion,m25p80";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <20000000>;
		m25p,fast-read;
		reg = <0>;
		partition@400000 {
			label = "0";
			reg = <0x400000 0x3380000>;
		};
		partition@A00000 {
			label = "1";
			reg = <0x3780000 0x80000>;
		};
		partition@3800000 {
			label = "2";
			reg = <0x3800000 0x800000>;
		};
		partition@0x100000 {
			label = "u-boot";
			reg = <0x100000 0x300000>;
		};
	};
};

&ftm0 {
	status = "okay";
};

&i2c0 {
	status = "okay";

	codec: sgtl5000@a {
		#sound-dai-cells = <0>;
		compatible = "fsl,sgtl5000";
		reg = <0xa>;
		VDDA-supply = <&reg_1p8v>;
		VDDIO-supply = <&reg_1p8v>;
		clocks = <&sys_mclk 1>;
	};
	
	pn547: pn547@28 { 
		compatible = "nxp,pn547"; 
		reg = <0x28>; 
		clock-frequency = <400000>; 
#if 0 // SDHC1_DAT2 and SDHC1_DAT3
		interrupt-gpios = <&gpio0 18 0>; /* pin 18 active-high/SDHC1_DAT2 */
		enable-gpios = <&gpio0 19 0>;    /* pin 19 active-high/SDHC1_DAT3 */
#else
		interrupt-gpios = <&gpio0 28 0>; /* pin 28 active-high/SDHC2_DAT3/GPIO1-pin28 */
		enable-gpios = <&gpio0 26 0>;    /* pin 26 active-high/SDHC2_DAT1/GPIO1-pin26 */
#endif
	}; 
};

&duart0 {
	status = "okay";
};

&pfe {
	status = "okay";

	ethernet@0 {
		compatible = "fsl,pfe-gemac-port";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <	0x0 >;	/* GEM_ID */
		fsl,gemac-bus-id = <0x0>;	/* BUS_ID */
		fsl,gemac-phy-id = <0x4>;	/* PHY_ID */
		fsl,mdio-mux-val = <0x0>;
		local-mac-address = [ 00 1A 2B 3C 4D 5E ];
		phy-mode = "sgmii";
		fsl,pfe-gemac-if-name = "eth0";
		fsl,pfe-phy-if-flags = <0x0>;
		fsl,pfe-gemac-mode = <0x1B00>; /* GEMAC_SW_CONF | GEMAC_SW_FULL_DUPLEX | GEMAC_SW_SPEED_1G */
		mdio@0 {
			reg = <0x1>; /* enabled/disabled */
			fsl,mdio-phy-mask = <0xFFFFFFCF>;
		};
	};

	ethernet@1 {
		compatible = "fsl,pfe-gemac-port";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <	0x1 >;	/* GEM_ID */
		fsl,gemac-bus-id = < 0x1 >;	/* BUS_ID */
		fsl,gemac-phy-id = < 0x5 >;	/* PHY_ID */
		fsl,mdio-mux-val = <0x0>;
		local-mac-address = [ 00 AA BB CC DD EE ];
		phy-mode = "sgmii";
		fsl,pfe-gemac-if-name = "eth1";
		fsl,pfe-phy-if-flags = <0x1/*GEMAC_NO_PHY*/>;
		fsl,pfe-gemac-mode = <0x1B00>; /* GEMAC_SW_CONF | GEMAC_SW_FULL_DUPLEX | GEMAC_SW_SPEED_1G */
		mdio@0 {
			reg = <0x0>; /* enabled/disabled */
			fsl,mdio-phy-mask = <0xFFFFFFCF>;
		};
	};
};

&esdhc0 {
	status = "okay";
};

&esdhc1 {
	status = "disabled";
};

&sai2 {
	status = "okay";
};
