{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617578606112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617578606118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 19:23:26 2021 " "Processing started: Sun Apr 04 19:23:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617578606118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578606118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordicTest -c cordicTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordicTest -c cordicTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578606118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617578606500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617578606500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/unnamed.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/unnamed.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "unnamed/synthesis/unnamed.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/unnamed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file unnamed/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (unnamed) " "Found design unit 1: dspba_library_package (unnamed)" {  } { { "unnamed/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file unnamed/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614404 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614404 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614404 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614404 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614404 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "unnamed/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/unnamed_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unnamed/synthesis/submodules/unnamed_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unnamed_CORDIC_0-normal " "Found design unit 1: unnamed_CORDIC_0-normal" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614409 ""} { "Info" "ISGN_ENTITY_NAME" "1 unnamed_CORDIC_0 " "Found entity 1: unnamed_CORDIC_0" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614411 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614411 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "cordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordic.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordictest1.v 1 1 " "Found 1 design units, including 1 entities, in source file cordictest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicTest1 " "Found entity 1: cordicTest1" {  } { { "cordicTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7seghex.v 1 1 " "Found 1 design units, including 1 entities, in source file bin7seghex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin7seghex " "Found entity 1: bin7seghex" {  } { { "bin7seghex.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/bin7seghex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordictest2.v 1 1 " "Found 1 design units, including 1 entities, in source file cordictest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicTest2 " "Found entity 1: cordicTest2" {  } { { "cordicTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotationtest1.v 1 1 " "Found 1 design units, including 1 entities, in source file rotationtest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotationTest1 " "Found entity 1: rotationTest1" {  } { { "rotationTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/rotationTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrtest1.v 0 0 " "Found 0 design units, including 0 entities, in source file arrtest1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mega_sincos.v 1 1 " "Found 1 design units, including 1 entities, in source file mega_sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 mega_sincos " "Found entity 1: mega_sincos" {  } { { "mega_sincos.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/mega_sincos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/megacordic.v 1 1 " "Found 1 design units, including 1 entities, in source file megacordic/synthesis/megacordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 megaCordic " "Found entity 1: megaCordic" {  } { { "megaCordic/synthesis/megaCordic.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/megaCordic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file megacordic/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (megacordic) " "Found design unit 1: dspba_library_package (megacordic)" {  } { { "megaCordic/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file megacordic/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614425 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614425 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614425 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "megaCordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megacordic/synthesis/submodules/megacordic_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megacordic/synthesis/submodules/megacordic_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 megaCordic_CORDIC_0-normal " "Found design unit 1: megaCordic_CORDIC_0-normal" {  } { { "megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614430 ""} { "Info" "ISGN_ENTITY_NAME" "1 megaCordic_CORDIC_0 " "Found entity 1: megaCordic_CORDIC_0" {  } { { "megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/megaCordic/synthesis/submodules/megaCordic_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordicfuncttest1.v 1 1 " "Found 1 design units, including 1 entities, in source file cordicfuncttest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicFunctTest1 " "Found entity 1: cordicFunctTest1" {  } { { "cordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicFunctTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotationtest2.v 1 1 " "Found 1 design units, including 1 entities, in source file rotationtest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotationTest2 " "Found entity 1: rotationTest2" {  } { { "rotationTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/rotationTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614433 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "translateTest.v(10) " "Verilog HDL Event Control warning at translateTest.v(10): Event Control contains a complex event expression" {  } { { "translateTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/translateTest.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578614434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translatetest.v 1 1 " "Found 1 design units, including 1 entities, in source file translatetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 translateTest " "Found entity 1: translateTest" {  } { { "translateTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/translateTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614435 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "arithShiftTest.v(10) " "Verilog HDL Event Control warning at arithShiftTest.v(10): Event Control contains a complex event expression" {  } { { "arithShiftTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arithShiftTest.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578614436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithshifttest.v 1 1 " "Found 1 design units, including 1 entities, in source file arithshifttest.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithShiftTest " "Found entity 1: arithShiftTest" {  } { { "arithShiftTest.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arithShiftTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordicfuncttest2.v 1 1 " "Found 1 design units, including 1 entities, in source file cordicfuncttest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicFunctTest2 " "Found entity 1: cordicFunctTest2" {  } { { "cordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/cordicFunctTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614439 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest1.v(68) " "Verilog HDL Event Control warning at multCordicFunctTest1.v(68): Event Control contains a complex event expression" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 68 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578614442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest1.v(84) " "Verilog HDL information at multCordicFunctTest1.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578614442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest1.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest1 " "Found entity 1: multCordicFunctTest1" {  } { { "multCordicFunctTest1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614443 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest2.v(109) " "Verilog HDL Event Control warning at multCordicFunctTest2.v(109): Event Control contains a complex event expression" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 109 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578614444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest2.v(109) " "Verilog HDL information at multCordicFunctTest2.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578614444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest2.v(133) " "Verilog HDL information at multCordicFunctTest2.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578614445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest2.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest2 " "Found entity 1: multCordicFunctTest2" {  } { { "multCordicFunctTest2.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614445 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "multCordicFunctTest3.v(87) " "Verilog HDL Event Control warning at multCordicFunctTest3.v(87): Event Control contains a complex event expression" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 87 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578614446 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest3.v(87) " "Verilog HDL information at multCordicFunctTest3.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578614447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest3.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest3 " "Found entity 1: multCordicFunctTest3" {  } { { "multCordicFunctTest3.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614447 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "arrayPlayground1.v(45) " "Verilog HDL Event Control warning at arrayPlayground1.v(45): Event Control contains a complex event expression" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 45 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578614448 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arrayPlayground1.v(45) " "Verilog HDL information at arrayPlayground1.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578614449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrayplayground1.v 1 1 " "Found 1 design units, including 1 entities, in source file arrayplayground1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arrayPlayground1 " "Found entity 1: arrayPlayground1" {  } { { "arrayPlayground1.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/arrayPlayground1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multCordicFunctTest4.v(87) " "Verilog HDL information at multCordicFunctTest4.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617578614451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcordicfuncttest4.v 1 1 " "Found 1 design units, including 1 entities, in source file multcordicfuncttest4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multCordicFunctTest4 " "Found entity 1: multCordicFunctTest4" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614451 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "topCordicFunctTest4.v(22) " "Verilog HDL Event Control warning at topCordicFunctTest4.v(22): Event Control contains a complex event expression" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 22 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1617578614453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcordicfuncttest4.v 1 1 " "Found 1 design units, including 1 entities, in source file topcordicfuncttest4.v" { { "Info" "ISGN_ENTITY_NAME" "1 topCordicFunctTest4 " "Found entity 1: topCordicFunctTest4" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617578614454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578614454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topCordicFunctTest4 " "Elaborating entity \"topCordicFunctTest4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617578614535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multCordicFunctTest4 multCordicFunctTest4:m0 " "Elaborating entity \"multCordicFunctTest4\" for hierarchy \"multCordicFunctTest4:m0\"" {  } { { "topCordicFunctTest4.v" "m0" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614560 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_i multCordicFunctTest4.v(24) " "Verilog HDL or VHDL warning at multCordicFunctTest4.v(24): object \"x_i\" assigned a value but never read" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617578614560 "|topCordicFunctTest4|multCordicFunctTest4:m0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "img_rotated multCordicFunctTest4.v(72) " "Verilog HDL warning at multCordicFunctTest4.v(72): initial value for variable img_rotated should be constant" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 72 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1617578614564 "|topCordicFunctTest4|multCordicFunctTest4:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multCordicFunctTest4.v(92) " "Verilog HDL assignment warning at multCordicFunctTest4.v(92): truncated value with size 32 to match size of target (5)" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617578614564 "|topCordicFunctTest4|multCordicFunctTest4:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multCordicFunctTest4.v(106) " "Verilog HDL assignment warning at multCordicFunctTest4.v(106): truncated value with size 32 to match size of target (5)" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617578614565 "|topCordicFunctTest4|multCordicFunctTest4:m0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "multCordicFunctTest4.v(114) " "Verilog HDL or VHDL warning at the multCordicFunctTest4.v(114): index expression is not wide enough to address all of the elements in the array" {  } { { "multCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 114 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1617578614568 "|topCordicFunctTest4|multCordicFunctTest4:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unnamed multCordicFunctTest4:m0\|unnamed:c0 " "Elaborating entity \"unnamed\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\"" {  } { { "multCordicFunctTest4.v" "c0" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/multCordicFunctTest4.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unnamed_CORDIC_0 multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0 " "Elaborating entity \"unnamed_CORDIC_0\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\"" {  } { { "unnamed/synthesis/unnamed.v" "cordic_0" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/unnamed.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist3_signA_uid7_vecRotateTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist3_signA_uid7_vecRotateTest_merged_bit_select_c_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist3_signA_uid7_vecRotateTest_merged_bit_select_c_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist1_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist1_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_c_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist1_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_c_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist0_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist0_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist0_msbUAbsAE_uid12_vecRotateTest_merged_bit_select_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist42_aip1E_uid51_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist42_aip1E_uid51_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist42_aip1E_uid51_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist38_xip1_3_uid85_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist38_xip1_3_uid85_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist38_xip1_3_uid85_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist34_yip1_4_uid104_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist34_yip1_4_uid104_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist34_yip1_4_uid104_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist32_xip1_5_uid121_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist32_xip1_5_uid121_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist32_xip1_5_uid121_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist28_yip1_6_uid142_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist28_yip1_6_uid142_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist28_yip1_6_uid142_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist9_yip1_12_uid256_vecRotateTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist9_yip1_12_uid256_vecRotateTest_b_3\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist9_yip1_12_uid256_vecRotateTest_b_3" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist5_lowRangeA_uid360_outYE_uid262_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist5_lowRangeA_uid360_outYE_uid262_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist5_lowRangeA_uid360_outYE_uid262_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist4_sR_uid373_outYE_uid262_vecRotateTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"multCordicFunctTest4:m0\|unnamed:c0\|unnamed_CORDIC_0:cordic_0\|dspba_delay:redist4_sR_uid373_outYE_uid262_vecRotateTest_b_1\"" {  } { { "unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" "redist4_sR_uid373_outYE_uid262_vecRotateTest_b_1" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/unnamed/synthesis/submodules/unnamed_CORDIC_0.vhd" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578614994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin7seghex bin7seghex:h0d " "Elaborating entity \"bin7seghex\" for hierarchy \"bin7seghex:h0d\"" {  } { { "topCordicFunctTest4.v" "h0d" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578615014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617578617117 "|topCordicFunctTest4|HEX3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617578617117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617578617250 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lineResult\[0\] " "Logic cell \"lineResult\[0\]\"" {  } { { "topCordicFunctTest4.v" "lineResult\[0\]" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578617845 ""} { "Info" "ISCL_SCL_CELL_NAME" "lineResult\[1\] " "Logic cell \"lineResult\[1\]\"" {  } { { "topCordicFunctTest4.v" "lineResult\[1\]" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578617845 ""} { "Info" "ISCL_SCL_CELL_NAME" "lineResult\[2\] " "Logic cell \"lineResult\[2\]\"" {  } { { "topCordicFunctTest4.v" "lineResult\[2\]" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578617845 ""} { "Info" "ISCL_SCL_CELL_NAME" "lineResult\[3\] " "Logic cell \"lineResult\[3\]\"" {  } { { "topCordicFunctTest4.v" "lineResult\[3\]" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578617845 ""} { "Info" "ISCL_SCL_CELL_NAME" "lineResult\[4\] " "Logic cell \"lineResult\[4\]\"" {  } { { "topCordicFunctTest4.v" "lineResult\[4\]" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578617845 ""} { "Info" "ISCL_SCL_CELL_NAME" "lineResult\[5\] " "Logic cell \"lineResult\[5\]\"" {  } { { "topCordicFunctTest4.v" "lineResult\[5\]" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578617845 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1617578617845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "megaCordic 19 " "Ignored 19 assignments for entity \"megaCordic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617578617907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "megaCordic_CORDIC_0 38 " "Ignored 38 assignments for entity \"megaCordic_CORDIC_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1617578617907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.map.smsg " "Generated suppressed messages file C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/output_files/cordicTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578617955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617578618296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617578618296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578618552 "|topCordicFunctTest4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578618552 "|topCordicFunctTest4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578618552 "|topCordicFunctTest4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578618552 "|topCordicFunctTest4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578618552 "|topCordicFunctTest4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578618552 "|topCordicFunctTest4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "topCordicFunctTest4.v" "" { Text "C:/Users/EWann/Documents/trine/sp21/ece363/quartus/AntMan_DE1/cordicTesting/topCordicFunctTest4.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617578618552 "|topCordicFunctTest4|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617578618552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2381 " "Implemented 2381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617578618560 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617578618560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2328 " "Implemented 2328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617578618560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617578618560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617578618621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 04 19:23:38 2021 " "Processing ended: Sun Apr 04 19:23:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617578618621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617578618621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617578618621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617578618621 ""}
