OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/macpro/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/zero_to_five_counter/src/zero_to_five_counter.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   zero_to_five_counter
Die area:                 ( 0 0 ) ( 70000 110000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     706
Number of terminals:      7
Number of snets:          2
Number of nets:           204

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 90.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11077.
[INFO DRT-0033] mcon shape region query size = 2688.
[INFO DRT-0033] met1 shape region query size = 1964.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 297.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 302.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 135.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 40.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 240 pins.
[INFO DRT-0081]   Complete 72 unique inst patterns.
[INFO DRT-0084]   Complete 155 groups.
#scanned instances     = 706
#unique  instances     = 90
#stdCellGenAp          = 2098
#stdCellValidPlanarAp  = 40
#stdCellValidViaAp     = 1458
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 643
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 114.43 (MB), peak = 114.43 (MB)

Number of guides:     2288

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 589.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 607.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 418.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 122.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 44.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1051 vertical wires in 1 frboxes and 729 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 223 vertical wires in 1 frboxes and 258 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.04 (MB), peak = 122.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.04 (MB), peak = 122.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 130.78 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 129.75 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:06, memory = 142.31 (MB).
    Completing 40% with 191 violations.
    elapsed time = 00:00:06, memory = 142.31 (MB).
    Completing 50% with 191 violations.
    elapsed time = 00:00:07, memory = 142.44 (MB).
    Completing 60% with 199 violations.
    elapsed time = 00:00:08, memory = 142.44 (MB).
[INFO DRT-0199]   Number of violations = 319.
Viol/Layer        met1    via   met2   met3   met4
Metal Spacing        7      0     32      3      1
Recheck             38      0     35     12     10
Short              133      3     42      3      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 483.44 (MB), peak = 483.44 (MB)
Total wire length = 14435 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5055 um.
Total wire length on LAYER met2 = 6444 um.
Total wire length on LAYER met3 = 1570 um.
Total wire length on LAYER met4 = 1365 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1840.
Up-via summary (total 1840):

-----------------------
 FR_MASTERSLICE       0
            li1     613
           met1     962
           met2     174
           met3      91
           met4       0
-----------------------
                   1840


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 319 violations.
    elapsed time = 00:00:00, memory = 486.31 (MB).
    Completing 20% with 319 violations.
    elapsed time = 00:00:00, memory = 486.31 (MB).
    Completing 30% with 337 violations.
    elapsed time = 00:00:02, memory = 486.31 (MB).
    Completing 40% with 339 violations.
    elapsed time = 00:00:02, memory = 488.31 (MB).
    Completing 50% with 339 violations.
    elapsed time = 00:00:02, memory = 488.31 (MB).
    Completing 60% with 298 violations.
    elapsed time = 00:00:05, memory = 488.31 (MB).
[INFO DRT-0199]   Number of violations = 219.
Viol/Layer        met1   met2   met3
Metal Spacing       21     26      5
Short              148     19      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 491.31 (MB), peak = 491.31 (MB)
Total wire length = 14393 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5039 um.
Total wire length on LAYER met2 = 6436 um.
Total wire length on LAYER met3 = 1563 um.
Total wire length on LAYER met4 = 1352 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1833.
Up-via summary (total 1833):

-----------------------
 FR_MASTERSLICE       0
            li1     613
           met1     971
           met2     164
           met3      85
           met4       0
-----------------------
                   1833


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 219 violations.
    elapsed time = 00:00:00, memory = 491.31 (MB).
    Completing 20% with 219 violations.
    elapsed time = 00:00:00, memory = 491.31 (MB).
    Completing 30% with 219 violations.
    elapsed time = 00:00:00, memory = 491.31 (MB).
    Completing 40% with 219 violations.
    elapsed time = 00:00:00, memory = 491.31 (MB).
    Completing 50% with 216 violations.
    elapsed time = 00:00:00, memory = 491.31 (MB).
    Completing 60% with 216 violations.
    elapsed time = 00:00:00, memory = 491.31 (MB).
    Completing 70% with 216 violations.
    elapsed time = 00:00:00, memory = 491.31 (MB).
    Completing 80% with 216 violations.
    elapsed time = 00:00:02, memory = 516.70 (MB).
    Completing 90% with 159 violations.
    elapsed time = 00:00:05, memory = 516.70 (MB).
    Completing 100% with 107 violations.
    elapsed time = 00:00:05, memory = 516.70 (MB).
[INFO DRT-0199]   Number of violations = 107.
Viol/Layer        met1   met2
Metal Spacing        7     12
Short               67     21
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 516.70 (MB), peak = 516.70 (MB)
Total wire length = 14305 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5000 um.
Total wire length on LAYER met2 = 6415 um.
Total wire length on LAYER met3 = 1545 um.
Total wire length on LAYER met4 = 1343 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1784.
Up-via summary (total 1784):

-----------------------
 FR_MASTERSLICE       0
            li1     613
           met1     921
           met2     162
           met3      88
           met4       0
-----------------------
                   1784


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 107 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
    Completing 20% with 107 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:01, memory = 516.70 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:01, memory = 516.70 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:01, memory = 516.70 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 516.70 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 516.70 (MB), peak = 516.70 (MB)
Total wire length = 14273 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4747 um.
Total wire length on LAYER met2 = 6255 um.
Total wire length on LAYER met3 = 1816 um.
Total wire length on LAYER met4 = 1454 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1844.
Up-via summary (total 1844):

-----------------------
 FR_MASTERSLICE       0
            li1     613
           met1     925
           met2     214
           met3      92
           met4       0
-----------------------
                   1844


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 516.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 516.70 (MB), peak = 516.70 (MB)
Total wire length = 14271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4747 um.
Total wire length on LAYER met2 = 6252 um.
Total wire length on LAYER met3 = 1816 um.
Total wire length on LAYER met4 = 1454 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1844.
Up-via summary (total 1844):

-----------------------
 FR_MASTERSLICE       0
            li1     613
           met1     925
           met2     214
           met3      92
           met4       0
-----------------------
                   1844


[INFO DRT-0198] Complete detail routing.
Total wire length = 14271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4747 um.
Total wire length on LAYER met2 = 6252 um.
Total wire length on LAYER met3 = 1816 um.
Total wire length on LAYER met4 = 1454 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1844.
Up-via summary (total 1844):

-----------------------
 FR_MASTERSLICE       0
            li1     613
           met1     925
           met2     214
           met3      92
           met4       0
-----------------------
                   1844


[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:22, memory = 516.70 (MB), peak = 516.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/results/routing/zero_to_five_counter.odb'…
Writing netlist to '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/results/routing/zero_to_five_counter.nl.v'…
Writing powered netlist to '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/results/routing/zero_to_five_counter.pnl.v'…
Writing layout to '/openlane/designs/zero_to_five_counter/runs/RUN_2025.05.23_01.02.15/results/routing/zero_to_five_counter.def'…
