#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13bf5fa50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13bf597d0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x13bf749a0_0 .net "active", 0 0, v0x13bf72d30_0;  1 drivers
v0x13bf74a50_0 .var "clk", 0 0;
v0x13bf74ae0_0 .var "clk_enable", 0 0;
v0x13bf74b70_0 .net "data_address", 31 0, L_0x13bf787b0;  1 drivers
v0x13bf74c00_0 .net "data_read", 0 0, L_0x13bf773f0;  1 drivers
v0x13bf74cd0_0 .var "data_readdata", 31 0;
v0x13bf74d60_0 .net "data_write", 0 0, L_0x13bf77340;  1 drivers
v0x13bf74e10_0 .net "data_writedata", 31 0, L_0x13bf78160;  1 drivers
v0x13bf74ec0_0 .net "instr_address", 31 0, L_0x13bf79620;  1 drivers
v0x13bf74ff0_0 .var "instr_readdata", 31 0;
v0x13bf75080_0 .net "register_v0", 31 0, L_0x13bf780f0;  1 drivers
v0x13bf75150_0 .var "reset", 0 0;
S_0x13bf46fe0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x13bf597d0;
 .timescale 0 0;
v0x13bf12240_0 .var "imm", 15 0;
v0x13bf6daf0_0 .var "imm_instr", 31 0;
v0x13bf6db90_0 .var "opcode", 5 0;
v0x13bf6dc40_0 .var "rs", 4 0;
v0x13bf6dcf0_0 .var "rt", 4 0;
E_0x13bf61ba0 .event posedge, v0x13bf70720_0;
S_0x13bf6dde0 .scope module, "dut" "mips_cpu_harvard" 3 71, 4 1 0, S_0x13bf597d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13bf77340 .functor BUFZ 1, L_0x13bf76ef0, C4<0>, C4<0>, C4<0>;
L_0x13bf773f0 .functor BUFZ 1, L_0x13bf76e00, C4<0>, C4<0>, C4<0>;
L_0x13bf77aa0 .functor BUFZ 1, L_0x13bf76d50, C4<0>, C4<0>, C4<0>;
L_0x13bf78160 .functor BUFZ 32, L_0x13bf78040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13bf782f0 .functor BUFZ 32, L_0x13bf77d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13bf787b0 .functor BUFZ 32, v0x13bf6e740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13bf78f80 .functor OR 1, L_0x13bf78ca0, L_0x13bf78e60, C4<0>, C4<0>;
L_0x13bf79150 .functor AND 1, L_0x13bf79320, L_0x13bf79500, C4<1>, C4<1>;
L_0x13bf79620 .functor BUFZ 32, v0x13bf707d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bf71f10_0 .net *"_ivl_11", 4 0, L_0x13bf776a0;  1 drivers
v0x13bf71fa0_0 .net *"_ivl_13", 4 0, L_0x13bf77740;  1 drivers
L_0x140078298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf72030_0 .net/2u *"_ivl_26", 15 0, L_0x140078298;  1 drivers
v0x13bf720c0_0 .net *"_ivl_29", 15 0, L_0x13bf783a0;  1 drivers
L_0x140078328 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13bf72150_0 .net/2u *"_ivl_36", 31 0, L_0x140078328;  1 drivers
v0x13bf72200_0 .net *"_ivl_40", 31 0, L_0x13bf78ac0;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf722b0_0 .net *"_ivl_43", 25 0, L_0x140078370;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13bf72360_0 .net/2u *"_ivl_44", 31 0, L_0x1400783b8;  1 drivers
v0x13bf72410_0 .net *"_ivl_46", 0 0, L_0x13bf78ca0;  1 drivers
v0x13bf72520_0 .net *"_ivl_48", 31 0, L_0x13bf78d80;  1 drivers
L_0x140078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf725c0_0 .net *"_ivl_51", 25 0, L_0x140078400;  1 drivers
L_0x140078448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13bf72670_0 .net/2u *"_ivl_52", 31 0, L_0x140078448;  1 drivers
v0x13bf72720_0 .net *"_ivl_54", 0 0, L_0x13bf78e60;  1 drivers
v0x13bf727c0_0 .net *"_ivl_58", 31 0, L_0x13bf790b0;  1 drivers
L_0x140078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf72870_0 .net *"_ivl_61", 25 0, L_0x140078490;  1 drivers
L_0x1400784d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf72920_0 .net/2u *"_ivl_62", 31 0, L_0x1400784d8;  1 drivers
v0x13bf729d0_0 .net *"_ivl_64", 0 0, L_0x13bf79320;  1 drivers
v0x13bf72b60_0 .net *"_ivl_67", 5 0, L_0x13bf793c0;  1 drivers
L_0x140078520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13bf72bf0_0 .net/2u *"_ivl_68", 5 0, L_0x140078520;  1 drivers
v0x13bf72c90_0 .net *"_ivl_70", 0 0, L_0x13bf79500;  1 drivers
v0x13bf72d30_0 .var "active", 0 0;
v0x13bf72dd0_0 .net "alu_control_out", 3 0, v0x13bf6eb90_0;  1 drivers
v0x13bf72eb0_0 .net "alu_fcode", 5 0, L_0x13bf78210;  1 drivers
v0x13bf72f40_0 .net "alu_op", 1 0, L_0x13bf771d0;  1 drivers
v0x13bf72fd0_0 .net "alu_op1", 31 0, L_0x13bf782f0;  1 drivers
v0x13bf73060_0 .net "alu_op2", 31 0, L_0x13bf78630;  1 drivers
v0x13bf730f0_0 .net "alu_out", 31 0, v0x13bf6e740_0;  1 drivers
v0x13bf731a0_0 .net "alu_src", 0 0, L_0x13bf76a50;  1 drivers
v0x13bf73250_0 .net "alu_z_flag", 0 0, L_0x13bf78820;  1 drivers
v0x13bf73300_0 .net "branch", 0 0, L_0x13bf76fa0;  1 drivers
v0x13bf733b0_0 .net "clk", 0 0, v0x13bf74a50_0;  1 drivers
v0x13bf73480_0 .net "clk_enable", 0 0, v0x13bf74ae0_0;  1 drivers
v0x13bf73510_0 .net "curr_addr", 31 0, v0x13bf707d0_0;  1 drivers
v0x13bf72a80_0 .net "curr_addr_p4", 31 0, L_0x13bf78980;  1 drivers
v0x13bf737a0_0 .net "data_address", 31 0, L_0x13bf787b0;  alias, 1 drivers
v0x13bf73830_0 .net "data_read", 0 0, L_0x13bf773f0;  alias, 1 drivers
v0x13bf738c0_0 .net "data_readdata", 31 0, v0x13bf74cd0_0;  1 drivers
v0x13bf73950_0 .net "data_write", 0 0, L_0x13bf77340;  alias, 1 drivers
v0x13bf739e0_0 .net "data_writedata", 31 0, L_0x13bf78160;  alias, 1 drivers
v0x13bf73a70_0 .net "instr_address", 31 0, L_0x13bf79620;  alias, 1 drivers
v0x13bf73b20_0 .net "instr_opcode", 5 0, L_0x13bf75f20;  1 drivers
v0x13bf73be0_0 .net "instr_readdata", 31 0, v0x13bf74ff0_0;  1 drivers
v0x13bf73c80_0 .net "j_type", 0 0, L_0x13bf78f80;  1 drivers
v0x13bf73d20_0 .net "jr_type", 0 0, L_0x13bf79150;  1 drivers
v0x13bf73dc0_0 .net "mem_read", 0 0, L_0x13bf76e00;  1 drivers
v0x13bf73e70_0 .net "mem_to_reg", 0 0, L_0x13bf76b80;  1 drivers
v0x13bf73f20_0 .net "mem_write", 0 0, L_0x13bf76ef0;  1 drivers
v0x13bf73fd0_0 .var "next_instr_addr", 31 0;
v0x13bf74080_0 .net "offset", 31 0, L_0x13bf78590;  1 drivers
v0x13bf74110_0 .net "reg_a_read_data", 31 0, L_0x13bf77d10;  1 drivers
v0x13bf741c0_0 .net "reg_a_read_index", 4 0, L_0x13bf77460;  1 drivers
v0x13bf74270_0 .net "reg_b_read_data", 31 0, L_0x13bf78040;  1 drivers
v0x13bf74320_0 .net "reg_b_read_index", 4 0, L_0x13bf77540;  1 drivers
v0x13bf743d0_0 .net "reg_dst", 0 0, L_0x13bf76870;  1 drivers
v0x13bf74480_0 .net "reg_write", 0 0, L_0x13bf76d50;  1 drivers
v0x13bf74530_0 .net "reg_write_data", 31 0, L_0x13bf77900;  1 drivers
v0x13bf745e0_0 .net "reg_write_enable", 0 0, L_0x13bf77aa0;  1 drivers
v0x13bf74690_0 .net "reg_write_index", 4 0, L_0x13bf777e0;  1 drivers
v0x13bf74740_0 .net "register_v0", 31 0, L_0x13bf780f0;  alias, 1 drivers
v0x13bf747f0_0 .net "reset", 0 0, v0x13bf75150_0;  1 drivers
E_0x13bf6e130/0 .event edge, v0x13bf6fc60_0, v0x13bf6e830_0, v0x13bf72a80_0, v0x13bf74080_0;
E_0x13bf6e130/1 .event edge, v0x13bf73c80_0, v0x13bf73be0_0, v0x13bf73d20_0, v0x13bf71310_0;
E_0x13bf6e130 .event/or E_0x13bf6e130/0, E_0x13bf6e130/1;
L_0x13bf75f20 .part v0x13bf74ff0_0, 26, 6;
L_0x13bf77460 .part v0x13bf74ff0_0, 21, 5;
L_0x13bf77540 .part v0x13bf74ff0_0, 16, 5;
L_0x13bf776a0 .part v0x13bf74ff0_0, 11, 5;
L_0x13bf77740 .part v0x13bf74ff0_0, 16, 5;
L_0x13bf777e0 .functor MUXZ 5, L_0x13bf77740, L_0x13bf776a0, L_0x13bf76870, C4<>;
L_0x13bf77900 .functor MUXZ 32, v0x13bf6e740_0, v0x13bf74cd0_0, L_0x13bf76b80, C4<>;
L_0x13bf78210 .part v0x13bf74ff0_0, 0, 6;
L_0x13bf783a0 .part v0x13bf74ff0_0, 0, 16;
L_0x13bf78590 .concat [ 16 16 0 0], L_0x13bf783a0, L_0x140078298;
L_0x13bf78630 .functor MUXZ 32, L_0x13bf78040, L_0x13bf78590, L_0x13bf76a50, C4<>;
L_0x13bf78980 .arith/sum 32, v0x13bf707d0_0, L_0x140078328;
L_0x13bf78ac0 .concat [ 6 26 0 0], L_0x13bf75f20, L_0x140078370;
L_0x13bf78ca0 .cmp/eq 32, L_0x13bf78ac0, L_0x1400783b8;
L_0x13bf78d80 .concat [ 6 26 0 0], L_0x13bf75f20, L_0x140078400;
L_0x13bf78e60 .cmp/eq 32, L_0x13bf78d80, L_0x140078448;
L_0x13bf790b0 .concat [ 6 26 0 0], L_0x13bf75f20, L_0x140078490;
L_0x13bf79320 .cmp/eq 32, L_0x13bf790b0, L_0x1400784d8;
L_0x13bf793c0 .part v0x13bf74ff0_0, 0, 6;
L_0x13bf79500 .cmp/ne 6, L_0x13bf793c0, L_0x140078520;
S_0x13bf6e1a0 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x13bf6dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x1400782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf6e460_0 .net/2u *"_ivl_0", 31 0, L_0x1400782e0;  1 drivers
v0x13bf6e520_0 .net "control", 3 0, v0x13bf6eb90_0;  alias, 1 drivers
v0x13bf6e5d0_0 .net "op1", 31 0, L_0x13bf782f0;  alias, 1 drivers
v0x13bf6e690_0 .net "op2", 31 0, L_0x13bf78630;  alias, 1 drivers
v0x13bf6e740_0 .var "result", 31 0;
v0x13bf6e830_0 .net "z_flag", 0 0, L_0x13bf78820;  alias, 1 drivers
E_0x13bf6e410 .event edge, v0x13bf6e690_0, v0x13bf6e5d0_0, v0x13bf6e520_0;
L_0x13bf78820 .cmp/eq 32, v0x13bf6e740_0, L_0x1400782e0;
S_0x13bf6e950 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x13bf6dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x13bf6eb90_0 .var "alu_control_out", 3 0;
v0x13bf6ec50_0 .net "alu_fcode", 5 0, L_0x13bf78210;  alias, 1 drivers
v0x13bf6ecf0_0 .net "alu_opcode", 1 0, L_0x13bf771d0;  alias, 1 drivers
E_0x13bf6eb60 .event edge, v0x13bf6ecf0_0, v0x13bf6ec50_0;
S_0x13bf6ee00 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x13bf6dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x13bf76870 .functor BUFZ 1, L_0x13bf76170, C4<0>, C4<0>, C4<0>;
L_0x13bf76960 .functor OR 1, L_0x13bf76590, L_0x13bf76670, C4<0>, C4<0>;
L_0x13bf76a50 .functor OR 1, L_0x13bf76960, L_0x13bf76410, C4<0>, C4<0>;
L_0x13bf76b80 .functor BUFZ 1, L_0x13bf76590, C4<0>, C4<0>, C4<0>;
L_0x13bf76c30 .functor OR 1, L_0x13bf76170, L_0x13bf76590, C4<0>, C4<0>;
L_0x13bf76d50 .functor OR 1, L_0x13bf76c30, L_0x13bf76410, C4<0>, C4<0>;
L_0x13bf76e00 .functor BUFZ 1, L_0x13bf76590, C4<0>, C4<0>, C4<0>;
L_0x13bf76ef0 .functor BUFZ 1, L_0x13bf76670, C4<0>, C4<0>, C4<0>;
L_0x13bf76fa0 .functor BUFZ 1, L_0x13bf76770, C4<0>, C4<0>, C4<0>;
L_0x13bf770e0 .functor BUFZ 1, L_0x13bf76170, C4<0>, C4<0>, C4<0>;
L_0x13bf77270 .functor BUFZ 1, L_0x13bf76770, C4<0>, C4<0>, C4<0>;
v0x13bf6f100_0 .net *"_ivl_0", 31 0, L_0x13bf76040;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf6f1b0_0 .net *"_ivl_11", 25 0, L_0x1400780a0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x13bf6f260_0 .net/2u *"_ivl_12", 31 0, L_0x1400780e8;  1 drivers
L_0x140078130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13bf6f320_0 .net/2u *"_ivl_16", 5 0, L_0x140078130;  1 drivers
L_0x140078178 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13bf6f3d0_0 .net/2u *"_ivl_20", 5 0, L_0x140078178;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13bf6f4c0_0 .net/2u *"_ivl_24", 5 0, L_0x1400781c0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf6f570_0 .net *"_ivl_3", 25 0, L_0x140078010;  1 drivers
v0x13bf6f620_0 .net *"_ivl_31", 0 0, L_0x13bf76960;  1 drivers
v0x13bf6f6c0_0 .net *"_ivl_37", 0 0, L_0x13bf76c30;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf6f7d0_0 .net/2u *"_ivl_4", 31 0, L_0x140078058;  1 drivers
v0x13bf6f870_0 .net *"_ivl_49", 0 0, L_0x13bf770e0;  1 drivers
v0x13bf6f920_0 .net *"_ivl_54", 0 0, L_0x13bf77270;  1 drivers
v0x13bf6f9d0_0 .net *"_ivl_8", 31 0, L_0x13bf76290;  1 drivers
v0x13bf6fa80_0 .net "alu_op", 1 0, L_0x13bf771d0;  alias, 1 drivers
v0x13bf6fb40_0 .net "alu_src", 0 0, L_0x13bf76a50;  alias, 1 drivers
v0x13bf6fbd0_0 .net "beq", 0 0, L_0x13bf76770;  1 drivers
v0x13bf6fc60_0 .net "branch", 0 0, L_0x13bf76fa0;  alias, 1 drivers
v0x13bf6fdf0_0 .net "i_format", 0 0, L_0x13bf76410;  1 drivers
v0x13bf6fe80_0 .net "instr_opcode", 5 0, L_0x13bf75f20;  alias, 1 drivers
v0x13bf6ff20_0 .var "jump", 0 0;
v0x13bf6ffc0_0 .net "lw", 0 0, L_0x13bf76590;  1 drivers
v0x13bf70060_0 .net "mem_read", 0 0, L_0x13bf76e00;  alias, 1 drivers
v0x13bf70100_0 .net "mem_to_reg", 0 0, L_0x13bf76b80;  alias, 1 drivers
v0x13bf701a0_0 .net "mem_write", 0 0, L_0x13bf76ef0;  alias, 1 drivers
v0x13bf70240_0 .net "r_format", 0 0, L_0x13bf76170;  1 drivers
v0x13bf702e0_0 .net "reg_dst", 0 0, L_0x13bf76870;  alias, 1 drivers
v0x13bf70380_0 .net "reg_write", 0 0, L_0x13bf76d50;  alias, 1 drivers
v0x13bf70420_0 .net "sw", 0 0, L_0x13bf76670;  1 drivers
L_0x13bf76040 .concat [ 6 26 0 0], L_0x13bf75f20, L_0x140078010;
L_0x13bf76170 .cmp/eq 32, L_0x13bf76040, L_0x140078058;
L_0x13bf76290 .concat [ 6 26 0 0], L_0x13bf75f20, L_0x1400780a0;
L_0x13bf76410 .cmp/eq 32, L_0x13bf76290, L_0x1400780e8;
L_0x13bf76590 .cmp/eq 6, L_0x13bf75f20, L_0x140078130;
L_0x13bf76670 .cmp/eq 6, L_0x13bf75f20, L_0x140078178;
L_0x13bf76770 .cmp/eq 6, L_0x13bf75f20, L_0x1400781c0;
L_0x13bf771d0 .concat8 [ 1 1 0 0], L_0x13bf77270, L_0x13bf770e0;
S_0x13bf705b0 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x13bf6dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x13bf70720_0 .net "clk", 0 0, v0x13bf74a50_0;  alias, 1 drivers
v0x13bf707d0_0 .var "curr_addr", 31 0;
v0x13bf70880_0 .net "next_addr", 31 0, v0x13bf73fd0_0;  1 drivers
v0x13bf70940_0 .net "reset", 0 0, v0x13bf75150_0;  alias, 1 drivers
S_0x13bf70a40 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x13bf6dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13bf77d10 .functor BUFZ 32, L_0x13bf77b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13bf78040 .functor BUFZ 32, L_0x13bf77e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bf71700_2 .array/port v0x13bf71700, 2;
L_0x13bf780f0 .functor BUFZ 32, v0x13bf71700_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bf70db0_0 .net *"_ivl_0", 31 0, L_0x13bf77b50;  1 drivers
v0x13bf70e50_0 .net *"_ivl_10", 6 0, L_0x13bf77ea0;  1 drivers
L_0x140078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13bf70ef0_0 .net *"_ivl_13", 1 0, L_0x140078250;  1 drivers
v0x13bf70fa0_0 .net *"_ivl_2", 6 0, L_0x13bf77bf0;  1 drivers
L_0x140078208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13bf71050_0 .net *"_ivl_5", 1 0, L_0x140078208;  1 drivers
v0x13bf71140_0 .net *"_ivl_8", 31 0, L_0x13bf77e00;  1 drivers
v0x13bf711f0_0 .net "r_clk", 0 0, v0x13bf74a50_0;  alias, 1 drivers
v0x13bf71280_0 .net "r_clk_enable", 0 0, v0x13bf74ae0_0;  alias, 1 drivers
v0x13bf71310_0 .net "read_data1", 31 0, L_0x13bf77d10;  alias, 1 drivers
v0x13bf71440_0 .net "read_data2", 31 0, L_0x13bf78040;  alias, 1 drivers
v0x13bf714f0_0 .net "read_reg1", 4 0, L_0x13bf77460;  alias, 1 drivers
v0x13bf715a0_0 .net "read_reg2", 4 0, L_0x13bf77540;  alias, 1 drivers
v0x13bf71650_0 .net "register_v0", 31 0, L_0x13bf780f0;  alias, 1 drivers
v0x13bf71700 .array "registers", 0 31, 31 0;
v0x13bf71aa0_0 .net "reset", 0 0, v0x13bf75150_0;  alias, 1 drivers
v0x13bf71b50_0 .net "write_control", 0 0, L_0x13bf77aa0;  alias, 1 drivers
v0x13bf71be0_0 .net "write_data", 31 0, L_0x13bf77900;  alias, 1 drivers
v0x13bf71d70_0 .net "write_reg", 4 0, L_0x13bf777e0;  alias, 1 drivers
L_0x13bf77b50 .array/port v0x13bf71700, L_0x13bf77bf0;
L_0x13bf77bf0 .concat [ 5 2 0 0], L_0x13bf77460, L_0x140078208;
L_0x13bf77e00 .array/port v0x13bf71700, L_0x13bf77ea0;
L_0x13bf77ea0 .concat [ 5 2 0 0], L_0x13bf77540, L_0x140078250;
S_0x13bf4a320 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x13bf797c0 .functor BUFZ 32, L_0x13bf79720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bf75210_0 .net *"_ivl_0", 31 0, L_0x13bf79720;  1 drivers
o0x140041fc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bf752b0_0 .net "clk", 0 0, o0x140041fc0;  0 drivers
o0x140041ff0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bf75350_0 .net "data_address", 31 0, o0x140041ff0;  0 drivers
o0x140042020 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bf753f0_0 .net "data_read", 0 0, o0x140042020;  0 drivers
v0x13bf75490_0 .net "data_readdata", 31 0, L_0x13bf797c0;  1 drivers
o0x140042080 .functor BUFZ 1, C4<z>; HiZ drive
v0x13bf75580_0 .net "data_write", 0 0, o0x140042080;  0 drivers
o0x1400420b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bf75620_0 .net "data_writedata", 31 0, o0x1400420b0;  0 drivers
v0x13bf756d0_0 .var/i "i", 31 0;
v0x13bf75780 .array "ram", 0 65535, 31 0;
E_0x13bf751e0 .event posedge, v0x13bf752b0_0;
L_0x13bf79720 .array/port v0x13bf75780, o0x140041ff0;
S_0x13bf47680 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x13bf48a10 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x13bf799b0 .functor BUFZ 32, L_0x13bf79830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13bf75b60_0 .net *"_ivl_0", 31 0, L_0x13bf79830;  1 drivers
v0x13bf75c20_0 .net *"_ivl_3", 29 0, L_0x13bf798d0;  1 drivers
o0x1400422c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bf75cc0_0 .net "instr_address", 31 0, o0x1400422c0;  0 drivers
v0x13bf75d60_0 .net "instr_readdata", 31 0, L_0x13bf799b0;  1 drivers
v0x13bf75e10 .array "memory1", 0 65535, 31 0;
L_0x13bf79830 .array/port v0x13bf75e10, L_0x13bf798d0;
L_0x13bf798d0 .part o0x1400422c0, 0, 30;
S_0x13bf75910 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x13bf47680;
 .timescale 0 0;
v0x13bf75ad0_0 .var/i "i", 31 0;
    .scope S_0x13bf70a40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf71700, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13bf70a40;
T_1 ;
    %wait E_0x13bf61ba0;
    %load/vec4 v0x13bf71aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13bf71280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13bf71b50_0;
    %load/vec4 v0x13bf71d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13bf71be0_0;
    %load/vec4 v0x13bf71d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf71700, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13bf6e950;
T_2 ;
    %wait E_0x13bf6eb60;
    %load/vec4 v0x13bf6ecf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13bf6eb90_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13bf6ecf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13bf6eb90_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x13bf6ecf0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x13bf6ec50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13bf6eb90_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13bf6eb90_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13bf6eb90_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13bf6eb90_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13bf6eb90_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13bf6e1a0;
T_3 ;
    %wait E_0x13bf6e410;
    %load/vec4 v0x13bf6e520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13bf6e740_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x13bf6e5d0_0;
    %load/vec4 v0x13bf6e690_0;
    %and;
    %assign/vec4 v0x13bf6e740_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x13bf6e5d0_0;
    %load/vec4 v0x13bf6e690_0;
    %or;
    %assign/vec4 v0x13bf6e740_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x13bf6e5d0_0;
    %load/vec4 v0x13bf6e690_0;
    %add;
    %assign/vec4 v0x13bf6e740_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x13bf6e5d0_0;
    %load/vec4 v0x13bf6e690_0;
    %sub;
    %assign/vec4 v0x13bf6e740_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x13bf6e5d0_0;
    %load/vec4 v0x13bf6e690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x13bf6e740_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x13bf6e5d0_0;
    %load/vec4 v0x13bf6e690_0;
    %or;
    %inv;
    %assign/vec4 v0x13bf6e740_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13bf705b0;
T_4 ;
    %wait E_0x13bf61ba0;
    %load/vec4 v0x13bf70940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13bf707d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13bf70880_0;
    %assign/vec4 v0x13bf707d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13bf6dde0;
T_5 ;
    %wait E_0x13bf6e130;
    %load/vec4 v0x13bf73300_0;
    %load/vec4 v0x13bf73250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x13bf72a80_0;
    %load/vec4 v0x13bf74080_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13bf73fd0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13bf73c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13bf72a80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13bf73be0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13bf73fd0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13bf73d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x13bf74110_0;
    %store/vec4 v0x13bf73fd0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x13bf72a80_0;
    %store/vec4 v0x13bf73fd0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13bf597d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bf74a50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13bf74a50_0;
    %inv;
    %store/vec4 v0x13bf74a50_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x13bf597d0;
T_7 ;
    %fork t_1, S_0x13bf46fe0;
    %jmp t_0;
    .scope S_0x13bf46fe0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bf75150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13bf74ae0_0, 0, 1;
    %wait E_0x13bf61ba0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bf75150_0, 0, 1;
    %wait E_0x13bf61ba0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13bf6db90_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x13bf6dc40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13bf6dcf0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x13bf12240_0, 0, 16;
    %load/vec4 v0x13bf6db90_0;
    %load/vec4 v0x13bf6dc40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bf6dcf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bf12240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13bf6daf0_0, 0, 32;
    %load/vec4 v0x13bf6daf0_0;
    %store/vec4 v0x13bf74ff0_0, 0, 32;
    %wait E_0x13bf61ba0;
    %delay 2, 0;
    %load/vec4 v0x13bf74d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 65 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13bf74c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 66 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_7.3 ;
    %load/vec4 v0x13bf75080_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x13bf75080_0 {0 0 0};
T_7.5 ;
    %end;
    .scope S_0x13bf597d0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x13bf4a320;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bf756d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x13bf756d0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13bf756d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf75780, 0, 4;
    %load/vec4 v0x13bf756d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13bf756d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x13bf4a320;
T_9 ;
    %wait E_0x13bf751e0;
    %load/vec4 v0x13bf75580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13bf75620_0;
    %ix/getv 3, v0x13bf75350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf75780, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13bf47680;
T_10 ;
    %fork t_3, S_0x13bf75910;
    %jmp t_2;
    .scope S_0x13bf75910;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bf75ad0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x13bf75ad0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13bf75ad0_0;
    %store/vec4a v0x13bf75e10, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13bf75ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13bf75ad0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf75e10, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf75e10, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13bf75e10, 4, 0;
    %end;
    .scope S_0x13bf47680;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
