{"vcs1":{"timestamp_begin":1677971306.517726863, "rt":0.39, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1677971306.966207940, "rt":0.41, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1677971307.426428482, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677971306.228465113}
{"VCS_COMP_START_TIME": 1677971306.228465113}
{"VCS_COMP_END_TIME": 1677971307.688818278}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338140}}
{"stitch_vcselab": {"peak_mem": 238860}}
