Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 27 21:42:02 2020
| Host         : wgzesg-MacBookPro running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            4 |
|     10 |            1 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             196 |           36 |
| Yes          | No                    | No                     |              22 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|           Clock Signal           |               Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG                   |                                           |                                          |                1 |              2 |
|  clk6p25m_BUFG                   |                                           |                                          |                2 |              4 |
|  CLOCK_IBUF_BUFG                 | ledoutput/an[3]_i_2_n_0                   | ledoutput/an[3]_i_1_n_0                  |                1 |              4 |
|  CLOCK_IBUF_BUFG                 | ledoutput/an[3]_i_1_n_0                   | ledoutput/seg[4]_i_1_n_0                 |                1 |              4 |
|  CLOCK_IBUF_BUFG                 | ledoutput/an[1]_i_2_n_0                   | ledoutput/an[1]_i_1_n_0                  |                1 |              4 |
|  CLOCK_IBUF_BUFG                 | ledoutput/an[3]_i_1_n_0                   | ledoutput/seg[6]_i_1_n_0                 |                2 |             10 |
|  CLOCK_IBUF_BUFG                 |                                           | nolabel_line47/clk_out0                  |                3 |             22 |
|  CLOCK_IBUF_BUFG                 | ledoutput/current_max[11]_i_1_n_0         |                                          |                5 |             22 |
| ~audio/J_MIC3_Pin4_OBUF          |                                           |                                          |                3 |             24 |
|  nolabel_line47/J_MIC3_Pin1_OBUF |                                           |                                          |                3 |             24 |
|  CLOCK_IBUF_BUFG                 | ledoutput/max[11]_i_2_n_0                 | ledoutput/max[11]_i_1_n_0                |                3 |             24 |
|  CLOCK_IBUF_BUFG                 |                                           | nolabel_line47/J_MIC3_Pin1_OBUF          |                3 |             24 |
|  CLOCK_IBUF_BUFG                 |                                           | ledoutput/count1[12]_i_1_n_0             |                4 |             26 |
|  CLOCK_IBUF_BUFG                 | ledoutput/num                             | ledoutput/num[13]_i_1_n_0                |                5 |             28 |
| ~clk6p25m_BUFG                   |                                           | nolabel_line45/reset                     |                4 |             34 |
| ~clk6p25m_BUFG                   | Oled_Display/delay_reg[0]_0               | nolabel_line45/reset                     |                5 |             40 |
| ~clk6p25m_BUFG                   | Oled_Display/FSM_onehot_state[31]_i_2_n_0 | nolabel_line45/reset                     |                7 |             64 |
|  CLOCK_IBUF_BUFG                 |                                           |                                          |               19 |             84 |
| ~clk6p25m_BUFG                   |                                           | nolabel_line45/spi_word_bit_count_reg[0] |               22 |             90 |
+----------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+


