# Day 4 - Sec 4 - Timing analysis with real clocks using openSTA

## Setup timing analysis using real clocks
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/b2388db1-7dd4-4e40-a41a-546cdd19409c)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/16d3fcc0-dcf9-4941-9fe2-25a3deb8dfbb)

## Hold timing analysis using real clocks
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/205ed02a-89bc-4c66-b091-eb27ca2a676c)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/ea61bffa-bdfe-4860-9a52-3e6b35712710)

##  Lab steps to analyze timing with real clocks using OpenSTA
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/0e8acd1e-2531-4472-98b1-7be622de2827)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/b217cb31-11fe-410e-832d-80f596f4dd5d)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/d94abb26-7306-4e91-aae0-b8f4803069bb)

## Lab steps to observe impact of bigger CTS buffers on setup and hold timing
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/4625bcfc-81b9-433a-8fe5-77eb2adfef59)
