#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000165f7f84d80 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_00000165f7f84f10 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_00000165f7f84f48 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_00000165f7f84f80 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_00000165f7f84fb8 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v00000165f8009400_0 .var "fi_alu_pc_value", 31 0;
v00000165f8008820_0 .var "fi_change_pc", 0 0;
v00000165f8009180_0 .var "fi_clk", 0 0;
v00000165f8008fa0_0 .var "fi_i_ce", 0 0;
v00000165f8009ae0_0 .var "fi_i_flush", 0 0;
v00000165f8009680_0 .var "fi_i_stall", 0 0;
v00000165f80088c0_0 .net "fi_o_addr_instr", 31 0, v00000165f8007310_0;  1 drivers
v00000165f8009cc0_0 .net "fi_o_ce", 0 0, v00000165f8007770_0;  1 drivers
v00000165f8009720_0 .net "fi_o_flush", 0 0, v00000165f80076d0_0;  1 drivers
v00000165f8008500_0 .net "fi_o_instr_fetch", 31 0, v00000165f80073b0_0;  1 drivers
v00000165f8009040_0 .net "fi_o_stall", 0 0, v00000165f8007090_0;  1 drivers
v00000165f8008640_0 .net "fi_pc", 31 0, v00000165f8007130_0;  1 drivers
v00000165f80090e0_0 .var "fi_rst", 0 0;
v00000165f8009d60_0 .var/i "i", 31 0;
S_00000165f7fb2fc0 .scope task, "display" "display" 2 63, 2 63 0, S_00000165f7f84d80;
 .timescale 0 0;
v00000165f7f53480_0 .var/i "counter", 31 0;
E_00000165f7fb1250 .event posedge, v00000165f7f9c000_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000165f8009d60_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000165f8009d60_0;
    %load/vec4 v00000165f7f53480_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_00000165f7fb1250;
    %vpi_call 2 67 "$display", $time, " ", "addr = %d, instruction = %h, syn = %b, ack = %b", v00000165f8009d60_0, v00000165f8008500_0, v00000165f8009900_0, v00000165f8009860_0 {0 0 0};
    %load/vec4 v00000165f8009d60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000165f8009d60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000165f7fb3150 .scope module, "fi" "fetch_i" 2 25, 3 6 0, S_00000165f7f84d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_00000165f7fa1210 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_00000165f7fa1248 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_00000165f7fa1280 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_00000165f7fa12b8 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v00000165f8008dc0_0 .net "fi_alu_pc_value", 31 0, v00000165f8009400_0;  1 drivers
v00000165f8009a40_0 .net "fi_change_pc", 0 0, v00000165f8008820_0;  1 drivers
v00000165f8008780_0 .net "fi_clk", 0 0, v00000165f8009180_0;  1 drivers
v00000165f8009540_0 .net "fi_i_ce", 0 0, v00000165f8008fa0_0;  1 drivers
v00000165f8008960_0 .net "fi_i_flush", 0 0, v00000165f8009ae0_0;  1 drivers
v00000165f8008320_0 .net "fi_i_stall", 0 0, v00000165f8009680_0;  1 drivers
v00000165f8009900_0 .net "fi_i_syn", 0 0, v00000165f8007e50_0;  1 drivers
v00000165f8009860_0 .net "fi_o_ack", 0 0, v00000165f8007db0_0;  1 drivers
v00000165f80099a0_0 .net "fi_o_addr_instr", 31 0, v00000165f8007310_0;  alias, 1 drivers
v00000165f8008140_0 .net "fi_o_ce", 0 0, v00000165f8007770_0;  alias, 1 drivers
v00000165f8008d20_0 .net "fi_o_flush", 0 0, v00000165f80076d0_0;  alias, 1 drivers
v00000165f80083c0_0 .net "fi_o_instr_fetch", 31 0, v00000165f80073b0_0;  alias, 1 drivers
v00000165f8008a00_0 .net "fi_o_instr_mem", 31 0, v00000165f80094a0_0;  1 drivers
v00000165f80095e0_0 .net "fi_o_stall", 0 0, v00000165f8007090_0;  alias, 1 drivers
v00000165f8008f00_0 .net "fi_pc", 31 0, v00000165f8007130_0;  alias, 1 drivers
v00000165f8008aa0_0 .net "fi_rst", 0 0, v00000165f80090e0_0;  1 drivers
S_00000165f7fa1300 .scope module, "f" "instruction_fetch" 3 48, 4 4 0, S_00000165f7fb3150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
    .port_info 16 /INPUT 1 "f_i_last";
P_00000165f7f7fba0 .param/l "AWIDTH_INSTR" 0 4 6, +C4<00000000000000000000000000100000>;
P_00000165f7f7fbd8 .param/l "IWIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_00000165f7f7fc10 .param/l "PC_WIDTH" 0 4 7, +C4<00000000000000000000000000100000>;
L_00000165f7fb0b50 .functor OR 1, v00000165f8007090_0, v00000165f8009680_0, C4<0>, C4<0>;
L_00000165f7fb04c0 .functor AND 1, v00000165f8007ef0_0, L_00000165f80097c0, C4<1>, C4<1>;
L_00000165f7fb0060 .functor OR 1, L_00000165f7fb0b50, L_00000165f7fb04c0, C4<0>, C4<0>;
v00000165f7f53310_0 .net *"_ivl_1", 0 0, L_00000165f7fb0b50;  1 drivers
v00000165f7fa1490_0 .net *"_ivl_3", 0 0, L_00000165f80097c0;  1 drivers
v00000165f7fa1530_0 .net *"_ivl_5", 0 0, L_00000165f7fb04c0;  1 drivers
v00000165f7fa15d0_0 .var "ce", 0 0;
v00000165f7f9be20_0 .var "ce_d", 0 0;
v00000165f7f9bec0_0 .net "f_alu_pc_value", 31 0, v00000165f8009400_0;  alias, 1 drivers
v00000165f7f9bf60_0 .net "f_change_pc", 0 0, v00000165f8008820_0;  alias, 1 drivers
v00000165f7f9c000_0 .net "f_clk", 0 0, v00000165f8009180_0;  alias, 1 drivers
v00000165f7f9c0a0_0 .net "f_i_ack", 0 0, v00000165f8007db0_0;  alias, 1 drivers
v00000165f80071d0_0 .net "f_i_ce", 0 0, v00000165f8008fa0_0;  alias, 1 drivers
v00000165f8007630_0 .net "f_i_flush", 0 0, v00000165f8009ae0_0;  alias, 1 drivers
v00000165f8007270_0 .net "f_i_instr", 31 0, v00000165f80094a0_0;  alias, 1 drivers
o00000165f7fb50f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000165f80079f0_0 .net "f_i_last", 0 0, o00000165f7fb50f8;  0 drivers
v00000165f8007d10_0 .net "f_i_stall", 0 0, v00000165f8009680_0;  alias, 1 drivers
v00000165f8007310_0 .var "f_o_addr_instr", 31 0;
v00000165f8007770_0 .var "f_o_ce", 0 0;
v00000165f80076d0_0 .var "f_o_flush", 0 0;
v00000165f80073b0_0 .var "f_o_instr", 31 0;
v00000165f8007090_0 .var "f_o_stall", 0 0;
v00000165f8007e50_0 .var "f_o_syn", 0 0;
v00000165f8007ef0_0 .var "f_o_syn_r", 0 0;
v00000165f8007130_0 .var "f_pc", 31 0;
v00000165f8007b30_0 .net "f_rst", 0 0, v00000165f80090e0_0;  alias, 1 drivers
v00000165f8007950_0 .var "init_done", 0 0;
v00000165f8006ff0_0 .var "prev_pc", 31 0;
v00000165f8007810_0 .var "req", 0 0;
v00000165f8007450_0 .net "stall", 0 0, L_00000165f7fb0060;  1 drivers
v00000165f8007a90_0 .var "temp_ack", 0 0;
v00000165f80074f0_0 .var "temp_last", 0 0;
E_00000165f7fb1c10/0 .event negedge, v00000165f8007b30_0;
E_00000165f7fb1c10/1 .event posedge, v00000165f7f9c000_0;
E_00000165f7fb1c10 .event/or E_00000165f7fb1c10/0, E_00000165f7fb1c10/1;
L_00000165f80097c0 .reduce/nor v00000165f8007db0_0;
S_00000165f7f52d60 .scope module, "t" "transmit" 3 36, 5 4 0, S_00000165f7fb3150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
    .port_info 5 /OUTPUT 1 "t_o_last";
P_00000165f7f52ef0 .param/l "DEPTH" 0 5 6, +C4<00000000000000000000000000100100>;
P_00000165f7f52f28 .param/l "DWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_00000165f7f52f60 .param/l "IWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000165f8007c70_0 .var/i "counter", 31 0;
v00000165f80078b0 .array "mem_instr", 35 0, 31 0;
v00000165f8007590_0 .net "t_clk", 0 0, v00000165f8009180_0;  alias, 1 drivers
v00000165f8007bd0_0 .net "t_i_syn", 0 0, v00000165f8007e50_0;  alias, 1 drivers
v00000165f8007db0_0 .var "t_o_ack", 0 0;
v00000165f80094a0_0 .var "t_o_instr", 31 0;
v00000165f8009b80_0 .var "t_o_last", 0 0;
v00000165f8009c20_0 .net "t_rst", 0 0, v00000165f80090e0_0;  alias, 1 drivers
S_00000165f7f52fa0 .scope task, "reset" "reset" 2 55, 2 55 0, S_00000165f7f84d80;
 .timescale 0 0;
v00000165f8008460_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f80090e0_0, 0, 1;
    %load/vec4 v00000165f8008460_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000165f7fb1250;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165f80090e0_0, 0, 1;
    %end;
    .scope S_00000165f7f52d60;
T_2 ;
    %wait E_00000165f7fb1c10;
    %load/vec4 v00000165f8009c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165f8007c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165f80094a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8009b80_0, 0;
    %vpi_call 5 28 "$readmemh", "./source/instr.txt", v00000165f80078b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000165f8007bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v00000165f8007c70_0;
    %load/vec4a v00000165f80078b0, 4;
    %store/vec4 v00000165f80094a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165f8007db0_0, 0, 1;
    %load/vec4 v00000165f8007c70_0;
    %cmpi/e 35, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %store/vec4 v00000165f8009b80_0, 0, 1;
    %load/vec4 v00000165f8007c70_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.6, 8;
    %load/vec4 v00000165f8007c70_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v00000165f8007c70_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8007db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8009b80_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000165f7fa1300;
T_3 ;
    %wait E_00000165f7fb1c10;
    %load/vec4 v00000165f8007b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f7fa15d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f7f9be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f80076d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165f80073b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165f8007130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165f8006ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000165f8007310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f80074f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000165f80079f0_0;
    %assign/vec4 v00000165f80074f0_0, 0;
    %load/vec4 v00000165f7f9c0a0_0;
    %assign/vec4 v00000165f8007a90_0, 0;
    %load/vec4 v00000165f8007950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007ef0_0, 0;
    %load/vec4 v00000165f8007130_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000165f8007130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007810_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000165f8007630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f80076d0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000165f8007810_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.10, 11;
    %load/vec4 v00000165f7fa15d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_3.11, 11;
    %load/vec4 v00000165f80071d0_0;
    %or;
T_3.11;
    %and;
T_3.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.9, 10;
    %load/vec4 v00000165f8007d10_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v00000165f8007090_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007e50_0, 0;
    %load/vec4 v00000165f8007130_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000165f8007130_0, 0;
T_3.6 ;
    %load/vec4 v00000165f7f9bf60_0;
    %flag_set/vec4 9;
    %jmp/1 T_3.15, 9;
    %load/vec4 v00000165f7f9c0a0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_3.15;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v00000165f8007d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_3.16, 9;
    %load/vec4 v00000165f8007090_0;
    %or;
T_3.16;
    %nor/r;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f7fa15d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f80076d0_0, 0;
T_3.12 ;
T_3.5 ;
    %load/vec4 v00000165f8007a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v00000165f8006ff0_0;
    %assign/vec4 v00000165f8007310_0, 0;
    %load/vec4 v00000165f8007270_0;
    %assign/vec4 v00000165f80073b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f80076d0_0, 0;
    %load/vec4 v00000165f8007130_0;
    %assign/vec4 v00000165f8006ff0_0, 0;
    %load/vec4 v00000165f80074f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007e50_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007e50_0, 0;
    %load/vec4 v00000165f8007130_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000165f8007130_0, 0;
T_3.20 ;
    %load/vec4 v00000165f7f9bf60_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.23, 8;
    %load/vec4 v00000165f8007630_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.23;
    %jmp/0xz  T_3.21, 8;
    %load/vec4 v00000165f7f9bec0_0;
    %assign/vec4 v00000165f8007130_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v00000165f7fa15d0_0;
    %assign/vec4 v00000165f7f9be20_0, 0;
T_3.22 ;
T_3.17 ;
    %load/vec4 v00000165f8007450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007770_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v00000165f7f9be20_0;
    %assign/vec4 v00000165f8007770_0, 0;
T_3.25 ;
    %load/vec4 v00000165f8007d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000165f8007090_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v00000165f8007630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000165f8007090_0, 0;
T_3.28 ;
T_3.27 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000165f7f84d80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8009180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8009680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8009ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8008fa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000165f8009d60_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000165f7f84d80;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000165f8009180_0;
    %inv;
    %store/vec4 v00000165f8009180_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000165f7f84d80;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "./waveform/fetch_stage.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000165f7f84d80 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000165f7f84d80;
T_7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000165f8008460_0, 0, 32;
    %fork TD_tb.reset, S_00000165f7f52fa0;
    %join;
    %wait E_00000165f7fb1250;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165f8008fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8009680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165f8009ae0_0, 0, 1;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v00000165f7f53480_0, 0, 32;
    %fork TD_tb.display, S_00000165f7fb2fc0;
    %join;
    %delay 200, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_stage.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
