\doxysection{D\+:/\+Projects/\+Raspberrypi\+\_\+pico/pico\+\_\+freertos\+\_\+final/freertos\+\_\+pico2/pico\+\_\+freertos/\+Free\+RTOS-\/\+Kernel/portable/\+IAR/\+ARM\+\_\+\+CM35\+P\+\_\+\+NTZ/non\+\_\+secure/port.c File Reference}
\hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c}{}\label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/ARM\_CM35P\_NTZ/non\_secure/port.c@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/IAR/ARM\_CM35P\_NTZ/non\_secure/port.c}}
{\ttfamily \#include "{}Free\+RTOS.\+h"{}}\newline
{\ttfamily \#include "{}task.\+h"{}}\newline
{\ttfamily \#include "{}mpu\+\_\+wrappers.\+h"{}}\newline
{\ttfamily \#include "{}mpu\+\_\+syscall\+\_\+numbers.\+h"{}}\newline
{\ttfamily \#include "{}portasm.\+h"{}}\newline
Include dependency graph for port.\+c\+:
% FIG 0
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab622d8c674f2a417a666a7ed89109e79}{MPU\+\_\+\+WRAPPERS\+\_\+\+INCLUDED\+\_\+\+FROM\+\_\+\+API\+\_\+\+FILE}}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a1644b280c1fa25971122c00ab182a23a}{port\+USE\+\_\+\+PSPLIM\+\_\+\+REGISTER}}~0
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adad03b75dbce86018cd8f77724f5f89a}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CTRL\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000e010 ) )
\begin{DoxyCompactList}\small\item\em Constants required to manipulate the NVIC. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6fb185b6f87a37fcb11be7f5f7f74c3c}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+LOAD\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000e014 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a840264c4ada33651c41921488329f127}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CURRENT\+\_\+\+VALUE\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000e018 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6baa518b54632b8194ac2dd74f30ab6d}{port\+NVIC\+\_\+\+SHPR3\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed20 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4c9342fc3940bcd756f344e3489a030e}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+ENABLE\+\_\+\+BIT}}~( 1UL $<$$<$ 0\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aeb00c00ae5a1b5c39ef0d008cdc2aabe}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+INT\+\_\+\+BIT}}~( 1UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a94a387a85f1ebbd3d23feceb63d995c5}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT}}~( 1UL $<$$<$ 2UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a1774a206db4e93668b7508965338893f}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+COUNT\+\_\+\+FLAG\+\_\+\+BIT}}~( 1UL $<$$<$ 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8c6cabffb5fdea8c959c2025f1e0488f}{port\+NVIC\+\_\+\+PEND\+\_\+\+SYSTICK\+\_\+\+CLEAR\+\_\+\+BIT}}~( 1UL $<$$<$ 25UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a43f217e6869c9a449eebc837c267562f}{port\+NVIC\+\_\+\+PEND\+\_\+\+SYSTICK\+\_\+\+SET\+\_\+\+BIT}}~( 1UL $<$$<$ 26UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7695fa51586f81228c89bcf517ec44f3}{port\+MIN\+\_\+\+INTERRUPT\+\_\+\+PRIORITY}}~( 255UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a71a0b2492ed73217b5864c1e3ba8c9be}{port\+NVIC\+\_\+\+PENDSV\+\_\+\+PRI}}~( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a7695fa51586f81228c89bcf517ec44f3}{port\+MIN\+\_\+\+INTERRUPT\+\_\+\+PRIORITY}} $<$$<$ 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae4ddaa528bc05260d1a5a607c8a00d9f}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+PRI}}~( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a7695fa51586f81228c89bcf517ec44f3}{port\+MIN\+\_\+\+INTERRUPT\+\_\+\+PRIORITY}} $<$$<$ 24UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abc97c324f2bbdd443b7b006427c96294}{port\+SCB\+\_\+\+VTOR\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a7a9bd7cb6e8210c5321973d1e7150ac9}{port\+ISR\+\_\+t}} \texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*} ) 0xe000ed08 ) )
\begin{DoxyCompactList}\small\item\em Constants required to manipulate the SCB. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2dfec5508902bc5377e8ad8053d03921}{port\+SCB\+\_\+\+SYS\+\_\+\+HANDLER\+\_\+\+CTRL\+\_\+\+STATE\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed24 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a01d5bce056361b69112f2db4efb0a9d1}{port\+SCB\+\_\+\+MEM\+\_\+\+FAULT\+\_\+\+ENABLE\+\_\+\+BIT}}~( 1UL $<$$<$ 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4822d10f02c6b044e508154ca7522c99}{port\+VECTOR\+\_\+\+INDEX\+\_\+\+SVC}}~( 11 )
\begin{DoxyCompactList}\small\item\em Constants used to check the installation of the Free\+RTOS interrupt handlers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a674254871b5c2bfecb77a8fa451fd1c6}{port\+VECTOR\+\_\+\+INDEX\+\_\+\+PENDSV}}~( 14 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aea5602c11ead95885f4a8dfb0c2da1b5}{port\+NVIC\+\_\+\+SHPR2\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0x\+E000\+ED1C ) )
\begin{DoxyCompactList}\small\item\em Constants required to check the validity of an interrupt priority. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9bf7ad0c574222fbbf0ad6ac5a387a11}{port\+FIRST\+\_\+\+USER\+\_\+\+INTERRUPT\+\_\+\+NUMBER}}~( 16 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a72b5f375744da7a3ec890dd573dddc77}{port\+NVIC\+\_\+\+IP\+\_\+\+REGISTERS\+\_\+\+OFFSET\+\_\+16}}~( 0x\+E000\+E3\+F0 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad4e191d3886fa6ba91bb7cd11cdc665e}{port\+AIRCR\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0x\+E000\+ED0C ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a046cc13f73dad0c8a9cdd0504bc35a88}{port\+TOP\+\_\+\+BIT\+\_\+\+OF\+\_\+\+BYTE}}~( ( uint8\+\_\+t ) 0x80 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abbfa60faa2116dee71c1923a4ec3aa4a}{port\+MAX\+\_\+\+PRIGROUP\+\_\+\+BITS}}~( ( uint8\+\_\+t ) 7 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a3de9530f5de675c37a0195cda9e272d0}{port\+PRIORITY\+\_\+\+GROUP\+\_\+\+MASK}}~( 0x07\+UL $<$$<$ 8UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a31e85c2138ccee8dc7a8397f0c5cf44c}{port\+PRIGROUP\+\_\+\+SHIFT}}~( 8UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aaf7e4f4d5a665e0930068fecd1cb6779}{port\+PSR\+\_\+\+STACK\+\_\+\+PADDING\+\_\+\+MASK}}~( 1UL $<$$<$ 9UL )
\begin{DoxyCompactList}\small\item\em Constants used during system call enter and exit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a97d3e0c30816dba4da099b1d41696108}{port\+EXC\+\_\+\+RETURN\+\_\+\+STACK\+\_\+\+FRAME\+\_\+\+TYPE\+\_\+\+MASK}}~( 1UL $<$$<$ 4UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0c2c1228ca67499c56c8363f83fef907}{port\+CPACR}}~( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed88 )              /\texorpdfstring{$\ast$}{*} Coprocessor Access Control Register. \texorpdfstring{$\ast$}{*}/
\begin{DoxyCompactList}\small\item\em Constants required to manipulate the FPU. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab33de9e9f110d1a723ebf42fa1043751}{port\+CPACR\+\_\+\+CP10\+\_\+\+VALUE}}~( 3UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af65d5b033ecc6f17f902b00645c65421}{port\+CPACR\+\_\+\+CP11\+\_\+\+VALUE}}~\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_ab33de9e9f110d1a723ebf42fa1043751}{port\+CPACR\+\_\+\+CP10\+\_\+\+VALUE}}
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_afcf689cda3161b28f27f272df1dc24ab}{port\+CPACR\+\_\+\+CP10\+\_\+\+POS}}~( 20\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_acf5399819c236db998679c2200b393b7}{port\+CPACR\+\_\+\+CP11\+\_\+\+POS}}~( 22UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a45273dc9a093bf983ce3797ca3a3b58e}{port\+FPCCR}}~( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ef34 )              /\texorpdfstring{$\ast$}{*} Floating Point Context Control Register. \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a995a43abdb00bfb0f135a64b39720a7a}{port\+FPCCR\+\_\+\+ASPEN\+\_\+\+POS}}~( 31UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa5173a32b2c80140f78143928a2d5c38}{port\+FPCCR\+\_\+\+ASPEN\+\_\+\+MASK}}~( 1UL $<$$<$ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a995a43abdb00bfb0f135a64b39720a7a}{port\+FPCCR\+\_\+\+ASPEN\+\_\+\+POS}} )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9ace7667c3b28e505d06550e586c74e1}{port\+FPCCR\+\_\+\+LSPEN\+\_\+\+POS}}~( 30\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab5d96ff4ffde19b4df282aad5c1ce0d6}{port\+FPCCR\+\_\+\+LSPEN\+\_\+\+MASK}}~( 1UL $<$$<$ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a9ace7667c3b28e505d06550e586c74e1}{port\+FPCCR\+\_\+\+LSPEN\+\_\+\+POS}} )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a73dfb430c7463c1edd9ad21a962946d7}{port\+OFFSET\+\_\+\+TO\+\_\+\+LR}}~( 5 )
\begin{DoxyCompactList}\small\item\em Offsets in the stack to the parameters when inside the SVC handler. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a999f8ac4db72ceef6f6922f385fadbcd}{port\+OFFSET\+\_\+\+TO\+\_\+\+PC}}~( 6 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab89a8bea4f105b24e1a8d57fe11737f4}{port\+OFFSET\+\_\+\+TO\+\_\+\+PSR}}~( 7 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aeb3b919525b5dbfd78bd5f470a1092f1}{port\+MPU\+\_\+\+TYPE\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed90 ) )
\begin{DoxyCompactList}\small\item\em Constants required to manipulate the MPU. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9479ccbf12b6a6fac418f477b0a8d8a3}{port\+MPU\+\_\+\+CTRL\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed94 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a30f293f31b58b00bc375c8b9ee15d032}{port\+MPU\+\_\+\+RNR\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed98 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa1158493cf20be94d6976cc57d447407}{port\+MPU\+\_\+\+RBAR\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed9c ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adce78fde0c6d66075e1020feead01b28}{port\+MPU\+\_\+\+RLAR\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000eda0 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6e948a702c581e7e1184ec373087c61e}{port\+MPU\+\_\+\+RBAR\+\_\+\+A1\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000eda4 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6e73a1e734b3eda87e3226b842c60528}{port\+MPU\+\_\+\+RLAR\+\_\+\+A1\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000eda8 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac112cdb347d3bca4c32a70e81682838e}{port\+MPU\+\_\+\+RBAR\+\_\+\+A2\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edac ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a760146b766dbbad7fe6c156dca3c0ccf}{port\+MPU\+\_\+\+RLAR\+\_\+\+A2\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edb0 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a75bbd665ede3583913aaba124a26c75e}{port\+MPU\+\_\+\+RBAR\+\_\+\+A3\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edb4 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a63ba9a3f349b30c93ab3d8e7e51b0d09}{port\+MPU\+\_\+\+RLAR\+\_\+\+A3\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edb8 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a51fe4ac7de03bb4437be17e5c8a754fd}{port\+MPU\+\_\+\+MAIR0\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edc0 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5a08428c2f686eb34bb68af1743e2f80}{port\+MPU\+\_\+\+MAIR1\+\_\+\+REG}}~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edc4 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a84bda4a98fa1614e1df54cee48a282e9}{port\+MPU\+\_\+\+RBAR\+\_\+\+ADDRESS\+\_\+\+MASK}}~( 0xffffffe0 ) /\texorpdfstring{$\ast$}{*} Must be 32-\/byte aligned. \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4f54320ada054cd5583f6b2981018ec7}{port\+MPU\+\_\+\+RLAR\+\_\+\+ADDRESS\+\_\+\+MASK}}~( 0xffffffe0 ) /\texorpdfstring{$\ast$}{*} Must be 32-\/byte aligned. \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af9c79163bd13e4b0913b51eeba81c393}{port\+MPU\+\_\+\+RBAR\+\_\+\+ACCESS\+\_\+\+PERMISSIONS\+\_\+\+MASK}}~( 3UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2fdd6f949477f5a41850f6da60c36a9d}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR0\+\_\+\+POS}}~( 0\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6ffd8d684730930192d9d16c0797c3f6}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR0\+\_\+\+MASK}}~( 0x000000ff )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa0e6338ffeec6ac87c5595531c9ec2e0}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR1\+\_\+\+POS}}~( 8UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a3bf2dabf091f10336cd86f231e4b30d0}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR1\+\_\+\+MASK}}~( 0x0000ff00 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5aaddc144f77c662eae0a59823417938}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR2\+\_\+\+POS}}~( 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0829a12016576f297d5c53868fec4286}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR2\+\_\+\+MASK}}~( 0x00ff0000 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_afa8d99e1cfe7b680b0580a7b4f15ca7d}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR3\+\_\+\+POS}}~( 24UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2d55d453d985899f131afd26f015d55f}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR3\+\_\+\+MASK}}~( 0xff000000 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a216a1cb74dad2703981fb1e2e80ee9a0}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR4\+\_\+\+POS}}~( 0\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa7c36074dd088ab51a27ed9b49a99350}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR4\+\_\+\+MASK}}~( 0x000000ff )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae6033b9897e9054406fb589b1d0c6c02}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR5\+\_\+\+POS}}~( 8UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8a435df0006daefa40d2022d3892edc8}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR5\+\_\+\+MASK}}~( 0x0000ff00 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5801e6176d7bc6b05b8480c034806c2f}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR6\+\_\+\+POS}}~( 16UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a26c67f04a9a758cb17420c7f0dfefbd7}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR6\+\_\+\+MASK}}~( 0x00ff0000 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac0eae2eca2a778766fa7592bf41fac88}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR7\+\_\+\+POS}}~( 24UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adcd0e4d76dd113d239f2d9a07608e082}{port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR7\+\_\+\+MASK}}~( 0xff000000 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6f4cc3c34692ceb550d1ccf5a2990115}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX0}}~( 0\+UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5dc4d1f5b301ce8dece73bc6f84617d9}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX1}}~( 1UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad7ad72ed02e86f81577a1db332142645}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX2}}~( 2UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad4849afa38d374b747d1204619f42af7}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX3}}~( 3UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af6a46f5d4109df9fefed1575a82fd6b5}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX4}}~( 4UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abfdf4bfa4027835de4880d2167c864cd}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX5}}~( 5UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aada42e6c97c572fa289113b655462556}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX6}}~( 6UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a353c7f874ed879ffe880150889bf8250}{port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX7}}~( 7UL $<$$<$ 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8395201e5ff9f1cd5d064f56771d2582}{port\+MPU\+\_\+\+RLAR\+\_\+\+REGION\+\_\+\+ENABLE}}~( 1UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6fba6332c4995025b8efadc661187b55}{port\+MPU\+\_\+\+PRIV\+\_\+\+BACKGROUND\+\_\+\+ENABLE\+\_\+\+BIT}}~( 1UL $<$$<$ 2UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adc4eae06a76b85556cc299f764fa2800}{port\+MPU\+\_\+\+ENABLE\+\_\+\+BIT}}~( 1UL $<$$<$ 0\+UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7b72d249500608fc2029c6de80ac5863}{port\+EXPECTED\+\_\+\+MPU\+\_\+\+TYPE\+\_\+\+VALUE}}~( \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_aae77584952457452f06f8ec75cf616d3}{config\+TOTAL\+\_\+\+MPU\+\_\+\+REGIONS}} $<$$<$ 8UL )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0621ef288cf79004ff8d4da86f0216a3}{port\+EXTRACT\+\_\+\+FIRST\+\_\+\+ADDRESS\+\_\+\+FROM\+\_\+\+RBAR}}(rbar)
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5c3902a0df4201293a6bb4ea1327a4c3}{port\+EXTRACT\+\_\+\+LAST\+\_\+\+ADDRESS\+\_\+\+FROM\+\_\+\+RLAR}}(rlar)
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a896343620cf0f9624e9a221a5f692312}{port\+IS\+\_\+\+ADDRESS\+\_\+\+WITHIN\+\_\+\+RANGE}}(addr,  start,  end)
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad87f67133e98b3693df63b8d16bf36e6}{port\+IS\+\_\+\+AUTHORIZED}}(access\+Request,  permissions)
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae18dd907c689d62c6fa18011b0499f7c}{port\+UINT32\+\_\+\+MAX}}~( \texorpdfstring{$\sim$}{\string~}( ( uint32\+\_\+t ) 0 ) )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2a9b0b46310abdc43c0aaf33e70b07a7}{port\+ADD\+\_\+\+UINT32\+\_\+\+WILL\+\_\+\+OVERFLOW}}(\mbox{\hyperlink{_c_c_s_2_m_s_p430_x_2data__model_8h_a79f1ee1a890da6b8d5ae0087f0a941b8}{a}},  b)
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a14e81b7d3d94bf8d192c05c06f82c8d8}{port\+MAX\+\_\+24\+\_\+\+BIT\+\_\+\+NUMBER}}~( 0xffffff\+UL )
\begin{DoxyCompactList}\small\item\em The maximum 24-\/bit number. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5ee932503b5ba9d5a6125df7e7fc459b}{port\+MISSED\+\_\+\+COUNTS\+\_\+\+FACTOR}}~( 94UL )
\begin{DoxyCompactList}\small\item\em A fiddle factor to estimate the number of Sys\+Tick counts that would have occurred while the Sys\+Tick counter is stopped during tickless idle calculations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a062d03aca8ae932b4552a2aa19853b44}{port\+INITIAL\+\_\+\+XPSR}}~( 0x01000000 )
\begin{DoxyCompactList}\small\item\em Constants required to set up the initial stack. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a372d1affad9d6424b60dac6c513e97f0}{port\+INITIAL\+\_\+\+EXC\+\_\+\+RETURN}}~( 0xffffffbc )
\begin{DoxyCompactList}\small\item\em Initial EXC\+\_\+\+RETURN value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af89ebb9362a474ae10b4f2a45b36845d}{port\+CONTROL\+\_\+\+PRIVILEGED\+\_\+\+MASK}}~( 1UL $<$$<$ 0\+UL )
\begin{DoxyCompactList}\small\item\em CONTROL register privileged bit mask. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab53b2c27d5eb791b06dc70f388646717}{port\+INITIAL\+\_\+\+CONTROL\+\_\+\+UNPRIVILEGED}}~( 0x3 )
\begin{DoxyCompactList}\small\item\em Initial CONTROL register values. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a155bcec8e6fe7e6adf9202db803bafd4}{port\+INITIAL\+\_\+\+CONTROL\+\_\+\+PRIVILEGED}}~( 0x2 )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa6c52b1b434ca2a708c56fdee02e7946}{config\+SYSTICK\+\_\+\+CLOCK\+\_\+\+HZ}}~( \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{config\+CPU\+\_\+\+CLOCK\+\_\+\+HZ}} )
\begin{DoxyCompactList}\small\item\em Let the user override the default Sys\+Tick clock rate. If defined by the user, this symbol must equal the Sys\+Tick clock rate when the CLK bit is 0 in the configuration register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ade5336b6689c7879783bf3db6b81ff9e}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT\+\_\+\+CONFIG}}~( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a94a387a85f1ebbd3d23feceb63d995c5}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT}} )
\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a254a1ddd7499c6ec36b38e2fc3486b80}{port\+TASK\+\_\+\+RETURN\+\_\+\+ADDRESS}}~prv\+Task\+Exit\+Error
\begin{DoxyCompactList}\small\item\em Let the user override the pre-\/loading of the initial LR with the address of \doxylink{_g_c_c_2_a_r_m___c_rx___m_p_u_2port_8c_a813e8227aedfc6bd83c66c4a9b8e4f41}{prv\+Task\+Exit\+Error()} in case it messes up unwinding of the stack in the debugger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac011a92051f5a0214766d155f8a55831}{port\+PRELOAD\+\_\+\+REGISTERS}}~1
\begin{DoxyCompactList}\small\item\em If port\+PRELOAD\+\_\+\+REGISTERS then registers will be given an initial value when a task is created. This helps in debugging at the cost of code size. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a55498401a870378e159b78be91297684}{port\+NO\+\_\+\+SECURE\+\_\+\+CONTEXT}}~0
\begin{DoxyCompactList}\small\item\em A task is created without a secure context, and must call \doxylink{_free_r_t_o_s_8h_a2e0da07097a35cd3cd7788917fab3f53}{port\+ALLOCATE\+\_\+\+SECURE\+\_\+\+CONTEXT()} to give itself a secure context before it makes any secure calls. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7a9bd7cb6e8210c5321973d1e7150ac9}{port\+ISR\+\_\+t}}) (void)
\begin{DoxyCompactList}\small\item\em Prototype of all Interrupt Service Routines (ISRs). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae92322f252b096c844bafbef16b5fc3a}{v\+Port\+Setup\+Timer\+Interrupt}} (\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a36b1540b6b270ddf8923008aee7fb142}{x\+Port\+Is\+Inside\+Interrupt}} void)
\begin{DoxyCompactList}\small\item\em Setup the timer to generate the tick interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_add01c927fb689f7ec170e42d47d27927}{v\+Port\+Yield}} (void)
\begin{DoxyCompactList}\small\item\em Yield the CPU. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}{v\+Port\+Enter\+Critical}} (void)
\begin{DoxyCompactList}\small\item\em Enter critical section. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aed20ada05b957181a0de042802a82a5b}{v\+Port\+Exit\+Critical}} (void)
\begin{DoxyCompactList}\small\item\em Exit critical section. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab5e09814056d617c521549e542639b7e}{Sys\+Tick\+\_\+\+Handler}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a65bf4c0ff0c46096b4213149780b6b93}{v\+Port\+SVCHandler\+\_\+C}} (uint32\+\_\+t \texorpdfstring{$\ast$}{*}pul\+Caller\+Stack\+Address)
\item 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aaa2085423d917cf1707f4770de3354e2}{px\+Port\+Initialise\+Stack}} (\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*}px\+Top\+Of\+Stack, \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*}px\+End\+Of\+Stack, \mbox{\hyperlink{projdefs_8h_a0ab243e55144f5278d263729530dac14}{Task\+Function\+\_\+t}} px\+Code, void \texorpdfstring{$\ast$}{*}pv\+Parameters)
\item 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}{x\+Port\+Start\+Scheduler}} (void)
\item 
void \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}{v\+Port\+End\+Scheduler}} (void)
\begin{DoxyCompactList}\small\item\em End the Free\+RTOS scheduler. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a36b1540b6b270ddf8923008aee7fb142}{x\+Port\+Is\+Inside\+Interrupt}} (void)
\begin{DoxyCompactList}\small\item\em Extern declarations. \end{DoxyCompactList}\end{DoxyCompactItemize}


\label{doc-define-members}
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa6c52b1b434ca2a708c56fdee02e7946}\index{port.c@{port.c}!configSYSTICK\_CLOCK\_HZ@{configSYSTICK\_CLOCK\_HZ}}
\index{configSYSTICK\_CLOCK\_HZ@{configSYSTICK\_CLOCK\_HZ}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{configSYSTICK\_CLOCK\_HZ}{configSYSTICK\_CLOCK\_HZ}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa6c52b1b434ca2a708c56fdee02e7946} 
\#define config\+SYSTICK\+\_\+\+CLOCK\+\_\+\+HZ~( \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2coverity_2_free_r_t_o_s_config_8h_aa68082df879e6fc96bcb9b26513639e7}{config\+CPU\+\_\+\+CLOCK\+\_\+\+HZ}} )}



Let the user override the default Sys\+Tick clock rate. If defined by the user, this symbol must equal the Sys\+Tick clock rate when the CLK bit is 0 in the configuration register. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00345}{345}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab622d8c674f2a417a666a7ed89109e79}\index{port.c@{port.c}!MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE@{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}}
\index{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE@{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}{MPU\_WRAPPERS\_INCLUDED\_FROM\_API\_FILE}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab622d8c674f2a417a666a7ed89109e79} 
\#define MPU\+\_\+\+WRAPPERS\+\_\+\+INCLUDED\+\_\+\+FROM\+\_\+\+API\+\_\+\+FILE}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00032}{32}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2a9b0b46310abdc43c0aaf33e70b07a7}\index{port.c@{port.c}!portADD\_UINT32\_WILL\_OVERFLOW@{portADD\_UINT32\_WILL\_OVERFLOW}}
\index{portADD\_UINT32\_WILL\_OVERFLOW@{portADD\_UINT32\_WILL\_OVERFLOW}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portADD\_UINT32\_WILL\_OVERFLOW}{portADD\_UINT32\_WILL\_OVERFLOW}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2a9b0b46310abdc43c0aaf33e70b07a7} 
\#define port\+ADD\+\_\+\+UINT32\+\_\+\+WILL\+\_\+\+OVERFLOW(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{_c_c_s_2_m_s_p430_x_2data__model_8h_a79f1ee1a890da6b8d5ae0087f0a941b8}{a}}}{, }\item[{}]{b}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\ (\ \mbox{\hyperlink{_c_c_s_2_m_s_p430_x_2data__model_8h_a79f1ee1a890da6b8d5ae0087f0a941b8}{a}}\ )\ >\ (\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_ae18dd907c689d62c6fa18011b0499f7c}{portUINT32\_MAX}}\ -\/\ (\ b\ )\ )\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00265}{265}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad4e191d3886fa6ba91bb7cd11cdc665e}\index{port.c@{port.c}!portAIRCR\_REG@{portAIRCR\_REG}}
\index{portAIRCR\_REG@{portAIRCR\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portAIRCR\_REG}{portAIRCR\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad4e191d3886fa6ba91bb7cd11cdc665e} 
\#define port\+AIRCR\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0x\+E000\+ED0C ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00128}{128}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af89ebb9362a474ae10b4f2a45b36845d}\index{port.c@{port.c}!portCONTROL\_PRIVILEGED\_MASK@{portCONTROL\_PRIVILEGED\_MASK}}
\index{portCONTROL\_PRIVILEGED\_MASK@{portCONTROL\_PRIVILEGED\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portCONTROL\_PRIVILEGED\_MASK}{portCONTROL\_PRIVILEGED\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af89ebb9362a474ae10b4f2a45b36845d} 
\#define port\+CONTROL\+\_\+\+PRIVILEGED\+\_\+\+MASK~( 1UL $<$$<$ 0\+UL )}



CONTROL register privileged bit mask. 

Bit\mbox{[}0\mbox{]} in CONTROL register tells the privilege\+: Bit\mbox{[}0\mbox{]} = 0 ==\texorpdfstring{$>$}{>} The task is privileged. Bit\mbox{[}0\mbox{]} = 1 ==\texorpdfstring{$>$}{>} The task is not privileged. 

Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00331}{331}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0c2c1228ca67499c56c8363f83fef907}\index{port.c@{port.c}!portCPACR@{portCPACR}}
\index{portCPACR@{portCPACR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portCPACR}{portCPACR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0c2c1228ca67499c56c8363f83fef907} 
\#define port\+CPACR~( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed88 )              /\texorpdfstring{$\ast$}{*} Coprocessor Access Control Register. \texorpdfstring{$\ast$}{*}/}



Constants required to manipulate the FPU. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00145}{145}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_afcf689cda3161b28f27f272df1dc24ab}\index{port.c@{port.c}!portCPACR\_CP10\_POS@{portCPACR\_CP10\_POS}}
\index{portCPACR\_CP10\_POS@{portCPACR\_CP10\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portCPACR\_CP10\_POS}{portCPACR\_CP10\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_afcf689cda3161b28f27f272df1dc24ab} 
\#define port\+CPACR\+\_\+\+CP10\+\_\+\+POS~( 20\+UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00148}{148}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab33de9e9f110d1a723ebf42fa1043751}\index{port.c@{port.c}!portCPACR\_CP10\_VALUE@{portCPACR\_CP10\_VALUE}}
\index{portCPACR\_CP10\_VALUE@{portCPACR\_CP10\_VALUE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portCPACR\_CP10\_VALUE}{portCPACR\_CP10\_VALUE}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab33de9e9f110d1a723ebf42fa1043751} 
\#define port\+CPACR\+\_\+\+CP10\+\_\+\+VALUE~( 3UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00146}{146}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_acf5399819c236db998679c2200b393b7}\index{port.c@{port.c}!portCPACR\_CP11\_POS@{portCPACR\_CP11\_POS}}
\index{portCPACR\_CP11\_POS@{portCPACR\_CP11\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portCPACR\_CP11\_POS}{portCPACR\_CP11\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_acf5399819c236db998679c2200b393b7} 
\#define port\+CPACR\+\_\+\+CP11\+\_\+\+POS~( 22UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00149}{149}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af65d5b033ecc6f17f902b00645c65421}\index{port.c@{port.c}!portCPACR\_CP11\_VALUE@{portCPACR\_CP11\_VALUE}}
\index{portCPACR\_CP11\_VALUE@{portCPACR\_CP11\_VALUE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portCPACR\_CP11\_VALUE}{portCPACR\_CP11\_VALUE}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af65d5b033ecc6f17f902b00645c65421} 
\#define port\+CPACR\+\_\+\+CP11\+\_\+\+VALUE~\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_ab33de9e9f110d1a723ebf42fa1043751}{port\+CPACR\+\_\+\+CP10\+\_\+\+VALUE}}}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00147}{147}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a97d3e0c30816dba4da099b1d41696108}\index{port.c@{port.c}!portEXC\_RETURN\_STACK\_FRAME\_TYPE\_MASK@{portEXC\_RETURN\_STACK\_FRAME\_TYPE\_MASK}}
\index{portEXC\_RETURN\_STACK\_FRAME\_TYPE\_MASK@{portEXC\_RETURN\_STACK\_FRAME\_TYPE\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portEXC\_RETURN\_STACK\_FRAME\_TYPE\_MASK}{portEXC\_RETURN\_STACK\_FRAME\_TYPE\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a97d3e0c30816dba4da099b1d41696108} 
\#define port\+EXC\+\_\+\+RETURN\+\_\+\+STACK\+\_\+\+FRAME\+\_\+\+TYPE\+\_\+\+MASK~( 1UL $<$$<$ 4UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00139}{139}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7b72d249500608fc2029c6de80ac5863}\index{port.c@{port.c}!portEXPECTED\_MPU\_TYPE\_VALUE@{portEXPECTED\_MPU\_TYPE\_VALUE}}
\index{portEXPECTED\_MPU\_TYPE\_VALUE@{portEXPECTED\_MPU\_TYPE\_VALUE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portEXPECTED\_MPU\_TYPE\_VALUE}{portEXPECTED\_MPU\_TYPE\_VALUE}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7b72d249500608fc2029c6de80ac5863} 
\#define port\+EXPECTED\+\_\+\+MPU\+\_\+\+TYPE\+\_\+\+VALUE~( \mbox{\hyperlink{_free_r_t_o_s-_kernel_2examples_2template__configuration_2_free_r_t_o_s_config_8h_aae77584952457452f06f8ec75cf616d3}{config\+TOTAL\+\_\+\+MPU\+\_\+\+REGIONS}} $<$$<$ 8UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00241}{241}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0621ef288cf79004ff8d4da86f0216a3}\index{port.c@{port.c}!portEXTRACT\_FIRST\_ADDRESS\_FROM\_RBAR@{portEXTRACT\_FIRST\_ADDRESS\_FROM\_RBAR}}
\index{portEXTRACT\_FIRST\_ADDRESS\_FROM\_RBAR@{portEXTRACT\_FIRST\_ADDRESS\_FROM\_RBAR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portEXTRACT\_FIRST\_ADDRESS\_FROM\_RBAR}{portEXTRACT\_FIRST\_ADDRESS\_FROM\_RBAR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0621ef288cf79004ff8d4da86f0216a3} 
\#define port\+EXTRACT\+\_\+\+FIRST\+\_\+\+ADDRESS\+\_\+\+FROM\+\_\+\+RBAR(\begin{DoxyParamCaption}\item[{}]{rbar}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ (\ (\ rbar\ )\ \&\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a84bda4a98fa1614e1df54cee48a282e9}{portMPU\_RBAR\_ADDRESS\_MASK}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00245}{245}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5c3902a0df4201293a6bb4ea1327a4c3}\index{port.c@{port.c}!portEXTRACT\_LAST\_ADDRESS\_FROM\_RLAR@{portEXTRACT\_LAST\_ADDRESS\_FROM\_RLAR}}
\index{portEXTRACT\_LAST\_ADDRESS\_FROM\_RLAR@{portEXTRACT\_LAST\_ADDRESS\_FROM\_RLAR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portEXTRACT\_LAST\_ADDRESS\_FROM\_RLAR}{portEXTRACT\_LAST\_ADDRESS\_FROM\_RLAR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5c3902a0df4201293a6bb4ea1327a4c3} 
\#define port\+EXTRACT\+\_\+\+LAST\+\_\+\+ADDRESS\+\_\+\+FROM\+\_\+\+RLAR(\begin{DoxyParamCaption}\item[{}]{rlar}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ (\ (\ (\ rlar\ )\ \&\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a4f54320ada054cd5583f6b2981018ec7}{portMPU\_RLAR\_ADDRESS\_MASK}}\ )\ |\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a4f54320ada054cd5583f6b2981018ec7}{\string~portMPU\_RLAR\_ADDRESS\_MASK}}\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00250}{250}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9bf7ad0c574222fbbf0ad6ac5a387a11}\index{port.c@{port.c}!portFIRST\_USER\_INTERRUPT\_NUMBER@{portFIRST\_USER\_INTERRUPT\_NUMBER}}
\index{portFIRST\_USER\_INTERRUPT\_NUMBER@{portFIRST\_USER\_INTERRUPT\_NUMBER}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portFIRST\_USER\_INTERRUPT\_NUMBER}{portFIRST\_USER\_INTERRUPT\_NUMBER}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9bf7ad0c574222fbbf0ad6ac5a387a11} 
\#define port\+FIRST\+\_\+\+USER\+\_\+\+INTERRUPT\+\_\+\+NUMBER~( 16 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00126}{126}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a45273dc9a093bf983ce3797ca3a3b58e}\index{port.c@{port.c}!portFPCCR@{portFPCCR}}
\index{portFPCCR@{portFPCCR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portFPCCR}{portFPCCR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a45273dc9a093bf983ce3797ca3a3b58e} 
\#define port\+FPCCR~( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ef34 )              /\texorpdfstring{$\ast$}{*} Floating Point Context Control Register. \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00151}{151}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa5173a32b2c80140f78143928a2d5c38}\index{port.c@{port.c}!portFPCCR\_ASPEN\_MASK@{portFPCCR\_ASPEN\_MASK}}
\index{portFPCCR\_ASPEN\_MASK@{portFPCCR\_ASPEN\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portFPCCR\_ASPEN\_MASK}{portFPCCR\_ASPEN\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa5173a32b2c80140f78143928a2d5c38} 
\#define port\+FPCCR\+\_\+\+ASPEN\+\_\+\+MASK~( 1UL $<$$<$ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a995a43abdb00bfb0f135a64b39720a7a}{port\+FPCCR\+\_\+\+ASPEN\+\_\+\+POS}} )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00153}{153}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a995a43abdb00bfb0f135a64b39720a7a}\index{port.c@{port.c}!portFPCCR\_ASPEN\_POS@{portFPCCR\_ASPEN\_POS}}
\index{portFPCCR\_ASPEN\_POS@{portFPCCR\_ASPEN\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portFPCCR\_ASPEN\_POS}{portFPCCR\_ASPEN\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a995a43abdb00bfb0f135a64b39720a7a} 
\#define port\+FPCCR\+\_\+\+ASPEN\+\_\+\+POS~( 31UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00152}{152}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab5d96ff4ffde19b4df282aad5c1ce0d6}\index{port.c@{port.c}!portFPCCR\_LSPEN\_MASK@{portFPCCR\_LSPEN\_MASK}}
\index{portFPCCR\_LSPEN\_MASK@{portFPCCR\_LSPEN\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portFPCCR\_LSPEN\_MASK}{portFPCCR\_LSPEN\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab5d96ff4ffde19b4df282aad5c1ce0d6} 
\#define port\+FPCCR\+\_\+\+LSPEN\+\_\+\+MASK~( 1UL $<$$<$ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a9ace7667c3b28e505d06550e586c74e1}{port\+FPCCR\+\_\+\+LSPEN\+\_\+\+POS}} )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00155}{155}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9ace7667c3b28e505d06550e586c74e1}\index{port.c@{port.c}!portFPCCR\_LSPEN\_POS@{portFPCCR\_LSPEN\_POS}}
\index{portFPCCR\_LSPEN\_POS@{portFPCCR\_LSPEN\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portFPCCR\_LSPEN\_POS}{portFPCCR\_LSPEN\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9ace7667c3b28e505d06550e586c74e1} 
\#define port\+FPCCR\+\_\+\+LSPEN\+\_\+\+POS~( 30\+UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00154}{154}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a155bcec8e6fe7e6adf9202db803bafd4}\index{port.c@{port.c}!portINITIAL\_CONTROL\_PRIVILEGED@{portINITIAL\_CONTROL\_PRIVILEGED}}
\index{portINITIAL\_CONTROL\_PRIVILEGED@{portINITIAL\_CONTROL\_PRIVILEGED}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_CONTROL\_PRIVILEGED}{portINITIAL\_CONTROL\_PRIVILEGED}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a155bcec8e6fe7e6adf9202db803bafd4} 
\#define port\+INITIAL\+\_\+\+CONTROL\+\_\+\+PRIVILEGED~( 0x2 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00337}{337}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab53b2c27d5eb791b06dc70f388646717}\index{port.c@{port.c}!portINITIAL\_CONTROL\_UNPRIVILEGED@{portINITIAL\_CONTROL\_UNPRIVILEGED}}
\index{portINITIAL\_CONTROL\_UNPRIVILEGED@{portINITIAL\_CONTROL\_UNPRIVILEGED}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_CONTROL\_UNPRIVILEGED}{portINITIAL\_CONTROL\_UNPRIVILEGED}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab53b2c27d5eb791b06dc70f388646717} 
\#define port\+INITIAL\+\_\+\+CONTROL\+\_\+\+UNPRIVILEGED~( 0x3 )}



Initial CONTROL register values. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00336}{336}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a372d1affad9d6424b60dac6c513e97f0}\index{port.c@{port.c}!portINITIAL\_EXC\_RETURN@{portINITIAL\_EXC\_RETURN}}
\index{portINITIAL\_EXC\_RETURN@{portINITIAL\_EXC\_RETURN}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_EXC\_RETURN}{portINITIAL\_EXC\_RETURN}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a372d1affad9d6424b60dac6c513e97f0} 
\#define port\+INITIAL\+\_\+\+EXC\+\_\+\+RETURN~( 0xffffffbc )}



Initial EXC\+\_\+\+RETURN value. 

\begin{DoxyVerb}FF         FF         FF         BC
\end{DoxyVerb}
 1111 1111 1111 1111 1111 1111 1011 1100

Bit\mbox{[}6\mbox{]} -\/ 0 -\/-\/\texorpdfstring{$>$}{>} The exception was taken from the Non-\/\+Secure state. Bit\mbox{[}5\mbox{]} -\/ 1 -\/-\/\texorpdfstring{$>$}{>} Do not skip stacking of additional state context. Bit\mbox{[}4\mbox{]} -\/ 1 -\/-\/\texorpdfstring{$>$}{>} The PE did not allocate space on the stack for FP context. Bit\mbox{[}3\mbox{]} -\/ 1 -\/-\/\texorpdfstring{$>$}{>} Return to the Thread mode. Bit\mbox{[}2\mbox{]} -\/ 1 -\/-\/\texorpdfstring{$>$}{>} Restore registers from the process stack. Bit\mbox{[}1\mbox{]} -\/ 0 -\/-\/\texorpdfstring{$>$}{>} Reserved, 0. Bit\mbox{[}0\mbox{]} -\/ 0 -\/-\/\texorpdfstring{$>$}{>} The exception was taken to the Non-\/\+Secure state. 

Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00321}{321}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a062d03aca8ae932b4552a2aa19853b44}\index{port.c@{port.c}!portINITIAL\_XPSR@{portINITIAL\_XPSR}}
\index{portINITIAL\_XPSR@{portINITIAL\_XPSR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portINITIAL\_XPSR}{portINITIAL\_XPSR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a062d03aca8ae932b4552a2aa19853b44} 
\#define port\+INITIAL\+\_\+\+XPSR~( 0x01000000 )}



Constants required to set up the initial stack. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00286}{286}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a896343620cf0f9624e9a221a5f692312}\index{port.c@{port.c}!portIS\_ADDRESS\_WITHIN\_RANGE@{portIS\_ADDRESS\_WITHIN\_RANGE}}
\index{portIS\_ADDRESS\_WITHIN\_RANGE@{portIS\_ADDRESS\_WITHIN\_RANGE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portIS\_ADDRESS\_WITHIN\_RANGE}{portIS\_ADDRESS\_WITHIN\_RANGE}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a896343620cf0f9624e9a221a5f692312} 
\#define port\+IS\+\_\+\+ADDRESS\+\_\+\+WITHIN\+\_\+\+RANGE(\begin{DoxyParamCaption}\item[{}]{addr}{, }\item[{}]{start}{, }\item[{}]{end}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ (\ (\ (\ addr\ )\ >=\ (\ start\ )\ )\ \&\&\ (\ (\ addr\ )\ <=\ (\ end\ )\ )\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00254}{254}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad87f67133e98b3693df63b8d16bf36e6}\index{port.c@{port.c}!portIS\_AUTHORIZED@{portIS\_AUTHORIZED}}
\index{portIS\_AUTHORIZED@{portIS\_AUTHORIZED}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portIS\_AUTHORIZED}{portIS\_AUTHORIZED}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad87f67133e98b3693df63b8d16bf36e6} 
\#define port\+IS\+\_\+\+AUTHORIZED(\begin{DoxyParamCaption}\item[{}]{access\+Request}{, }\item[{}]{permissions}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ (\ (\ (\ permissions\ )\ \&\ (\ accessRequest\ )\ )\ ==\ accessRequest\ )}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00258}{258}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a14e81b7d3d94bf8d192c05c06f82c8d8}\index{port.c@{port.c}!portMAX\_24\_BIT\_NUMBER@{portMAX\_24\_BIT\_NUMBER}}
\index{portMAX\_24\_BIT\_NUMBER@{portMAX\_24\_BIT\_NUMBER}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMAX\_24\_BIT\_NUMBER}{portMAX\_24\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a14e81b7d3d94bf8d192c05c06f82c8d8} 
\#define port\+MAX\+\_\+24\+\_\+\+BIT\+\_\+\+NUMBER~( 0xffffff\+UL )}



The maximum 24-\/bit number. 

It is needed because the systick is a 24-\/bit counter. 

Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00273}{273}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abbfa60faa2116dee71c1923a4ec3aa4a}\index{port.c@{port.c}!portMAX\_PRIGROUP\_BITS@{portMAX\_PRIGROUP\_BITS}}
\index{portMAX\_PRIGROUP\_BITS@{portMAX\_PRIGROUP\_BITS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMAX\_PRIGROUP\_BITS}{portMAX\_PRIGROUP\_BITS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abbfa60faa2116dee71c1923a4ec3aa4a} 
\#define port\+MAX\+\_\+\+PRIGROUP\+\_\+\+BITS~( ( uint8\+\_\+t ) 7 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00130}{130}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7695fa51586f81228c89bcf517ec44f3}\index{port.c@{port.c}!portMIN\_INTERRUPT\_PRIORITY@{portMIN\_INTERRUPT\_PRIORITY}}
\index{portMIN\_INTERRUPT\_PRIORITY@{portMIN\_INTERRUPT\_PRIORITY}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMIN\_INTERRUPT\_PRIORITY}{portMIN\_INTERRUPT\_PRIORITY}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7695fa51586f81228c89bcf517ec44f3} 
\#define port\+MIN\+\_\+\+INTERRUPT\+\_\+\+PRIORITY~( 255UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00102}{102}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5ee932503b5ba9d5a6125df7e7fc459b}\index{port.c@{port.c}!portMISSED\_COUNTS\_FACTOR@{portMISSED\_COUNTS\_FACTOR}}
\index{portMISSED\_COUNTS\_FACTOR@{portMISSED\_COUNTS\_FACTOR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMISSED\_COUNTS\_FACTOR}{portMISSED\_COUNTS\_FACTOR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5ee932503b5ba9d5a6125df7e7fc459b} 
\#define port\+MISSED\+\_\+\+COUNTS\+\_\+\+FACTOR~( 94UL )}



A fiddle factor to estimate the number of Sys\+Tick counts that would have occurred while the Sys\+Tick counter is stopped during tickless idle calculations. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00280}{280}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9479ccbf12b6a6fac418f477b0a8d8a3}\index{port.c@{port.c}!portMPU\_CTRL\_REG@{portMPU\_CTRL\_REG}}
\index{portMPU\_CTRL\_REG@{portMPU\_CTRL\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_CTRL\_REG}{portMPU\_CTRL\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a9479ccbf12b6a6fac418f477b0a8d8a3} 
\#define port\+MPU\+\_\+\+CTRL\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed94 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00170}{170}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adc4eae06a76b85556cc299f764fa2800}\index{port.c@{port.c}!portMPU\_ENABLE\_BIT@{portMPU\_ENABLE\_BIT}}
\index{portMPU\_ENABLE\_BIT@{portMPU\_ENABLE\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_ENABLE\_BIT}{portMPU\_ENABLE\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adc4eae06a76b85556cc299f764fa2800} 
\#define port\+MPU\+\_\+\+ENABLE\+\_\+\+BIT~( 1UL $<$$<$ 0\+UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00238}{238}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a51fe4ac7de03bb4437be17e5c8a754fd}\index{port.c@{port.c}!portMPU\_MAIR0\_REG@{portMPU\_MAIR0\_REG}}
\index{portMPU\_MAIR0\_REG@{portMPU\_MAIR0\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR0\_REG}{portMPU\_MAIR0\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a51fe4ac7de03bb4437be17e5c8a754fd} 
\#define port\+MPU\+\_\+\+MAIR0\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edc0 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00185}{185}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5a08428c2f686eb34bb68af1743e2f80}\index{port.c@{port.c}!portMPU\_MAIR1\_REG@{portMPU\_MAIR1\_REG}}
\index{portMPU\_MAIR1\_REG@{portMPU\_MAIR1\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR1\_REG}{portMPU\_MAIR1\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5a08428c2f686eb34bb68af1743e2f80} 
\#define port\+MPU\+\_\+\+MAIR1\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edc4 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00186}{186}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6ffd8d684730930192d9d16c0797c3f6}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR0\_MASK@{portMPU\_MAIR\_ATTR0\_MASK}}
\index{portMPU\_MAIR\_ATTR0\_MASK@{portMPU\_MAIR\_ATTR0\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR0\_MASK}{portMPU\_MAIR\_ATTR0\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6ffd8d684730930192d9d16c0797c3f6} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR0\+\_\+\+MASK~( 0x000000ff )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00194}{194}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2fdd6f949477f5a41850f6da60c36a9d}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR0\_POS@{portMPU\_MAIR\_ATTR0\_POS}}
\index{portMPU\_MAIR\_ATTR0\_POS@{portMPU\_MAIR\_ATTR0\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR0\_POS}{portMPU\_MAIR\_ATTR0\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2fdd6f949477f5a41850f6da60c36a9d} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR0\+\_\+\+POS~( 0\+UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00193}{193}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a3bf2dabf091f10336cd86f231e4b30d0}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR1\_MASK@{portMPU\_MAIR\_ATTR1\_MASK}}
\index{portMPU\_MAIR\_ATTR1\_MASK@{portMPU\_MAIR\_ATTR1\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR1\_MASK}{portMPU\_MAIR\_ATTR1\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a3bf2dabf091f10336cd86f231e4b30d0} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR1\+\_\+\+MASK~( 0x0000ff00 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00197}{197}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa0e6338ffeec6ac87c5595531c9ec2e0}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR1\_POS@{portMPU\_MAIR\_ATTR1\_POS}}
\index{portMPU\_MAIR\_ATTR1\_POS@{portMPU\_MAIR\_ATTR1\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR1\_POS}{portMPU\_MAIR\_ATTR1\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa0e6338ffeec6ac87c5595531c9ec2e0} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR1\+\_\+\+POS~( 8UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00196}{196}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0829a12016576f297d5c53868fec4286}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR2\_MASK@{portMPU\_MAIR\_ATTR2\_MASK}}
\index{portMPU\_MAIR\_ATTR2\_MASK@{portMPU\_MAIR\_ATTR2\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR2\_MASK}{portMPU\_MAIR\_ATTR2\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a0829a12016576f297d5c53868fec4286} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR2\+\_\+\+MASK~( 0x00ff0000 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00200}{200}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5aaddc144f77c662eae0a59823417938}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR2\_POS@{portMPU\_MAIR\_ATTR2\_POS}}
\index{portMPU\_MAIR\_ATTR2\_POS@{portMPU\_MAIR\_ATTR2\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR2\_POS}{portMPU\_MAIR\_ATTR2\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5aaddc144f77c662eae0a59823417938} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR2\+\_\+\+POS~( 16UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00199}{199}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2d55d453d985899f131afd26f015d55f}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR3\_MASK@{portMPU\_MAIR\_ATTR3\_MASK}}
\index{portMPU\_MAIR\_ATTR3\_MASK@{portMPU\_MAIR\_ATTR3\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR3\_MASK}{portMPU\_MAIR\_ATTR3\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2d55d453d985899f131afd26f015d55f} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR3\+\_\+\+MASK~( 0xff000000 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00203}{203}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_afa8d99e1cfe7b680b0580a7b4f15ca7d}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR3\_POS@{portMPU\_MAIR\_ATTR3\_POS}}
\index{portMPU\_MAIR\_ATTR3\_POS@{portMPU\_MAIR\_ATTR3\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR3\_POS}{portMPU\_MAIR\_ATTR3\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_afa8d99e1cfe7b680b0580a7b4f15ca7d} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR3\+\_\+\+POS~( 24UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00202}{202}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa7c36074dd088ab51a27ed9b49a99350}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR4\_MASK@{portMPU\_MAIR\_ATTR4\_MASK}}
\index{portMPU\_MAIR\_ATTR4\_MASK@{portMPU\_MAIR\_ATTR4\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR4\_MASK}{portMPU\_MAIR\_ATTR4\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa7c36074dd088ab51a27ed9b49a99350} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR4\+\_\+\+MASK~( 0x000000ff )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00206}{206}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a216a1cb74dad2703981fb1e2e80ee9a0}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR4\_POS@{portMPU\_MAIR\_ATTR4\_POS}}
\index{portMPU\_MAIR\_ATTR4\_POS@{portMPU\_MAIR\_ATTR4\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR4\_POS}{portMPU\_MAIR\_ATTR4\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a216a1cb74dad2703981fb1e2e80ee9a0} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR4\+\_\+\+POS~( 0\+UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00205}{205}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8a435df0006daefa40d2022d3892edc8}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR5\_MASK@{portMPU\_MAIR\_ATTR5\_MASK}}
\index{portMPU\_MAIR\_ATTR5\_MASK@{portMPU\_MAIR\_ATTR5\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR5\_MASK}{portMPU\_MAIR\_ATTR5\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8a435df0006daefa40d2022d3892edc8} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR5\+\_\+\+MASK~( 0x0000ff00 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00209}{209}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae6033b9897e9054406fb589b1d0c6c02}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR5\_POS@{portMPU\_MAIR\_ATTR5\_POS}}
\index{portMPU\_MAIR\_ATTR5\_POS@{portMPU\_MAIR\_ATTR5\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR5\_POS}{portMPU\_MAIR\_ATTR5\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae6033b9897e9054406fb589b1d0c6c02} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR5\+\_\+\+POS~( 8UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00208}{208}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a26c67f04a9a758cb17420c7f0dfefbd7}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR6\_MASK@{portMPU\_MAIR\_ATTR6\_MASK}}
\index{portMPU\_MAIR\_ATTR6\_MASK@{portMPU\_MAIR\_ATTR6\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR6\_MASK}{portMPU\_MAIR\_ATTR6\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a26c67f04a9a758cb17420c7f0dfefbd7} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR6\+\_\+\+MASK~( 0x00ff0000 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00212}{212}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5801e6176d7bc6b05b8480c034806c2f}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR6\_POS@{portMPU\_MAIR\_ATTR6\_POS}}
\index{portMPU\_MAIR\_ATTR6\_POS@{portMPU\_MAIR\_ATTR6\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR6\_POS}{portMPU\_MAIR\_ATTR6\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5801e6176d7bc6b05b8480c034806c2f} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR6\+\_\+\+POS~( 16UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00211}{211}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adcd0e4d76dd113d239f2d9a07608e082}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR7\_MASK@{portMPU\_MAIR\_ATTR7\_MASK}}
\index{portMPU\_MAIR\_ATTR7\_MASK@{portMPU\_MAIR\_ATTR7\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR7\_MASK}{portMPU\_MAIR\_ATTR7\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adcd0e4d76dd113d239f2d9a07608e082} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR7\+\_\+\+MASK~( 0xff000000 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00215}{215}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac0eae2eca2a778766fa7592bf41fac88}\index{port.c@{port.c}!portMPU\_MAIR\_ATTR7\_POS@{portMPU\_MAIR\_ATTR7\_POS}}
\index{portMPU\_MAIR\_ATTR7\_POS@{portMPU\_MAIR\_ATTR7\_POS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_MAIR\_ATTR7\_POS}{portMPU\_MAIR\_ATTR7\_POS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac0eae2eca2a778766fa7592bf41fac88} 
\#define port\+MPU\+\_\+\+MAIR\+\_\+\+ATTR7\+\_\+\+POS~( 24UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00214}{214}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6fba6332c4995025b8efadc661187b55}\index{port.c@{port.c}!portMPU\_PRIV\_BACKGROUND\_ENABLE\_BIT@{portMPU\_PRIV\_BACKGROUND\_ENABLE\_BIT}}
\index{portMPU\_PRIV\_BACKGROUND\_ENABLE\_BIT@{portMPU\_PRIV\_BACKGROUND\_ENABLE\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_PRIV\_BACKGROUND\_ENABLE\_BIT}{portMPU\_PRIV\_BACKGROUND\_ENABLE\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6fba6332c4995025b8efadc661187b55} 
\#define port\+MPU\+\_\+\+PRIV\+\_\+\+BACKGROUND\+\_\+\+ENABLE\+\_\+\+BIT~( 1UL $<$$<$ 2UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00235}{235}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6e948a702c581e7e1184ec373087c61e}\index{port.c@{port.c}!portMPU\_RBAR\_A1\_REG@{portMPU\_RBAR\_A1\_REG}}
\index{portMPU\_RBAR\_A1\_REG@{portMPU\_RBAR\_A1\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RBAR\_A1\_REG}{portMPU\_RBAR\_A1\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6e948a702c581e7e1184ec373087c61e} 
\#define port\+MPU\+\_\+\+RBAR\+\_\+\+A1\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000eda4 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00176}{176}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac112cdb347d3bca4c32a70e81682838e}\index{port.c@{port.c}!portMPU\_RBAR\_A2\_REG@{portMPU\_RBAR\_A2\_REG}}
\index{portMPU\_RBAR\_A2\_REG@{portMPU\_RBAR\_A2\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RBAR\_A2\_REG}{portMPU\_RBAR\_A2\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac112cdb347d3bca4c32a70e81682838e} 
\#define port\+MPU\+\_\+\+RBAR\+\_\+\+A2\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edac ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00179}{179}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a75bbd665ede3583913aaba124a26c75e}\index{port.c@{port.c}!portMPU\_RBAR\_A3\_REG@{portMPU\_RBAR\_A3\_REG}}
\index{portMPU\_RBAR\_A3\_REG@{portMPU\_RBAR\_A3\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RBAR\_A3\_REG}{portMPU\_RBAR\_A3\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a75bbd665ede3583913aaba124a26c75e} 
\#define port\+MPU\+\_\+\+RBAR\+\_\+\+A3\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edb4 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00182}{182}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af9c79163bd13e4b0913b51eeba81c393}\index{port.c@{port.c}!portMPU\_RBAR\_ACCESS\_PERMISSIONS\_MASK@{portMPU\_RBAR\_ACCESS\_PERMISSIONS\_MASK}}
\index{portMPU\_RBAR\_ACCESS\_PERMISSIONS\_MASK@{portMPU\_RBAR\_ACCESS\_PERMISSIONS\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RBAR\_ACCESS\_PERMISSIONS\_MASK}{portMPU\_RBAR\_ACCESS\_PERMISSIONS\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af9c79163bd13e4b0913b51eeba81c393} 
\#define port\+MPU\+\_\+\+RBAR\+\_\+\+ACCESS\+\_\+\+PERMISSIONS\+\_\+\+MASK~( 3UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00191}{191}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a84bda4a98fa1614e1df54cee48a282e9}\index{port.c@{port.c}!portMPU\_RBAR\_ADDRESS\_MASK@{portMPU\_RBAR\_ADDRESS\_MASK}}
\index{portMPU\_RBAR\_ADDRESS\_MASK@{portMPU\_RBAR\_ADDRESS\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RBAR\_ADDRESS\_MASK}{portMPU\_RBAR\_ADDRESS\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a84bda4a98fa1614e1df54cee48a282e9} 
\#define port\+MPU\+\_\+\+RBAR\+\_\+\+ADDRESS\+\_\+\+MASK~( 0xffffffe0 ) /\texorpdfstring{$\ast$}{*} Must be 32-\/byte aligned. \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00188}{188}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa1158493cf20be94d6976cc57d447407}\index{port.c@{port.c}!portMPU\_RBAR\_REG@{portMPU\_RBAR\_REG}}
\index{portMPU\_RBAR\_REG@{portMPU\_RBAR\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RBAR\_REG}{portMPU\_RBAR\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aa1158493cf20be94d6976cc57d447407} 
\#define port\+MPU\+\_\+\+RBAR\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed9c ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00173}{173}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6e73a1e734b3eda87e3226b842c60528}\index{port.c@{port.c}!portMPU\_RLAR\_A1\_REG@{portMPU\_RLAR\_A1\_REG}}
\index{portMPU\_RLAR\_A1\_REG@{portMPU\_RLAR\_A1\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_A1\_REG}{portMPU\_RLAR\_A1\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6e73a1e734b3eda87e3226b842c60528} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+A1\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000eda8 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00177}{177}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a760146b766dbbad7fe6c156dca3c0ccf}\index{port.c@{port.c}!portMPU\_RLAR\_A2\_REG@{portMPU\_RLAR\_A2\_REG}}
\index{portMPU\_RLAR\_A2\_REG@{portMPU\_RLAR\_A2\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_A2\_REG}{portMPU\_RLAR\_A2\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a760146b766dbbad7fe6c156dca3c0ccf} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+A2\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edb0 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00180}{180}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a63ba9a3f349b30c93ab3d8e7e51b0d09}\index{port.c@{port.c}!portMPU\_RLAR\_A3\_REG@{portMPU\_RLAR\_A3\_REG}}
\index{portMPU\_RLAR\_A3\_REG@{portMPU\_RLAR\_A3\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_A3\_REG}{portMPU\_RLAR\_A3\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a63ba9a3f349b30c93ab3d8e7e51b0d09} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+A3\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000edb8 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00183}{183}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4f54320ada054cd5583f6b2981018ec7}\index{port.c@{port.c}!portMPU\_RLAR\_ADDRESS\_MASK@{portMPU\_RLAR\_ADDRESS\_MASK}}
\index{portMPU\_RLAR\_ADDRESS\_MASK@{portMPU\_RLAR\_ADDRESS\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ADDRESS\_MASK}{portMPU\_RLAR\_ADDRESS\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4f54320ada054cd5583f6b2981018ec7} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ADDRESS\+\_\+\+MASK~( 0xffffffe0 ) /\texorpdfstring{$\ast$}{*} Must be 32-\/byte aligned. \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00189}{189}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6f4cc3c34692ceb550d1ccf5a2990115}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX0@{portMPU\_RLAR\_ATTR\_INDEX0}}
\index{portMPU\_RLAR\_ATTR\_INDEX0@{portMPU\_RLAR\_ATTR\_INDEX0}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX0}{portMPU\_RLAR\_ATTR\_INDEX0}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6f4cc3c34692ceb550d1ccf5a2990115} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX0~( 0\+UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00217}{217}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5dc4d1f5b301ce8dece73bc6f84617d9}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX1@{portMPU\_RLAR\_ATTR\_INDEX1}}
\index{portMPU\_RLAR\_ATTR\_INDEX1@{portMPU\_RLAR\_ATTR\_INDEX1}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX1}{portMPU\_RLAR\_ATTR\_INDEX1}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a5dc4d1f5b301ce8dece73bc6f84617d9} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX1~( 1UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00218}{218}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad7ad72ed02e86f81577a1db332142645}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX2@{portMPU\_RLAR\_ATTR\_INDEX2}}
\index{portMPU\_RLAR\_ATTR\_INDEX2@{portMPU\_RLAR\_ATTR\_INDEX2}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX2}{portMPU\_RLAR\_ATTR\_INDEX2}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad7ad72ed02e86f81577a1db332142645} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX2~( 2UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00219}{219}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad4849afa38d374b747d1204619f42af7}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX3@{portMPU\_RLAR\_ATTR\_INDEX3}}
\index{portMPU\_RLAR\_ATTR\_INDEX3@{portMPU\_RLAR\_ATTR\_INDEX3}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX3}{portMPU\_RLAR\_ATTR\_INDEX3}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ad4849afa38d374b747d1204619f42af7} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX3~( 3UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00220}{220}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af6a46f5d4109df9fefed1575a82fd6b5}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX4@{portMPU\_RLAR\_ATTR\_INDEX4}}
\index{portMPU\_RLAR\_ATTR\_INDEX4@{portMPU\_RLAR\_ATTR\_INDEX4}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX4}{portMPU\_RLAR\_ATTR\_INDEX4}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af6a46f5d4109df9fefed1575a82fd6b5} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX4~( 4UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00221}{221}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abfdf4bfa4027835de4880d2167c864cd}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX5@{portMPU\_RLAR\_ATTR\_INDEX5}}
\index{portMPU\_RLAR\_ATTR\_INDEX5@{portMPU\_RLAR\_ATTR\_INDEX5}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX5}{portMPU\_RLAR\_ATTR\_INDEX5}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abfdf4bfa4027835de4880d2167c864cd} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX5~( 5UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00222}{222}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aada42e6c97c572fa289113b655462556}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX6@{portMPU\_RLAR\_ATTR\_INDEX6}}
\index{portMPU\_RLAR\_ATTR\_INDEX6@{portMPU\_RLAR\_ATTR\_INDEX6}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX6}{portMPU\_RLAR\_ATTR\_INDEX6}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aada42e6c97c572fa289113b655462556} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX6~( 6UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00223}{223}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a353c7f874ed879ffe880150889bf8250}\index{port.c@{port.c}!portMPU\_RLAR\_ATTR\_INDEX7@{portMPU\_RLAR\_ATTR\_INDEX7}}
\index{portMPU\_RLAR\_ATTR\_INDEX7@{portMPU\_RLAR\_ATTR\_INDEX7}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_ATTR\_INDEX7}{portMPU\_RLAR\_ATTR\_INDEX7}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a353c7f874ed879ffe880150889bf8250} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+ATTR\+\_\+\+INDEX7~( 7UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00224}{224}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adce78fde0c6d66075e1020feead01b28}\index{port.c@{port.c}!portMPU\_RLAR\_REG@{portMPU\_RLAR\_REG}}
\index{portMPU\_RLAR\_REG@{portMPU\_RLAR\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_REG}{portMPU\_RLAR\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adce78fde0c6d66075e1020feead01b28} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000eda0 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00174}{174}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8395201e5ff9f1cd5d064f56771d2582}\index{port.c@{port.c}!portMPU\_RLAR\_REGION\_ENABLE@{portMPU\_RLAR\_REGION\_ENABLE}}
\index{portMPU\_RLAR\_REGION\_ENABLE@{portMPU\_RLAR\_REGION\_ENABLE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RLAR\_REGION\_ENABLE}{portMPU\_RLAR\_REGION\_ENABLE}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8395201e5ff9f1cd5d064f56771d2582} 
\#define port\+MPU\+\_\+\+RLAR\+\_\+\+REGION\+\_\+\+ENABLE~( 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00226}{226}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a30f293f31b58b00bc375c8b9ee15d032}\index{port.c@{port.c}!portMPU\_RNR\_REG@{portMPU\_RNR\_REG}}
\index{portMPU\_RNR\_REG@{portMPU\_RNR\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_RNR\_REG}{portMPU\_RNR\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a30f293f31b58b00bc375c8b9ee15d032} 
\#define port\+MPU\+\_\+\+RNR\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed98 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00171}{171}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aeb3b919525b5dbfd78bd5f470a1092f1}\index{port.c@{port.c}!portMPU\_TYPE\_REG@{portMPU\_TYPE\_REG}}
\index{portMPU\_TYPE\_REG@{portMPU\_TYPE\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portMPU\_TYPE\_REG}{portMPU\_TYPE\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aeb3b919525b5dbfd78bd5f470a1092f1} 
\#define port\+MPU\+\_\+\+TYPE\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed90 ) )}



Constants required to manipulate the MPU. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00169}{169}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a55498401a870378e159b78be91297684}\index{port.c@{port.c}!portNO\_SECURE\_CONTEXT@{portNO\_SECURE\_CONTEXT}}
\index{portNO\_SECURE\_CONTEXT@{portNO\_SECURE\_CONTEXT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNO\_SECURE\_CONTEXT}{portNO\_SECURE\_CONTEXT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a55498401a870378e159b78be91297684} 
\#define port\+NO\+\_\+\+SECURE\+\_\+\+CONTEXT~0}



A task is created without a secure context, and must call \doxylink{_free_r_t_o_s_8h_a2e0da07097a35cd3cd7788917fab3f53}{port\+ALLOCATE\+\_\+\+SECURE\+\_\+\+CONTEXT()} to give itself a secure context before it makes any secure calls. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00375}{375}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a72b5f375744da7a3ec890dd573dddc77}\index{port.c@{port.c}!portNVIC\_IP\_REGISTERS\_OFFSET\_16@{portNVIC\_IP\_REGISTERS\_OFFSET\_16}}
\index{portNVIC\_IP\_REGISTERS\_OFFSET\_16@{portNVIC\_IP\_REGISTERS\_OFFSET\_16}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_IP\_REGISTERS\_OFFSET\_16}{portNVIC\_IP\_REGISTERS\_OFFSET\_16}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a72b5f375744da7a3ec890dd573dddc77} 
\#define port\+NVIC\+\_\+\+IP\+\_\+\+REGISTERS\+\_\+\+OFFSET\+\_\+16~( 0x\+E000\+E3\+F0 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00127}{127}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8c6cabffb5fdea8c959c2025f1e0488f}\index{port.c@{port.c}!portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT@{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}}
\index{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT@{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a8c6cabffb5fdea8c959c2025f1e0488f} 
\#define port\+NVIC\+\_\+\+PEND\+\_\+\+SYSTICK\+\_\+\+CLEAR\+\_\+\+BIT~( 1UL $<$$<$ 25UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00100}{100}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a43f217e6869c9a449eebc837c267562f}\index{port.c@{port.c}!portNVIC\_PEND\_SYSTICK\_SET\_BIT@{portNVIC\_PEND\_SYSTICK\_SET\_BIT}}
\index{portNVIC\_PEND\_SYSTICK\_SET\_BIT@{portNVIC\_PEND\_SYSTICK\_SET\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_PEND\_SYSTICK\_SET\_BIT}{portNVIC\_PEND\_SYSTICK\_SET\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a43f217e6869c9a449eebc837c267562f} 
\#define port\+NVIC\+\_\+\+PEND\+\_\+\+SYSTICK\+\_\+\+SET\+\_\+\+BIT~( 1UL $<$$<$ 26UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00101}{101}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a71a0b2492ed73217b5864c1e3ba8c9be}\index{port.c@{port.c}!portNVIC\_PENDSV\_PRI@{portNVIC\_PENDSV\_PRI}}
\index{portNVIC\_PENDSV\_PRI@{portNVIC\_PENDSV\_PRI}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_PENDSV\_PRI}{portNVIC\_PENDSV\_PRI}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a71a0b2492ed73217b5864c1e3ba8c9be} 
\#define port\+NVIC\+\_\+\+PENDSV\+\_\+\+PRI~( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a7695fa51586f81228c89bcf517ec44f3}{port\+MIN\+\_\+\+INTERRUPT\+\_\+\+PRIORITY}} $<$$<$ 16UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00103}{103}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aea5602c11ead95885f4a8dfb0c2da1b5}\index{port.c@{port.c}!portNVIC\_SHPR2\_REG@{portNVIC\_SHPR2\_REG}}
\index{portNVIC\_SHPR2\_REG@{portNVIC\_SHPR2\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SHPR2\_REG}{portNVIC\_SHPR2\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aea5602c11ead95885f4a8dfb0c2da1b5} 
\#define port\+NVIC\+\_\+\+SHPR2\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0x\+E000\+ED1C ) )}



Constants required to check the validity of an interrupt priority. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00125}{125}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6baa518b54632b8194ac2dd74f30ab6d}\index{port.c@{port.c}!portNVIC\_SHPR3\_REG@{portNVIC\_SHPR3\_REG}}
\index{portNVIC\_SHPR3\_REG@{portNVIC\_SHPR3\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SHPR3\_REG}{portNVIC\_SHPR3\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6baa518b54632b8194ac2dd74f30ab6d} 
\#define port\+NVIC\+\_\+\+SHPR3\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed20 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00095}{95}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a94a387a85f1ebbd3d23feceb63d995c5}\index{port.c@{port.c}!portNVIC\_SYSTICK\_CLK\_BIT@{portNVIC\_SYSTICK\_CLK\_BIT}}
\index{portNVIC\_SYSTICK\_CLK\_BIT@{portNVIC\_SYSTICK\_CLK\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_CLK\_BIT}{portNVIC\_SYSTICK\_CLK\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a94a387a85f1ebbd3d23feceb63d995c5} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT~( 1UL $<$$<$ 2UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00098}{98}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ade5336b6689c7879783bf3db6b81ff9e}\index{port.c@{port.c}!portNVIC\_SYSTICK\_CLK\_BIT\_CONFIG@{portNVIC\_SYSTICK\_CLK\_BIT\_CONFIG}}
\index{portNVIC\_SYSTICK\_CLK\_BIT\_CONFIG@{portNVIC\_SYSTICK\_CLK\_BIT\_CONFIG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_CLK\_BIT\_CONFIG}{portNVIC\_SYSTICK\_CLK\_BIT\_CONFIG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ade5336b6689c7879783bf3db6b81ff9e} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT\+\_\+\+CONFIG~( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a94a387a85f1ebbd3d23feceb63d995c5}{port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT}} )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00347}{347}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a1774a206db4e93668b7508965338893f}\index{port.c@{port.c}!portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT@{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}}
\index{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT@{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a1774a206db4e93668b7508965338893f} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+COUNT\+\_\+\+FLAG\+\_\+\+BIT~( 1UL $<$$<$ 16UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00099}{99}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adad03b75dbce86018cd8f77724f5f89a}\index{port.c@{port.c}!portNVIC\_SYSTICK\_CTRL\_REG@{portNVIC\_SYSTICK\_CTRL\_REG}}
\index{portNVIC\_SYSTICK\_CTRL\_REG@{portNVIC\_SYSTICK\_CTRL\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_CTRL\_REG}{portNVIC\_SYSTICK\_CTRL\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_adad03b75dbce86018cd8f77724f5f89a} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CTRL\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000e010 ) )}



Constants required to manipulate the NVIC. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00092}{92}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a840264c4ada33651c41921488329f127}\index{port.c@{port.c}!portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG@{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}}
\index{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG@{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a840264c4ada33651c41921488329f127} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CURRENT\+\_\+\+VALUE\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000e018 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00094}{94}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4c9342fc3940bcd756f344e3489a030e}\index{port.c@{port.c}!portNVIC\_SYSTICK\_ENABLE\_BIT@{portNVIC\_SYSTICK\_ENABLE\_BIT}}
\index{portNVIC\_SYSTICK\_ENABLE\_BIT@{portNVIC\_SYSTICK\_ENABLE\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_ENABLE\_BIT}{portNVIC\_SYSTICK\_ENABLE\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4c9342fc3940bcd756f344e3489a030e} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+ENABLE\+\_\+\+BIT~( 1UL $<$$<$ 0\+UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00096}{96}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aeb00c00ae5a1b5c39ef0d008cdc2aabe}\index{port.c@{port.c}!portNVIC\_SYSTICK\_INT\_BIT@{portNVIC\_SYSTICK\_INT\_BIT}}
\index{portNVIC\_SYSTICK\_INT\_BIT@{portNVIC\_SYSTICK\_INT\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_INT\_BIT}{portNVIC\_SYSTICK\_INT\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aeb00c00ae5a1b5c39ef0d008cdc2aabe} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+INT\+\_\+\+BIT~( 1UL $<$$<$ 1UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00097}{97}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6fb185b6f87a37fcb11be7f5f7f74c3c}\index{port.c@{port.c}!portNVIC\_SYSTICK\_LOAD\_REG@{portNVIC\_SYSTICK\_LOAD\_REG}}
\index{portNVIC\_SYSTICK\_LOAD\_REG@{portNVIC\_SYSTICK\_LOAD\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_LOAD\_REG}{portNVIC\_SYSTICK\_LOAD\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a6fb185b6f87a37fcb11be7f5f7f74c3c} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+LOAD\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000e014 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00093}{93}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae4ddaa528bc05260d1a5a607c8a00d9f}\index{port.c@{port.c}!portNVIC\_SYSTICK\_PRI@{portNVIC\_SYSTICK\_PRI}}
\index{portNVIC\_SYSTICK\_PRI@{portNVIC\_SYSTICK\_PRI}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portNVIC\_SYSTICK\_PRI}{portNVIC\_SYSTICK\_PRI}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae4ddaa528bc05260d1a5a607c8a00d9f} 
\#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+PRI~( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a7695fa51586f81228c89bcf517ec44f3}{port\+MIN\+\_\+\+INTERRUPT\+\_\+\+PRIORITY}} $<$$<$ 24UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00104}{104}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a73dfb430c7463c1edd9ad21a962946d7}\index{port.c@{port.c}!portOFFSET\_TO\_LR@{portOFFSET\_TO\_LR}}
\index{portOFFSET\_TO\_LR@{portOFFSET\_TO\_LR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portOFFSET\_TO\_LR}{portOFFSET\_TO\_LR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a73dfb430c7463c1edd9ad21a962946d7} 
\#define port\+OFFSET\+\_\+\+TO\+\_\+\+LR~( 5 )}



Offsets in the stack to the parameters when inside the SVC handler. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00161}{161}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a999f8ac4db72ceef6f6922f385fadbcd}\index{port.c@{port.c}!portOFFSET\_TO\_PC@{portOFFSET\_TO\_PC}}
\index{portOFFSET\_TO\_PC@{portOFFSET\_TO\_PC}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portOFFSET\_TO\_PC}{portOFFSET\_TO\_PC}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a999f8ac4db72ceef6f6922f385fadbcd} 
\#define port\+OFFSET\+\_\+\+TO\+\_\+\+PC~( 6 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00162}{162}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab89a8bea4f105b24e1a8d57fe11737f4}\index{port.c@{port.c}!portOFFSET\_TO\_PSR@{portOFFSET\_TO\_PSR}}
\index{portOFFSET\_TO\_PSR@{portOFFSET\_TO\_PSR}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portOFFSET\_TO\_PSR}{portOFFSET\_TO\_PSR}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab89a8bea4f105b24e1a8d57fe11737f4} 
\#define port\+OFFSET\+\_\+\+TO\+\_\+\+PSR~( 7 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00163}{163}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac011a92051f5a0214766d155f8a55831}\index{port.c@{port.c}!portPRELOAD\_REGISTERS@{portPRELOAD\_REGISTERS}}
\index{portPRELOAD\_REGISTERS@{portPRELOAD\_REGISTERS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPRELOAD\_REGISTERS}{portPRELOAD\_REGISTERS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ac011a92051f5a0214766d155f8a55831} 
\#define port\+PRELOAD\+\_\+\+REGISTERS~1}



If port\+PRELOAD\+\_\+\+REGISTERS then registers will be given an initial value when a task is created. This helps in debugging at the cost of code size. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00368}{368}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a31e85c2138ccee8dc7a8397f0c5cf44c}\index{port.c@{port.c}!portPRIGROUP\_SHIFT@{portPRIGROUP\_SHIFT}}
\index{portPRIGROUP\_SHIFT@{portPRIGROUP\_SHIFT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPRIGROUP\_SHIFT}{portPRIGROUP\_SHIFT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a31e85c2138ccee8dc7a8397f0c5cf44c} 
\#define port\+PRIGROUP\+\_\+\+SHIFT~( 8UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00132}{132}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a3de9530f5de675c37a0195cda9e272d0}\index{port.c@{port.c}!portPRIORITY\_GROUP\_MASK@{portPRIORITY\_GROUP\_MASK}}
\index{portPRIORITY\_GROUP\_MASK@{portPRIORITY\_GROUP\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPRIORITY\_GROUP\_MASK}{portPRIORITY\_GROUP\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a3de9530f5de675c37a0195cda9e272d0} 
\#define port\+PRIORITY\+\_\+\+GROUP\+\_\+\+MASK~( 0x07\+UL $<$$<$ 8UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00131}{131}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aaf7e4f4d5a665e0930068fecd1cb6779}\index{port.c@{port.c}!portPSR\_STACK\_PADDING\_MASK@{portPSR\_STACK\_PADDING\_MASK}}
\index{portPSR\_STACK\_PADDING\_MASK@{portPSR\_STACK\_PADDING\_MASK}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portPSR\_STACK\_PADDING\_MASK}{portPSR\_STACK\_PADDING\_MASK}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aaf7e4f4d5a665e0930068fecd1cb6779} 
\#define port\+PSR\+\_\+\+STACK\+\_\+\+PADDING\+\_\+\+MASK~( 1UL $<$$<$ 9UL )}



Constants used during system call enter and exit. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00138}{138}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a01d5bce056361b69112f2db4efb0a9d1}\index{port.c@{port.c}!portSCB\_MEM\_FAULT\_ENABLE\_BIT@{portSCB\_MEM\_FAULT\_ENABLE\_BIT}}
\index{portSCB\_MEM\_FAULT\_ENABLE\_BIT@{portSCB\_MEM\_FAULT\_ENABLE\_BIT}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portSCB\_MEM\_FAULT\_ENABLE\_BIT}{portSCB\_MEM\_FAULT\_ENABLE\_BIT}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a01d5bce056361b69112f2db4efb0a9d1} 
\#define port\+SCB\+\_\+\+MEM\+\_\+\+FAULT\+\_\+\+ENABLE\+\_\+\+BIT~( 1UL $<$$<$ 16UL )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00112}{112}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2dfec5508902bc5377e8ad8053d03921}\index{port.c@{port.c}!portSCB\_SYS\_HANDLER\_CTRL\_STATE\_REG@{portSCB\_SYS\_HANDLER\_CTRL\_STATE\_REG}}
\index{portSCB\_SYS\_HANDLER\_CTRL\_STATE\_REG@{portSCB\_SYS\_HANDLER\_CTRL\_STATE\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portSCB\_SYS\_HANDLER\_CTRL\_STATE\_REG}{portSCB\_SYS\_HANDLER\_CTRL\_STATE\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2dfec5508902bc5377e8ad8053d03921} 
\#define port\+SCB\+\_\+\+SYS\+\_\+\+HANDLER\+\_\+\+CTRL\+\_\+\+STATE\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*} ) 0xe000ed24 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00111}{111}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abc97c324f2bbdd443b7b006427c96294}\index{port.c@{port.c}!portSCB\_VTOR\_REG@{portSCB\_VTOR\_REG}}
\index{portSCB\_VTOR\_REG@{portSCB\_VTOR\_REG}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portSCB\_VTOR\_REG}{portSCB\_VTOR\_REG}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_abc97c324f2bbdd443b7b006427c96294} 
\#define port\+SCB\+\_\+\+VTOR\+\_\+\+REG~( \texorpdfstring{$\ast$}{*}( ( \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a7a9bd7cb6e8210c5321973d1e7150ac9}{port\+ISR\+\_\+t}} \texorpdfstring{$\ast$}{*}\texorpdfstring{$\ast$}{*} ) 0xe000ed08 ) )}



Constants required to manipulate the SCB. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00110}{110}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a254a1ddd7499c6ec36b38e2fc3486b80}\index{port.c@{port.c}!portTASK\_RETURN\_ADDRESS@{portTASK\_RETURN\_ADDRESS}}
\index{portTASK\_RETURN\_ADDRESS@{portTASK\_RETURN\_ADDRESS}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portTASK\_RETURN\_ADDRESS}{portTASK\_RETURN\_ADDRESS}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a254a1ddd7499c6ec36b38e2fc3486b80} 
\#define port\+TASK\+\_\+\+RETURN\+\_\+\+ADDRESS~prv\+Task\+Exit\+Error}



Let the user override the pre-\/loading of the initial LR with the address of \doxylink{_g_c_c_2_a_r_m___c_rx___m_p_u_2port_8c_a813e8227aedfc6bd83c66c4a9b8e4f41}{prv\+Task\+Exit\+Error()} in case it messes up unwinding of the stack in the debugger. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00361}{361}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a046cc13f73dad0c8a9cdd0504bc35a88}\index{port.c@{port.c}!portTOP\_BIT\_OF\_BYTE@{portTOP\_BIT\_OF\_BYTE}}
\index{portTOP\_BIT\_OF\_BYTE@{portTOP\_BIT\_OF\_BYTE}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portTOP\_BIT\_OF\_BYTE}{portTOP\_BIT\_OF\_BYTE}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a046cc13f73dad0c8a9cdd0504bc35a88} 
\#define port\+TOP\+\_\+\+BIT\+\_\+\+OF\+\_\+\+BYTE~( ( uint8\+\_\+t ) 0x80 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00129}{129}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae18dd907c689d62c6fa18011b0499f7c}\index{port.c@{port.c}!portUINT32\_MAX@{portUINT32\_MAX}}
\index{portUINT32\_MAX@{portUINT32\_MAX}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portUINT32\_MAX}{portUINT32\_MAX}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae18dd907c689d62c6fa18011b0499f7c} 
\#define port\+UINT32\+\_\+\+MAX~( \texorpdfstring{$\sim$}{\string~}( ( uint32\+\_\+t ) 0 ) )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00262}{262}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a1644b280c1fa25971122c00ab182a23a}\index{port.c@{port.c}!portUSE\_PSPLIM\_REGISTER@{portUSE\_PSPLIM\_REGISTER}}
\index{portUSE\_PSPLIM\_REGISTER@{portUSE\_PSPLIM\_REGISTER}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portUSE\_PSPLIM\_REGISTER}{portUSE\_PSPLIM\_REGISTER}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a1644b280c1fa25971122c00ab182a23a} 
\#define port\+USE\+\_\+\+PSPLIM\+\_\+\+REGISTER~0}

The Free\+RTOS Cortex M33 port can be configured to run on the Secure Side only i.\+e. the processor boots as secure and never jumps to the non-\/secure side. The Trust Zone support in the port must be disabled in order to run Free\+RTOS on the secure side. The following are the valid configuration seetings\+:


\begin{DoxyEnumerate}
\item Run Free\+RTOS on the Secure Side\+: config\+RUN\+\_\+\+FREERTOS\+\_\+\+SECURE\+\_\+\+ONLY = 1 and config\+ENABLE\+\_\+\+TRUSTZONE = 0
\item Run Free\+RTOS on the Non-\/\+Secure Side with Secure Side function call support\+: config\+RUN\+\_\+\+FREERTOS\+\_\+\+SECURE\+\_\+\+ONLY = 0 and config\+ENABLE\+\_\+\+TRUSTZONE = 1
\item Run Free\+RTOS on the Non-\/\+Secure Side only i.\+e. no Secure Side function call support\+: config\+RUN\+\_\+\+FREERTOS\+\_\+\+SECURE\+\_\+\+ONLY = 0 and config\+ENABLE\+\_\+\+TRUSTZONE = 0 Cortex-\/\+M23 does not have non-\/secure PSPLIM. We should use PSPLIM on Cortex-\/\+M23 only when Free\+RTOS runs on secure side. 
\end{DoxyEnumerate}

Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00077}{77}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a674254871b5c2bfecb77a8fa451fd1c6}\index{port.c@{port.c}!portVECTOR\_INDEX\_PENDSV@{portVECTOR\_INDEX\_PENDSV}}
\index{portVECTOR\_INDEX\_PENDSV@{portVECTOR\_INDEX\_PENDSV}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portVECTOR\_INDEX\_PENDSV}{portVECTOR\_INDEX\_PENDSV}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a674254871b5c2bfecb77a8fa451fd1c6} 
\#define port\+VECTOR\+\_\+\+INDEX\+\_\+\+PENDSV~( 14 )}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00119}{119}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4822d10f02c6b044e508154ca7522c99}\index{port.c@{port.c}!portVECTOR\_INDEX\_SVC@{portVECTOR\_INDEX\_SVC}}
\index{portVECTOR\_INDEX\_SVC@{portVECTOR\_INDEX\_SVC}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portVECTOR\_INDEX\_SVC}{portVECTOR\_INDEX\_SVC}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a4822d10f02c6b044e508154ca7522c99} 
\#define port\+VECTOR\+\_\+\+INDEX\+\_\+\+SVC~( 11 )}



Constants used to check the installation of the Free\+RTOS interrupt handlers. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00118}{118}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.



\label{doc-typedef-members}
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_doc-typedef-members}
\doxysubsection{Typedef Documentation}
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7a9bd7cb6e8210c5321973d1e7150ac9}\index{port.c@{port.c}!portISR\_t@{portISR\_t}}
\index{portISR\_t@{portISR\_t}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{portISR\_t}{portISR\_t}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a7a9bd7cb6e8210c5321973d1e7150ac9} 
typedef void(\texorpdfstring{$\ast$}{*} port\+ISR\+\_\+t) (void)}



Prototype of all Interrupt Service Routines (ISRs). 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00086}{86}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.



\label{doc-func-members}
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aaa2085423d917cf1707f4770de3354e2}\index{port.c@{port.c}!pxPortInitialiseStack@{pxPortInitialiseStack}}
\index{pxPortInitialiseStack@{pxPortInitialiseStack}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{pxPortInitialiseStack()}{pxPortInitialiseStack()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aaa2085423d917cf1707f4770de3354e2} 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*} px\+Port\+Initialise\+Stack (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{px\+Top\+Of\+Stack}{, }\item[{\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\+Type\+\_\+t}} \texorpdfstring{$\ast$}{*}}]{px\+End\+Of\+Stack}{, }\item[{\mbox{\hyperlink{projdefs_8h_a0ab243e55144f5278d263729530dac14}{Task\+Function\+\_\+t}}}]{px\+Code}{, }\item[{void \texorpdfstring{$\ast$}{*}}]{pv\+Parameters}{}\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l01544}{1544}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab5e09814056d617c521549e542639b7e}\index{port.c@{port.c}!SysTick\_Handler@{SysTick\_Handler}}
\index{SysTick\_Handler@{SysTick\_Handler}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{SysTick\_Handler()}{SysTick\_Handler()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ab5e09814056d617c521549e542639b7e} 
void Sys\+Tick\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l01016}{1016}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

Here is the call graph for this function\+:
% FIG 1
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}\index{port.c@{port.c}!vPortEndScheduler@{vPortEndScheduler}}
\index{vPortEndScheduler@{vPortEndScheduler}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortEndScheduler()}{vPortEndScheduler()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423} 
void v\+Port\+End\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



End the Free\+RTOS scheduler. 

Not implemented on this port. 

Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l01780}{1780}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69}\index{port.c@{port.c}!vPortEnterCritical@{vPortEnterCritical}}
\index{vPortEnterCritical@{vPortEnterCritical}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortEnterCritical()}{vPortEnterCritical()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a2ed3554a3de09a3bd09d396ee081ab69} 
void v\+Port\+Enter\+Critical (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Enter critical section. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00992}{992}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aed20ada05b957181a0de042802a82a5b}\index{port.c@{port.c}!vPortExitCritical@{vPortExitCritical}}
\index{vPortExitCritical@{vPortExitCritical}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortExitCritical()}{vPortExitCritical()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_aed20ada05b957181a0de042802a82a5b} 
void v\+Port\+Exit\+Critical (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Exit critical section. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l01004}{1004}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae92322f252b096c844bafbef16b5fc3a}\index{port.c@{port.c}!vPortSetupTimerInterrupt@{vPortSetupTimerInterrupt}}
\index{vPortSetupTimerInterrupt@{vPortSetupTimerInterrupt}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortSetupTimerInterrupt()}{vPortSetupTimerInterrupt()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ae92322f252b096c844bafbef16b5fc3a} 
void v\+Port\+Setup\+Timer\+Interrupt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2port_8c_a36b1540b6b270ddf8923008aee7fb142}{x\+Port\+Is\+Inside\+Interrupt}}}]{void}{}\end{DoxyParamCaption})}



Setup the timer to generate the tick interrupts. 

The implementation in this file is weak to allow application writers to change the timer used to generate the tick interrupt.

Used by the \doxylink{_free_r_t_o_s_8h_a10f75d20c71c4289f96d1b89cb6c62e2}{port\+ASSERT\+\_\+\+IF\+\_\+\+INTERRUPT\+\_\+\+PRIORITY\+\_\+\+INVALID()} macro to ensure Free\+RTOS API functions are not called from interrupts that have been assigned a priority above config\+MAX\+\_\+\+SYSCALL\+\_\+\+INTERRUPT\+\_\+\+PRIORITY. 
\begin{DoxyParams}{Parameters}
{\em void} & The implementation in this file is weak to allow application writers to change the timer used to generate the tick interrupt.\\
\hline
\end{DoxyParams}
Checks whether the current execution context is interrupt.

\begin{DoxyReturn}{Returns}
pd\+TRUE if the current execution context is interrupt, pd\+FALSE otherwise. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00419}{419}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a65bf4c0ff0c46096b4213149780b6b93}\index{port.c@{port.c}!vPortSVCHandler\_C@{vPortSVCHandler\_C}}
\index{vPortSVCHandler\_C@{vPortSVCHandler\_C}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortSVCHandler\_C()}{vPortSVCHandler\_C()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a65bf4c0ff0c46096b4213149780b6b93} 
void v\+Port\+SVCHandler\+\_\+C (\begin{DoxyParamCaption}\item[{uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{pul\+Caller\+Stack\+Address}{}\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l01039}{1039}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

Here is the call graph for this function\+:
% FIG 2
\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_add01c927fb689f7ec170e42d47d27927}\index{port.c@{port.c}!vPortYield@{vPortYield}}
\index{vPortYield@{vPortYield}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{vPortYield()}{vPortYield()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_add01c927fb689f7ec170e42d47d27927} 
void v\+Port\+Yield (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Yield the CPU. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l00980}{980}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a36b1540b6b270ddf8923008aee7fb142}\index{port.c@{port.c}!xPortIsInsideInterrupt@{xPortIsInsideInterrupt}}
\index{xPortIsInsideInterrupt@{xPortIsInsideInterrupt}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{xPortIsInsideInterrupt()}{xPortIsInsideInterrupt()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_a36b1540b6b270ddf8923008aee7fb142} 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Port\+Is\+Inside\+Interrupt (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Extern declarations. 



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l01983}{1983}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

\Hypertarget{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ade5a8c6666e7413a0355cc252029c5c6}\index{port.c@{port.c}!xPortStartScheduler@{xPortStartScheduler}}
\index{xPortStartScheduler@{xPortStartScheduler}!port.c@{port.c}}
\doxysubsubsection{\texorpdfstring{xPortStartScheduler()}{xPortStartScheduler()}}
{\footnotesize\ttfamily \label{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_ade5a8c6666e7413a0355cc252029c5c6} 
\mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\+Type\+\_\+t}} x\+Port\+Start\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Definition at line \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source_l01627}{1627}} of file \mbox{\hyperlink{_i_a_r_2_a_r_m___c_m35_p___n_t_z_2non__secure_2port_8c_source}{port.\+c}}.

Here is the call graph for this function\+:
% FIG 3
