--------------------------------------------------------------------------------
Release 12.2 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml pfc_wrapper.twx pfc_wrapper.ncd -o pfc_wrapper.twr
pfc_wrapper.pcf -ucf pfc_wrapper.ucf

Design file:              pfc_wrapper.ncd
Physical constraint file: pfc_wrapper.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRELIMINARY 1.10 2010-06-28)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "L2P_RDY_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.324ns.
--------------------------------------------------------------------------------
Slack:                  1.676ns L2P_RDY_IBUF
Report:    0.324ns delay meets   2.000ns timing constraint by 1.676ns
From                              To                                Delay(ns)
U9.I                              ILOGIC_X0Y41.D                        0.324  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "P_RD_D_RDY_1_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.324ns.
--------------------------------------------------------------------------------
Slack:                  1.676ns P_RD_D_RDY_1_IBUF
Report:    0.324ns delay meets   2.000ns timing constraint by 1.676ns
From                              To                                Delay(ns)
U5.I                              ILOGIC_X0Y97.D                        0.324  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "P_RD_D_RDY_0_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.324ns.
--------------------------------------------------------------------------------
Slack:                  1.676ns P_RD_D_RDY_0_IBUF
Report:    0.324ns delay meets   2.000ns timing constraint by 1.676ns
From                              To                                Delay(ns)
U2.I                              ILOGIC_X0Y85.D                        0.324  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L_WR_RDY_1_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L_WR_RDY_1_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.324ns.
--------------------------------------------------------------------------------
Slack:                  1.676ns L_WR_RDY_1_IBUF
Report:    0.324ns delay meets   2.000ns timing constraint by 1.676ns
From                              To                                Delay(ns)
R4.I                              ILOGIC_X0Y109.D                       0.324  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L_WR_RDY_0_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "L_WR_RDY_0_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.324ns.
--------------------------------------------------------------------------------
Slack:                  1.676ns L_WR_RDY_0_IBUF
Report:    0.324ns delay meets   2.000ns timing constraint by 1.676ns
From                              To                                Delay(ns)
V7.I                              ILOGIC_X0Y21.D                        0.324  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<1>_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<1>_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------
Slack:                  2.000ns VC_RDY<1>_IBUF
Report:    0.000ns delay meets   2.000ns timing constraint by 2.000ns
From                              To                                Delay(ns)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<0>_IBUF" MAXDELAY = 2 ns;

 0 nets analyzed, 0 failing nets detected.
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "VC_RDY<0>_IBUF" MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.000ns.
--------------------------------------------------------------------------------
Slack:                  2.000ns VC_RDY<0>_IBUF
Report:    0.000ns delay meets   2.000ns timing constraint by 2.000ns
From                              To                                Delay(ns)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_l_clkp = PERIOD TIMEGRP "l_clkp_grp" 5 ns HIGH 50%;

 9290 paths analyzed, 3231 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.804ns.
--------------------------------------------------------------------------------

Paths for end point cmp_dummy_ctrl_regs/dummy_reg_2_int_30 (SLICE_X73Y91.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_1 (FF)
  Destination:          cmp_dummy_ctrl_regs/dummy_reg_2_int_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.774 - 0.745)
  Source Clock:         l_clk_BUFG rising at 0.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_1 to cmp_dummy_ctrl_regs/dummy_reg_2_int_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y74.DQ      Tcko                  0.525   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<1>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_1
    SLICE_X71Y91.D4      net (fanout=59)       3.036   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<1>
    SLICE_X71Y91.D       Tilo                  0.259   cmp_dummy_ctrl_regs/rddata_reg<17>
                                                       cmp_dummy_ctrl_regs/_n0137_inv21
    SLICE_X73Y91.CE      net (fanout=6)        0.570   cmp_dummy_ctrl_regs/_n0137_inv
    SLICE_X73Y91.CLK     Tceck                 0.408   cmp_dummy_ctrl_regs/dummy_reg_2_int<31>
                                                       cmp_dummy_ctrl_regs/dummy_reg_2_int_30
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.192ns logic, 3.606ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t (FF)
  Destination:          cmp_dummy_ctrl_regs/dummy_reg_2_int_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.774 - 0.932)
  Source Clock:         l_clk_BUFG rising at 0.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t to cmp_dummy_ctrl_regs/dummy_reg_2_int_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.AMUX    Tshcko                0.518   cmp_gn4124_core/cmp_wbmaster32/wishbone_current_state_FSM_FFd1
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t
    SLICE_X69Y89.B5      net (fanout=10)       1.550   cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t
    SLICE_X69Y89.B       Tilo                  0.259   cmp_dummy_stat_regs/ack_sreg
                                                       cmp_gn4124_core/cmp_wbmaster32/s_wb_cyc_demuxed<2><2>1
    SLICE_X71Y91.D5      net (fanout=4)        0.715   wb_cyc<1>
    SLICE_X71Y91.D       Tilo                  0.259   cmp_dummy_ctrl_regs/rddata_reg<17>
                                                       cmp_dummy_ctrl_regs/_n0137_inv21
    SLICE_X73Y91.CE      net (fanout=6)        0.570   cmp_dummy_ctrl_regs/_n0137_inv
    SLICE_X73Y91.CLK     Tceck                 0.408   cmp_dummy_ctrl_regs/dummy_reg_2_int<31>
                                                       cmp_dummy_ctrl_regs/dummy_reg_2_int_30
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (1.444ns logic, 2.835ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_0 (FF)
  Destination:          cmp_dummy_ctrl_regs/dummy_reg_2_int_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.774 - 0.743)
  Source Clock:         l_clk_BUFG rising at 0.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_0 to cmp_dummy_ctrl_regs/dummy_reg_2_int_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y73.AQ      Tcko                  0.476   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<0>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_0
    SLICE_X71Y91.D2      net (fanout=65)       2.686   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<0>
    SLICE_X71Y91.D       Tilo                  0.259   cmp_dummy_ctrl_regs/rddata_reg<17>
                                                       cmp_dummy_ctrl_regs/_n0137_inv21
    SLICE_X73Y91.CE      net (fanout=6)        0.570   cmp_dummy_ctrl_regs/_n0137_inv
    SLICE_X73Y91.CLK     Tceck                 0.408   cmp_dummy_ctrl_regs/dummy_reg_2_int<31>
                                                       cmp_dummy_ctrl_regs/dummy_reg_2_int_30
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.143ns logic, 3.256ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_dummy_ctrl_regs/dummy_reg_2_int_0 (SLICE_X73Y91.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_1 (FF)
  Destination:          cmp_dummy_ctrl_regs/dummy_reg_2_int_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.774 - 0.745)
  Source Clock:         l_clk_BUFG rising at 0.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_1 to cmp_dummy_ctrl_regs/dummy_reg_2_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y74.DQ      Tcko                  0.525   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<1>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_1
    SLICE_X71Y91.D4      net (fanout=59)       3.036   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<1>
    SLICE_X71Y91.D       Tilo                  0.259   cmp_dummy_ctrl_regs/rddata_reg<17>
                                                       cmp_dummy_ctrl_regs/_n0137_inv21
    SLICE_X73Y91.CE      net (fanout=6)        0.570   cmp_dummy_ctrl_regs/_n0137_inv
    SLICE_X73Y91.CLK     Tceck                 0.403   cmp_dummy_ctrl_regs/dummy_reg_2_int<31>
                                                       cmp_dummy_ctrl_regs/dummy_reg_2_int_0
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.187ns logic, 3.606ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t (FF)
  Destination:          cmp_dummy_ctrl_regs/dummy_reg_2_int_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.774 - 0.932)
  Source Clock:         l_clk_BUFG rising at 0.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t to cmp_dummy_ctrl_regs/dummy_reg_2_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.AMUX    Tshcko                0.518   cmp_gn4124_core/cmp_wbmaster32/wishbone_current_state_FSM_FFd1
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t
    SLICE_X69Y89.B5      net (fanout=10)       1.550   cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t
    SLICE_X69Y89.B       Tilo                  0.259   cmp_dummy_stat_regs/ack_sreg
                                                       cmp_gn4124_core/cmp_wbmaster32/s_wb_cyc_demuxed<2><2>1
    SLICE_X71Y91.D5      net (fanout=4)        0.715   wb_cyc<1>
    SLICE_X71Y91.D       Tilo                  0.259   cmp_dummy_ctrl_regs/rddata_reg<17>
                                                       cmp_dummy_ctrl_regs/_n0137_inv21
    SLICE_X73Y91.CE      net (fanout=6)        0.570   cmp_dummy_ctrl_regs/_n0137_inv
    SLICE_X73Y91.CLK     Tceck                 0.403   cmp_dummy_ctrl_regs/dummy_reg_2_int<31>
                                                       cmp_dummy_ctrl_regs/dummy_reg_2_int_0
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.439ns logic, 2.835ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_0 (FF)
  Destination:          cmp_dummy_ctrl_regs/dummy_reg_2_int_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.774 - 0.743)
  Source Clock:         l_clk_BUFG rising at 0.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_0 to cmp_dummy_ctrl_regs/dummy_reg_2_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y73.AQ      Tcko                  0.476   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<0>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_0
    SLICE_X71Y91.D2      net (fanout=65)       2.686   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<0>
    SLICE_X71Y91.D       Tilo                  0.259   cmp_dummy_ctrl_regs/rddata_reg<17>
                                                       cmp_dummy_ctrl_regs/_n0137_inv21
    SLICE_X73Y91.CE      net (fanout=6)        0.570   cmp_dummy_ctrl_regs/_n0137_inv
    SLICE_X73Y91.CLK     Tceck                 0.403   cmp_dummy_ctrl_regs/dummy_reg_2_int<31>
                                                       cmp_dummy_ctrl_regs/dummy_reg_2_int_0
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (1.138ns logic, 3.256ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_dummy_ctrl_regs/dummy_reg_1_int_10 (SLICE_X67Y91.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_10 (FF)
  Destination:          cmp_dummy_ctrl_regs/dummy_reg_1_int_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.282ns (0.952 - 0.670)
  Source Clock:         l_clk_BUFG rising at 0.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_10 to cmp_dummy_ctrl_regs/dummy_reg_1_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y61.CMUX    Tshcko                0.576   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<15>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_10
    SLICE_X67Y91.CX      net (fanout=12)       4.355   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<10>
    SLICE_X67Y91.CLK     Tdick                 0.114   cmp_dummy_ctrl_regs/dummy_reg_1_int<11>
                                                       cmp_dummy_ctrl_regs/dummy_reg_1_int_10
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (0.690ns logic, 4.355ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_l_clkp = PERIOD TIMEGRP "l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y52.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.067 - 0.066)
  Source Clock:         l_clk_BUFG rising at 5.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5 to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y106.BQ    Tcko                  0.234   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5
    RAMB16_X4Y52.ADDRB10 net (fanout=4)        0.177   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<5>
    RAMB16_X4Y52.CLKB    Trckc_ADDRB (-Th)     0.066   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.168ns logic, 0.177ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y52.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.067 - 0.066)
  Source Clock:         l_clk_BUFG rising at 5.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6 to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y106.CQ    Tcko                  0.234   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6
    RAMB16_X4Y52.ADDRB11 net (fanout=5)        0.177   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<6>
    RAMB16_X4Y52.CLKB    Trckc_ADDRB (-Th)     0.066   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.168ns logic, 0.177ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y52.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.067 - 0.066)
  Source Clock:         l_clk_BUFG rising at 5.000ns
  Destination Clock:    l_clk_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3 to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y106.DQ    Tcko                  0.198   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3
    RAMB16_X4Y52.ADDRB8  net (fanout=4)        0.251   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>
    RAMB16_X4Y52.CLKB    Trckc_ADDRB (-Th)     0.066   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.132ns logic, 0.251ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_l_clkp = PERIOD TIMEGRP "l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y66.CLKA
  Clock network: l_clk_BUFG
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y64.CLKA
  Clock network: l_clk_BUFG
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y66.CLKA
  Clock network: l_clk_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y50.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y52.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;

 28855 paths analyzed, 8651 endpoints analyzed, 77 failing endpoints
 77 timing errors detected. (77 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.518ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/l2p_rdy (SLICE_X38Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/l2p_rdy_t (FF)
  Destination:          cmp_gn4124_core/l2p_rdy (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.092ns (Levels of Logic = 0)
  Clock Path Skew:      -0.391ns (0.953 - 1.344)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/l2p_rdy_t to cmp_gn4124_core/l2p_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y41.Q4      Tickq                 1.220   cmp_gn4124_core/l2p_rdy_t
                                                       cmp_gn4124_core/l2p_rdy_t
    SLICE_X38Y82.CX      net (fanout=1)        4.758   cmp_gn4124_core/l2p_rdy_t
    SLICE_X38Y82.CLK     Tdick                 0.114   cmp_gn4124_core/l2p_rdy
                                                       cmp_gn4124_core/l2p_rdy
    -------------------------------------------------  ---------------------------
    Total                                      6.092ns (1.334ns logic, 4.758ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (SLICE_X45Y112.C6), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/l2p_rdy (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.993 - 1.074)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/l2p_rdy to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.CQ      Tcko                  0.476   cmp_gn4124_core/l2p_rdy
                                                       cmp_gn4124_core/l2p_rdy
    SLICE_X40Y107.C5     net (fanout=12)       3.149   cmp_gn4124_core/l2p_rdy
    SLICE_X40Y107.CMUX   Tilo                  0.430   cmp_gn4124_core/cmp_l2p_dma_master/l2p_last_packet
                                                       cmp_gn4124_core/cmp_l2p_dma_master/n01091_SW1_G
                                                       cmp_gn4124_core/cmp_l2p_dma_master/n01091_SW1
    SLICE_X44Y110.A3     net (fanout=1)        1.211   N94
    SLICE_X44Y110.A      Tilo                  0.254   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<24>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv2
    SLICE_X45Y112.C6     net (fanout=1)        0.502   cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv2
    SLICE_X45Y112.CLK    Tas                   0.373   cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.533ns logic, 4.862ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/l2p_rdy (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.993 - 1.074)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/l2p_rdy to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.CQ      Tcko                  0.476   cmp_gn4124_core/l2p_rdy
                                                       cmp_gn4124_core/l2p_rdy
    SLICE_X50Y115.A5     net (fanout=12)       2.963   cmp_gn4124_core/l2p_rdy
    SLICE_X50Y115.AMUX   Tilo                  0.298   cmp_gn4124_core/cmp_l2p_dma_master/_n0627_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/n01091_SW2
    SLICE_X44Y110.A6     net (fanout=1)        1.031   N95
    SLICE_X44Y110.A      Tilo                  0.254   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<24>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv2
    SLICE_X45Y112.C6     net (fanout=1)        0.502   cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv2
    SLICE_X45Y112.CLK    Tas                   0.373   cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      5.897ns (1.401ns logic, 4.496ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.904 - 0.975)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y106.CQ     Tcko                  0.430   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X50Y115.A4     net (fanout=157)      2.218   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X50Y115.AMUX   Tilo                  0.298   cmp_gn4124_core/cmp_l2p_dma_master/_n0627_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/n01091_SW2
    SLICE_X44Y110.A6     net (fanout=1)        1.031   N95
    SLICE_X44Y110.A      Tilo                  0.254   cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o<24>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv2
    SLICE_X45Y112.C6     net (fanout=1)        0.502   cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv2
    SLICE_X45Y112.CLK    Tas                   0.373   cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (1.355ns logic, 3.751ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (SLICE_X45Y112.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/l2p_rdy (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.271ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.993 - 1.074)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/l2p_rdy to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.CQ      Tcko                  0.476   cmp_gn4124_core/l2p_rdy
                                                       cmp_gn4124_core/l2p_rdy
    SLICE_X44Y111.C5     net (fanout=12)       4.290   cmp_gn4124_core/l2p_rdy
    SLICE_X44Y111.C      Tilo                  0.255   N92
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv4
    SLICE_X45Y112.C4     net (fanout=1)        0.877   cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv4
    SLICE_X45Y112.CLK    Tas                   0.373   cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (1.104ns logic, 5.167ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_0 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.904 - 0.975)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_0 to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.525   cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt<10>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_0
    SLICE_X43Y107.D6     net (fanout=12)       0.812   cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt<0>
    SLICE_X43Y107.D      Tilo                  0.259   N16
                                                       cmp_gn4124_core/cmp_l2p_dma_master/n00971_SW0
    SLICE_X44Y111.C2     net (fanout=4)        1.183   N16
    SLICE_X44Y111.C      Tilo                  0.255   N92
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv4
    SLICE_X45Y112.C4     net (fanout=1)        0.877   cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv4
    SLICE_X45Y112.CLK    Tas                   0.373   cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (1.412ns logic, 2.872ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_ctrl_abort_o (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.083ns (0.993 - 1.076)
  Source Clock:         cmp_gn4124_core/clk_p rising at 0.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_ctrl_abort_o to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y93.AMUX    Tshcko                0.576   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_next_o
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_abort_o
    SLICE_X44Y111.C4     net (fanout=15)       2.129   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_abort_o
    SLICE_X44Y111.C      Tilo                  0.255   N92
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv4
    SLICE_X45Y112.C4     net (fanout=1)        0.877   cmp_gn4124_core/cmp_l2p_dma_master/_n0467_inv4
    SLICE_X45Y112.CLK    Tas                   0.373   cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (1.204ns logic, 3.006ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U (OLOGIC_X0Y67.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_ser/data_d_10 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Clock Path Skew:      1.263ns (9.726 - 8.463)
  Source Clock:         cmp_gn4124_core/clk_p rising at 5.000ns
  Destination Clock:    cmp_gn4124_core/clk_n rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_ser/data_d_10 to cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y75.CQ       Tcko                  0.449   cmp_gn4124_core/cmp_l2p_ser/data_d<10>
                                                       cmp_gn4124_core/cmp_l2p_ser/data_d_10
    OLOGIC_X0Y67.D1      net (fanout=1)        0.922   cmp_gn4124_core/cmp_l2p_ser/data_d<10>
    OLOGIC_X0Y67.CLK0    Tockd       (-Th)    -0.230   L2P_DATA_10_OBUF
                                                       cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.679ns logic, 0.922ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6 (SLICE_X98Y99.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_gn4124_core/clk_p rising at 5.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6 to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y99.CQ      Tcko                  0.200   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6
    SLICE_X98Y99.C5      net (fanout=4)        0.073   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2<6>
    SLICE_X98Y99.CLK     Tah         (-Th)    -0.121   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2<6>_rt
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.321ns logic, 0.073ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8 (SLICE_X50Y132.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_gn4124_core/clk_p rising at 5.000ns
  Destination Clock:    cmp_gn4124_core/clk_p rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y132.CQ     Tcko                  0.200   cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3<8>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8
    SLICE_X50Y132.DX     net (fanout=3)        0.151   cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2<8>
    SLICE_X50Y132.CLK    Tckdi       (-Th)    -0.048   cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3<8>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.248ns logic, 0.151ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y50.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y52.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: cmp_gn4124_core/clk_p
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.507ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (ILOGIC_X0Y19.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.707ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.776ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.467   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.186   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y19.CLK0    net (fanout=43)       0.807   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.507ns logic, 4.269ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.715ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.467   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.186   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y19.CLK1    net (fanout=700)      0.879   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (0.507ns logic, 4.277ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (ILOGIC_X0Y19.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.319ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.747ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.871   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.311   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y19.CLK0    net (fanout=43)       2.132   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (1.263ns logic, 8.484ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.255ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.683ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.871   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.311   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y19.CLK1    net (fanout=700)      2.146   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.683ns (1.263ns logic, 8.420ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.507ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (ILOGIC_X0Y19.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.707ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.776ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.467   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.186   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y19.CLK0    net (fanout=43)       0.807   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.507ns logic, 4.269ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.715ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.784ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.467   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.186   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y19.CLK1    net (fanout=700)      0.879   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (0.507ns logic, 4.277ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (ILOGIC_X0Y19.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.871   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.311   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y19.CLK0    net (fanout=43)       2.132   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.746ns (1.263ns logic, 8.483ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.256ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<15> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.684ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<15> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.871   P2L_DATA<15>
                                                       P2L_DATA<15>
                                                       P2L_DATA_15_IBUF
                                                       ProtoComp120.IMUX.15
    ILOGIC_X0Y19.D       net (fanout=1)        0.311   P2L_DATA_15_IBUF
    ILOGIC_X0Y19.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<15>
                                                       ProtoComp126.D2OFFBYP_SRC.6
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y19.CLK1    net (fanout=700)      2.146   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.684ns (1.263ns logic, 8.421ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.540ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (ILOGIC_X0Y16.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.778ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.467   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.155   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y16.CLK0    net (fanout=43)       0.809   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.507ns logic, 4.271ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.748ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.467   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.155   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y16.CLK1    net (fanout=700)      0.881   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.507ns logic, 4.279ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (ILOGIC_X0Y16.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.453ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.749ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.871   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.179   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y16.CLK0    net (fanout=43)       2.134   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.749ns (1.263ns logic, 8.486ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.389ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.685ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.871   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.179   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y16.CLK1    net (fanout=700)      2.148   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.685ns (1.263ns logic, 8.422ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.540ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (ILOGIC_X0Y16.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.778ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.467   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.155   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y16.CLK0    net (fanout=43)       0.809   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.507ns logic, 4.271ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.748ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.786ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.467   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.155   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y16.CLK1    net (fanout=700)      0.881   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.507ns logic, 4.279ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (ILOGIC_X0Y16.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.452ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.748ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.871   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.179   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y16.CLK0    net (fanout=43)       2.134   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.748ns (1.263ns logic, 8.485ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.390ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<14> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.686ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<14> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.871   P2L_DATA<14>
                                                       P2L_DATA<14>
                                                       P2L_DATA_14_IBUF
                                                       ProtoComp120.IMUX.14
    ILOGIC_X0Y16.D       net (fanout=1)        0.179   P2L_DATA_14_IBUF
    ILOGIC_X0Y16.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<14>
                                                       ProtoComp126.D2OFFBYP_SRC.5
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y16.CLK1    net (fanout=700)      2.148   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.686ns (1.263ns logic, 8.423ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.573ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (ILOGIC_X0Y5.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.773ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.842ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.467   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.186   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK0     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y5.CLK0     net (fanout=43)       0.873   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (0.507ns logic, 4.335ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.781ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.850ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.467   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.186   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK1     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y5.CLK1     net (fanout=700)      0.945   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (0.507ns logic, 4.343ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (ILOGIC_X0Y5.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.385ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.813ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.871   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.311   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK0     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y5.CLK0     net (fanout=43)       2.198   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.813ns (1.263ns logic, 8.550ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.321ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.749ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.871   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.311   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK1     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y5.CLK1     net (fanout=700)      2.212   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.749ns (1.263ns logic, 8.486ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.573ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (ILOGIC_X0Y5.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.773ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.842ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.467   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.186   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK0     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y5.CLK0     net (fanout=43)       0.873   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (0.507ns logic, 4.335ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.781ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.850ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.467   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.186   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK1     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y5.CLK1     net (fanout=700)      0.945   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (0.507ns logic, 4.343ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (ILOGIC_X0Y5.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.384ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.812ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.871   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.311   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK0     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y5.CLK0     net (fanout=43)       2.198   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (1.263ns logic, 8.549ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.322ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<13> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.750ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<13> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.871   P2L_DATA<13>
                                                       P2L_DATA<13>
                                                       P2L_DATA_13_IBUF
                                                       ProtoComp120.IMUX.13
    ILOGIC_X0Y5.D        net (fanout=1)        0.311   P2L_DATA_13_IBUF
    ILOGIC_X0Y5.CLK1     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<13>
                                                       ProtoComp126.D2OFFBYP_SRC.4
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y5.CLK1     net (fanout=700)      2.212   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.750ns (1.263ns logic, 8.487ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.567ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (ILOGIC_X0Y7.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.767ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.836ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.467   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.186   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK0     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y7.CLK0     net (fanout=43)       0.867   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.507ns logic, 4.329ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.775ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.844ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.467   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.186   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK1     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y7.CLK1     net (fanout=700)      0.939   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (0.507ns logic, 4.337ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (ILOGIC_X0Y7.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.379ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.807ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.871   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.311   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK0     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y7.CLK0     net (fanout=43)       2.192   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.807ns (1.263ns logic, 8.544ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.315ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.743ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.871   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.311   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK1     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y7.CLK1     net (fanout=700)      2.206   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.743ns (1.263ns logic, 8.480ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.567ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (ILOGIC_X0Y7.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.767ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.836ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.467   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.186   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK0     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y7.CLK0     net (fanout=43)       0.867   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.507ns logic, 4.329ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.775ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.844ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.467   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.186   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK1     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y7.CLK1     net (fanout=700)      0.939   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (0.507ns logic, 4.337ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (ILOGIC_X0Y7.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.378ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.806ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.871   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.311   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK0     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y7.CLK0     net (fanout=43)       2.192   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (1.263ns logic, 8.543ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.316ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<12> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.744ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<12> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.871   P2L_DATA<12>
                                                       P2L_DATA<12>
                                                       P2L_DATA_12_IBUF
                                                       ProtoComp120.IMUX.12
    ILOGIC_X0Y7.D        net (fanout=1)        0.311   P2L_DATA_12_IBUF
    ILOGIC_X0Y7.CLK1     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<12>
                                                       ProtoComp126.D2OFFBYP_SRC.3
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y7.CLK1     net (fanout=700)      2.206   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.744ns (1.263ns logic, 8.481ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.488ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (ILOGIC_X0Y71.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.688ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.757ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.467   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.186   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y71.CLK0    net (fanout=43)       0.788   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.507ns logic, 4.250ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.696ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.467   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.186   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y71.CLK1    net (fanout=700)      0.860   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (ILOGIC_X0Y71.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.300ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.728ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.871   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.311   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y71.CLK0    net (fanout=43)       2.113   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (1.263ns logic, 8.465ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.236ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.664ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.871   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.311   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y71.CLK1    net (fanout=700)      2.127   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (1.263ns logic, 8.401ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.488ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (ILOGIC_X0Y71.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.688ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.757ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.467   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.186   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y71.CLK0    net (fanout=43)       0.788   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.507ns logic, 4.250ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.696ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.467   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.186   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y71.CLK1    net (fanout=700)      0.860   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (ILOGIC_X0Y71.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.727ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.871   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.311   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y71.CLK0    net (fanout=43)       2.113   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (1.263ns logic, 8.464ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.237ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<11> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.665ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<11> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD3.I                Tiopi                 0.871   P2L_DATA<11>
                                                       P2L_DATA<11>
                                                       P2L_DATA_11_IBUF
                                                       ProtoComp120.IMUX.11
    ILOGIC_X0Y71.D       net (fanout=1)        0.311   P2L_DATA_11_IBUF
    ILOGIC_X0Y71.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<11>
                                                       ProtoComp126.D2OFFBYP_SRC.2
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y71.CLK1    net (fanout=700)      2.127   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.665ns (1.263ns logic, 8.402ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.552ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (ILOGIC_X0Y77.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.752ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.821ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.467   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.186   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y77.CLK0    net (fanout=43)       0.852   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.507ns logic, 4.314ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.761ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.830ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.467   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.186   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y77.CLK1    net (fanout=700)      0.925   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.507ns logic, 4.323ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (ILOGIC_X0Y77.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.364ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.792ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.871   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.311   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y77.CLK0    net (fanout=43)       2.177   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (1.263ns logic, 8.529ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.301ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.729ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.871   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.311   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y77.CLK1    net (fanout=700)      2.192   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.729ns (1.263ns logic, 8.466ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.552ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (ILOGIC_X0Y77.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.752ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.821ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.467   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.186   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y77.CLK0    net (fanout=43)       0.852   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.507ns logic, 4.314ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.761ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.830ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.467   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.186   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y77.CLK1    net (fanout=700)      0.925   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.507ns logic, 4.323ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (ILOGIC_X0Y77.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.363ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.871   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.311   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y77.CLK0    net (fanout=43)       2.177   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (1.263ns logic, 8.528ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.302ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<10> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.730ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<10> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA2.I                Tiopi                 0.871   P2L_DATA<10>
                                                       P2L_DATA<10>
                                                       P2L_DATA_10_IBUF
                                                       ProtoComp120.IMUX.10
    ILOGIC_X0Y77.D       net (fanout=1)        0.311   P2L_DATA_10_IBUF
    ILOGIC_X0Y77.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<10>
                                                       ProtoComp126.D2OFFBYP_SRC.1
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y77.CLK1    net (fanout=700)      2.192   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.730ns (1.263ns logic, 8.467ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.500ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (ILOGIC_X0Y75.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.700ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.769ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.467   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.186   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y75.CLK0    net (fanout=43)       0.800   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.507ns logic, 4.262ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.709ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.778ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.467   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.186   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y75.CLK1    net (fanout=700)      0.873   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.507ns logic, 4.271ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (ILOGIC_X0Y75.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.312ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.740ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.871   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.311   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y75.CLK0    net (fanout=43)       2.125   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (1.263ns logic, 8.477ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.249ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.871   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.311   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y75.CLK1    net (fanout=700)      2.140   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.677ns (1.263ns logic, 8.414ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.500ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (ILOGIC_X0Y75.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.700ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.467   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.186   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y75.CLK0    net (fanout=43)       0.800   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.507ns logic, 4.262ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.709ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.778ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.467   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.186   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y75.CLK1    net (fanout=700)      0.873   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.507ns logic, 4.271ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (ILOGIC_X0Y75.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.311ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.739ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.871   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.311   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y75.CLK0    net (fanout=43)       2.125   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (1.263ns logic, 8.476ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.250ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<9> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.678ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<9> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE2.I                Tiopi                 0.871   P2L_DATA<9>
                                                       P2L_DATA<9>
                                                       P2L_DATA_9_IBUF
                                                       ProtoComp120.IMUX.26
    ILOGIC_X0Y75.D       net (fanout=1)        0.311   P2L_DATA_9_IBUF
    ILOGIC_X0Y75.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<9>
                                                       ProtoComp126.D2OFFBYP_SRC.17
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y75.CLK1    net (fanout=700)      2.140   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.678ns (1.263ns logic, 8.415ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.519ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (ILOGIC_X0Y70.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.719ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.757ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.467   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.155   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y70.CLK0    net (fanout=43)       0.788   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.507ns logic, 4.250ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.467   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.155   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y70.CLK1    net (fanout=700)      0.860   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (ILOGIC_X0Y70.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.432ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.728ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.871   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.179   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y70.CLK0    net (fanout=43)       2.113   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (1.263ns logic, 8.465ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.368ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.664ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.871   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.179   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y70.CLK1    net (fanout=700)      2.127   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (1.263ns logic, 8.401ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.519ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (ILOGIC_X0Y70.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.719ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.757ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.467   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.155   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y70.CLK0    net (fanout=43)       0.788   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.507ns logic, 4.250ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.467   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.155   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y70.CLK1    net (fanout=700)      0.860   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (ILOGIC_X0Y70.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.431ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.727ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.871   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.179   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y70.CLK0    net (fanout=43)       2.113   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (1.263ns logic, 8.464ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.369ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<8> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.665ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<8> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD1.I                Tiopi                 0.871   P2L_DATA<8>
                                                       P2L_DATA<8>
                                                       P2L_DATA_8_IBUF
                                                       ProtoComp120.IMUX.25
    ILOGIC_X0Y70.D       net (fanout=1)        0.179   P2L_DATA_8_IBUF
    ILOGIC_X0Y70.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<8>
                                                       ProtoComp126.D2OFFBYP_SRC.16
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y70.CLK1    net (fanout=700)      2.127   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.665ns (1.263ns logic, 8.402ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.493ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (ILOGIC_X0Y69.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.693ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.762ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.467   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.186   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y69.CLK0    net (fanout=43)       0.793   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.507ns logic, 4.255ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.701ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.770ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.467   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.186   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y69.CLK1    net (fanout=700)      0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (0.507ns logic, 4.263ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (ILOGIC_X0Y69.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.305ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.733ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.871   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.311   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y69.CLK0    net (fanout=43)       2.118   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (1.263ns logic, 8.470ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.241ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.669ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.871   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.311   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y69.CLK1    net (fanout=700)      2.132   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.669ns (1.263ns logic, 8.406ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.493ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (ILOGIC_X0Y69.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.693ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.762ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.467   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.186   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y69.CLK0    net (fanout=43)       0.793   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.507ns logic, 4.255ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.701ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.770ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.467   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.186   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y69.CLK1    net (fanout=700)      0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (0.507ns logic, 4.263ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (ILOGIC_X0Y69.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.304ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.732ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.871   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.311   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y69.CLK0    net (fanout=43)       2.118   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (1.263ns logic, 8.469ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<7> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.670ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<7> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.871   P2L_DATA<7>
                                                       P2L_DATA<7>
                                                       P2L_DATA_7_IBUF
                                                       ProtoComp120.IMUX.24
    ILOGIC_X0Y69.D       net (fanout=1)        0.311   P2L_DATA_7_IBUF
    ILOGIC_X0Y69.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<7>
                                                       ProtoComp126.D2OFFBYP_SRC.15
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y69.CLK1    net (fanout=700)      2.132   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.670ns (1.263ns logic, 8.407ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.524ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (ILOGIC_X0Y68.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.724ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.762ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.467   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.155   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y68.CLK0    net (fanout=43)       0.793   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.507ns logic, 4.255ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.732ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.770ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.467   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.155   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y68.CLK1    net (fanout=700)      0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (0.507ns logic, 4.263ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (ILOGIC_X0Y68.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.437ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.733ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.871   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.179   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y68.CLK0    net (fanout=43)       2.118   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (1.263ns logic, 8.470ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.373ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.669ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.871   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.179   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y68.CLK1    net (fanout=700)      2.132   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.669ns (1.263ns logic, 8.406ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.524ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (ILOGIC_X0Y68.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.724ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.762ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.467   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.155   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y68.CLK0    net (fanout=43)       0.793   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.507ns logic, 4.255ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.732ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.770ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.467   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.155   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y68.CLK1    net (fanout=700)      0.865   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (0.507ns logic, 4.263ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (ILOGIC_X0Y68.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.436ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.732ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.871   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.179   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y68.CLK0    net (fanout=43)       2.118   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (1.263ns logic, 8.469ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.374ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<6> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.670ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<6> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB1.I                Tiopi                 0.871   P2L_DATA<6>
                                                       P2L_DATA<6>
                                                       P2L_DATA_6_IBUF
                                                       ProtoComp120.IMUX.23
    ILOGIC_X0Y68.D       net (fanout=1)        0.179   P2L_DATA_6_IBUF
    ILOGIC_X0Y68.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<6>
                                                       ProtoComp126.D2OFFBYP_SRC.14
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y68.CLK1    net (fanout=700)      2.132   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.670ns (1.263ns logic, 8.407ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.496ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (ILOGIC_X0Y73.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.696ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.467   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.186   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y73.CLK0    net (fanout=43)       0.796   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.704ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.773ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.467   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.186   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y73.CLK1    net (fanout=700)      0.868   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.507ns logic, 4.266ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (ILOGIC_X0Y73.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.736ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.871   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.311   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y73.CLK0    net (fanout=43)       2.121   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.736ns (1.263ns logic, 8.473ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.871   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.311   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y73.CLK1    net (fanout=700)      2.135   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (1.263ns logic, 8.409ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.496ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (ILOGIC_X0Y73.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.696ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.467   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.186   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y73.CLK0    net (fanout=43)       0.796   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.704ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.773ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.467   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.186   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y73.CLK1    net (fanout=700)      0.868   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.507ns logic, 4.266ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (ILOGIC_X0Y73.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.307ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.735ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.871   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.311   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y73.CLK0    net (fanout=43)       2.121   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (1.263ns logic, 8.472ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.245ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<5> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.673ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<5> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC2.I                Tiopi                 0.871   P2L_DATA<5>
                                                       P2L_DATA<5>
                                                       P2L_DATA_5_IBUF
                                                       ProtoComp120.IMUX.22
    ILOGIC_X0Y73.D       net (fanout=1)        0.311   P2L_DATA_5_IBUF
    ILOGIC_X0Y73.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<5>
                                                       ProtoComp126.D2OFFBYP_SRC.13
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y73.CLK1    net (fanout=700)      2.135   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.673ns (1.263ns logic, 8.410ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.527ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (ILOGIC_X0Y72.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.467   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.155   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y72.CLK0    net (fanout=43)       0.796   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.735ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.773ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.467   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.155   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y72.CLK1    net (fanout=700)      0.868   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.507ns logic, 4.266ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (ILOGIC_X0Y72.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.736ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.871   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.179   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y72.CLK0    net (fanout=43)       2.121   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.736ns (1.263ns logic, 8.473ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.376ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.871   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.179   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y72.CLK1    net (fanout=700)      2.135   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (1.263ns logic, 8.409ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.527ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (ILOGIC_X0Y72.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.765ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.467   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.155   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y72.CLK0    net (fanout=43)       0.796   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.507ns logic, 4.258ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.735ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.773ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.467   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.155   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y72.CLK1    net (fanout=700)      0.868   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.507ns logic, 4.266ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (ILOGIC_X0Y72.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.439ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.735ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.871   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.179   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y72.CLK0    net (fanout=43)       2.121   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (1.263ns logic, 8.472ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.377ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<4> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.673ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<4> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC1.I                Tiopi                 0.871   P2L_DATA<4>
                                                       P2L_DATA<4>
                                                       P2L_DATA_4_IBUF
                                                       ProtoComp120.IMUX.21
    ILOGIC_X0Y72.D       net (fanout=1)        0.179   P2L_DATA_4_IBUF
    ILOGIC_X0Y72.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<4>
                                                       ProtoComp126.D2OFFBYP_SRC.12
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y72.CLK1    net (fanout=700)      2.135   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.673ns (1.263ns logic, 8.410ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.578ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (ILOGIC_X0Y78.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.778ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.816ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.467   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.155   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y78.CLK0    net (fanout=43)       0.847   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.507ns logic, 4.309ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.787ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.825ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.467   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.155   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y78.CLK1    net (fanout=700)      0.920   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.507ns logic, 4.318ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (ILOGIC_X0Y78.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.491ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.787ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.871   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.179   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y78.CLK0    net (fanout=43)       2.172   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (1.263ns logic, 8.524ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.428ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.724ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.871   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.179   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y78.CLK1    net (fanout=700)      2.187   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (1.263ns logic, 8.461ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.578ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (ILOGIC_X0Y78.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.778ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.816ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.467   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.155   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y78.CLK0    net (fanout=43)       0.847   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.507ns logic, 4.309ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.787ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.825ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.467   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.155   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y78.CLK1    net (fanout=700)      0.920   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.507ns logic, 4.318ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (ILOGIC_X0Y78.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.871   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.179   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y78.CLK0    net (fanout=43)       2.172   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.786ns (1.263ns logic, 8.523ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.429ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<3> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.725ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<3> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y1.I                 Tiopi                 0.871   P2L_DATA<3>
                                                       P2L_DATA<3>
                                                       P2L_DATA_3_IBUF
                                                       ProtoComp120.IMUX.20
    ILOGIC_X0Y78.D       net (fanout=1)        0.179   P2L_DATA_3_IBUF
    ILOGIC_X0Y78.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<3>
                                                       ProtoComp126.D2OFFBYP_SRC.11
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y78.CLK1    net (fanout=700)      2.187   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.725ns (1.263ns logic, 8.462ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.598ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (ILOGIC_X0Y6.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.798ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.836ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.467   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.155   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK0     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y6.CLK0     net (fanout=43)       0.867   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.507ns logic, 4.329ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.806ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.844ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.467   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.155   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK1     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y6.CLK1     net (fanout=700)      0.939   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (0.507ns logic, 4.337ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (ILOGIC_X0Y6.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.807ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.871   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.179   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK0     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y6.CLK0     net (fanout=43)       2.192   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.807ns (1.263ns logic, 8.544ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.447ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.743ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.871   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.179   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK1     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y6.CLK1     net (fanout=700)      2.206   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.743ns (1.263ns logic, 8.480ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.598ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (ILOGIC_X0Y6.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.798ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.836ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.467   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.155   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK0     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y6.CLK0     net (fanout=43)       0.867   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.507ns logic, 4.329ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.806ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.844ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.467   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.155   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK1     Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y6.CLK1     net (fanout=700)      0.939   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (0.507ns logic, 4.337ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (ILOGIC_X0Y6.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.510ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.806ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.871   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.179   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK0     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y6.CLK0     net (fanout=43)       2.192   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (1.263ns logic, 8.543ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.448ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<2> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.744ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<2> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA3.I                Tiopi                 0.871   P2L_DATA<2>
                                                       P2L_DATA<2>
                                                       P2L_DATA_2_IBUF
                                                       ProtoComp120.IMUX.19
    ILOGIC_X0Y6.D        net (fanout=1)        0.179   P2L_DATA_2_IBUF
    ILOGIC_X0Y6.CLK1     Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<2>
                                                       ProtoComp126.D2OFFBYP_SRC.10
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y6.CLK1     net (fanout=700)      2.206   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.744ns (1.263ns logic, 8.481ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.531ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (ILOGIC_X0Y74.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.731ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.769ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.467   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.155   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y74.CLK0    net (fanout=43)       0.800   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.507ns logic, 4.262ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.778ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.467   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.155   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y74.CLK1    net (fanout=700)      0.873   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.507ns logic, 4.271ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (ILOGIC_X0Y74.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.444ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.740ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.871   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.179   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y74.CLK0    net (fanout=43)       2.125   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.740ns (1.263ns logic, 8.477ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.381ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.871   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.179   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y74.CLK1    net (fanout=700)      2.140   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.677ns (1.263ns logic, 8.414ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.531ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (ILOGIC_X0Y74.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.731ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.467   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.155   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y74.CLK0    net (fanout=43)       0.800   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (0.507ns logic, 4.262ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.778ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.467   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.155   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y74.CLK1    net (fanout=700)      0.873   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.507ns logic, 4.271ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (ILOGIC_X0Y74.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.443ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.739ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.871   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.179   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y74.CLK0    net (fanout=43)       2.125   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (1.263ns logic, 8.476ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.382ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<1> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.678ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<1> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE1.I                Tiopi                 0.871   P2L_DATA<1>
                                                       P2L_DATA<1>
                                                       P2L_DATA_1_IBUF
                                                       ProtoComp120.IMUX.18
    ILOGIC_X0Y74.D       net (fanout=1)        0.179   P2L_DATA_1_IBUF
    ILOGIC_X0Y74.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<1>
                                                       ProtoComp126.D2OFFBYP_SRC.9
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y74.CLK1    net (fanout=700)      2.140   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.678ns (1.263ns logic, 8.415ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.583ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (ILOGIC_X0Y76.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.783ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.821ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.467   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.155   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y76.CLK0    net (fanout=43)       0.852   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.507ns logic, 4.314ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.792ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.830ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.467   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.155   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y76.CLK1    net (fanout=700)      0.925   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.507ns logic, 4.323ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (ILOGIC_X0Y76.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.496ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.792ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.871   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.179   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y76.CLK0    net (fanout=43)       2.177   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (1.263ns logic, 8.529ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.433ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.729ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.871   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.179   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y76.CLK1    net (fanout=700)      2.192   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.729ns (1.263ns logic, 8.466ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE 
COMP "P2L_CLKn"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.583ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (ILOGIC_X0Y76.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.783ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.821ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.467   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.155   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.448   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y76.CLK0    net (fanout=43)       0.852   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.507ns logic, 4.314ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.792ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.830ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.467   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.155   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 0.448   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y76.CLK1    net (fanout=700)      0.925   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.507ns logic, 4.323ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (ILOGIC_X0Y76.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -7.495ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.871   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.179   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 1.054   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y76.CLK0    net (fanout=43)       2.177   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (1.263ns logic, 8.528ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -7.434ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DATA<0> (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          0.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.730ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DATA<0> to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA1.I                Tiopi                 0.871   P2L_DATA<0>
                                                       P2L_DATA<0>
                                                       P2L_DATA_0_IBUF
                                                       ProtoComp120.IMUX.17
    ILOGIC_X0Y76.D       net (fanout=1)        0.179   P2L_DATA_0_IBUF
    ILOGIC_X0Y76.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_data_p<0>
                                                       ProtoComp126.D2OFFBYP_SRC.8
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKn to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.PADOUT            Tiopp                 0.000   P2L_CLKn
                                                       P2L_CLKn
                                                       cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLK_ibuf/SLAVEBUF.DIFFIN
    T3.I                 Tiodi                 1.054   P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y76.CLK1    net (fanout=700)      2.192   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.730ns (1.263ns logic, 8.467ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_DFRAME" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP 
"P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.547ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F (ILOGIC_X0Y79.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.747ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DFRAME (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.816ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DFRAME to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.467   P2L_DFRAME
                                                       P2L_DFRAME
                                                       P2L_DFRAME_IBUF
                                                       ProtoComp120.IMUX.5
    ILOGIC_X0Y79.D       net (fanout=1)        0.186   P2L_DFRAME_IBUF
    ILOGIC_X0Y79.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_dframe_p
                                                       ProtoComp126.D2OFFBYP_SRC
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y79.CLK0    net (fanout=43)       0.847   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.507ns logic, 4.309ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.756ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_DFRAME (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.825ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_DFRAME to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.467   P2L_DFRAME
                                                       P2L_DFRAME
                                                       P2L_DFRAME_IBUF
                                                       ProtoComp120.IMUX.5
    ILOGIC_X0Y79.D       net (fanout=1)        0.186   P2L_DFRAME_IBUF
    ILOGIC_X0Y79.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_dframe_p
                                                       ProtoComp126.D2OFFBYP_SRC
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (1.058ns logic, 0.186ns route)
                                                       (85.0% logic, 15.0% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y79.CLK1    net (fanout=700)      0.920   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.507ns logic, 4.318ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_DFRAME" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F (ILOGIC_X0Y79.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -5.959ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DFRAME (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.800ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.787ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DFRAME to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.871   P2L_DFRAME
                                                       P2L_DFRAME
                                                       P2L_DFRAME_IBUF
                                                       ProtoComp120.IMUX.5
    ILOGIC_X0Y79.D       net (fanout=1)        0.311   P2L_DFRAME_IBUF
    ILOGIC_X0Y79.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_dframe_p
                                                       ProtoComp126.D2OFFBYP_SRC
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y79.CLK0    net (fanout=43)       2.172   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.787ns (1.263ns logic, 8.524ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -5.896ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_DFRAME (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.800ns
  Data Path Delay:      2.053ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.724ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_DFRAME to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.871   P2L_DFRAME
                                                       P2L_DFRAME
                                                       P2L_DFRAME_IBUF
                                                       ProtoComp120.IMUX.5
    ILOGIC_X0Y79.D       net (fanout=1)        0.311   P2L_DFRAME_IBUF
    ILOGIC_X0Y79.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_dframe_p
                                                       ProtoComp126.D2OFFBYP_SRC
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (1.742ns logic, 0.311ns route)
                                                       (84.9% logic, 15.1% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y79.CLK1    net (fanout=700)      2.187   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (1.263ns logic, 8.461ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "P2L_VALID" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP 
"P2L_CLKp"         "RISING";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -3.538ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V (ILOGIC_X0Y18.D), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.738ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_VALID (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.776ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_VALID to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC3.I                Tiopi                 0.467   P2L_VALID
                                                       P2L_VALID
                                                       P2L_VALID_IBUF
                                                       ProtoComp120.IMUX.16
    ILOGIC_X0Y18.D       net (fanout=1)        0.155   P2L_VALID_IBUF
    ILOGIC_X0Y18.CLK0    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_valid_p
                                                       ProtoComp126.D2OFFBYP_SRC.7
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.000   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 0.448   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        3.462   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y18.CLK0    net (fanout=43)       0.807   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (0.507ns logic, 4.269ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               P2L_VALID (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.200ns
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: P2L_VALID to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC3.I                Tiopi                 0.467   P2L_VALID
                                                       P2L_VALID
                                                       P2L_VALID_IBUF
                                                       ProtoComp120.IMUX.16
    ILOGIC_X0Y18.D       net (fanout=1)        0.155   P2L_VALID_IBUF
    ILOGIC_X0Y18.CLK1    Tidock                0.591   cmp_gn4124_core/cmp_p2l_des/p2l_valid_p
                                                       ProtoComp126.D2OFFBYP_SRC.7
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (1.058ns logic, 0.155ns route)
                                                       (87.2% logic, 12.8% route)

  Minimum Clock Path at Fast Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.448   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        3.398   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y18.CLK1    net (fanout=700)      0.879   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (0.507ns logic, 4.277ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "P2L_VALID" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V (ILOGIC_X0Y18.D), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      -6.051ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_VALID (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V (FF)
  Destination Clock:    cmp_gn4124_core/clk_n rising at 0.000ns
  Requirement:          1.800ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.747ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_VALID to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC3.I                Tiopi                 0.871   P2L_VALID
                                                       P2L_VALID
                                                       P2L_VALID_IBUF
                                                       ProtoComp120.IMUX.16
    ILOGIC_X0Y18.D       net (fanout=1)        0.179   P2L_VALID_IBUF
    ILOGIC_X0Y18.CLK0    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_valid_p
                                                       ProtoComp126.D2OFFBYP_SRC.7
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.PADOUT            Tiopp                 0.000   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.DIFFI_IN          net (fanout=1)        0.001   cmp_gn4124_core/CLKn_ibuf/SLAVEBUF.DIFFIN
    T1.I                 Tiodi                 1.054   P2L_CLKn
                                                       cmp_gn4124_core/CLKn_ibuf/IBUFDS
                                                       ProtoComp125.IMUX
    BUFGMUX_X3Y5.I0      net (fanout=1)        6.351   cmp_gn4124_core/clk_n_buf
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   cmp_gn4124_core/CLKn_bufg
                                                       cmp_gn4124_core/CLKn_bufg
    ILOGIC_X0Y18.CLK0    net (fanout=43)       2.132   cmp_gn4124_core/clk_n
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (1.263ns logic, 8.484ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -5.987ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               P2L_VALID (PAD)
  Destination:          cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V (FF)
  Destination Clock:    cmp_gn4124_core/clk_p rising at 0.000ns
  Requirement:          1.800ns
  Data Path Delay:      1.921ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     9.683ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: P2L_VALID to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC3.I                Tiopi                 0.871   P2L_VALID
                                                       P2L_VALID
                                                       P2L_VALID_IBUF
                                                       ProtoComp120.IMUX.16
    ILOGIC_X0Y18.D       net (fanout=1)        0.179   P2L_VALID_IBUF
    ILOGIC_X0Y18.CLK1    Tiockd      (-Th)    -0.871   cmp_gn4124_core/cmp_p2l_des/p2l_valid_p
                                                       ProtoComp126.D2OFFBYP_SRC.7
                                                       cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.742ns logic, 0.179ns route)
                                                       (90.7% logic, 9.3% route)

  Maximum Clock Path at Slow Process Corner: P2L_CLKp to cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.054   P2L_CLKp
                                                       P2L_CLKp
                                                       cmp_gn4124_core/CLK_ibuf/IBUFDS
                                                       ProtoComp125.IMUX.1
    BUFGMUX_X3Y6.I0      net (fanout=1)        6.274   cmp_gn4124_core/clk_p_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   cmp_gn4124_core/CLK_bufg
                                                       cmp_gn4124_core/CLK_bufg
    ILOGIC_X0Y18.CLK1    net (fanout=700)      2.146   cmp_gn4124_core/clk_p
    -------------------------------------------------  ---------------------------
    Total                                      9.683ns (1.263ns logic, 8.420ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------


35 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock P2L_CLKn
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
P2L_DATA<0> |   -3.583(R)|      FAST  |    7.895(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.592(R)|      FAST  |    7.834(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<1> |   -3.531(R)|      FAST  |    7.843(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.540(R)|      FAST  |    7.782(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<2> |   -3.598(R)|      FAST  |    7.910(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.606(R)|      FAST  |    7.848(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<3> |   -3.578(R)|      FAST  |    7.890(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.587(R)|      FAST  |    7.829(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<4> |   -3.527(R)|      FAST  |    7.839(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.535(R)|      FAST  |    7.777(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<5> |   -3.496(R)|      FAST  |    7.707(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.504(R)|      FAST  |    7.645(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<6> |   -3.524(R)|      FAST  |    7.836(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.532(R)|      FAST  |    7.774(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<7> |   -3.493(R)|      FAST  |    7.704(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.501(R)|      FAST  |    7.642(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<8> |   -3.519(R)|      FAST  |    7.831(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.527(R)|      FAST  |    7.769(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<9> |   -3.500(R)|      FAST  |    7.711(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.509(R)|      FAST  |    7.650(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<10>|   -3.552(R)|      FAST  |    7.763(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.561(R)|      FAST  |    7.702(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<11>|   -3.488(R)|      FAST  |    7.699(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.496(R)|      FAST  |    7.637(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<12>|   -3.567(R)|      FAST  |    7.778(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.575(R)|      FAST  |    7.716(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<13>|   -3.573(R)|      FAST  |    7.784(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.581(R)|      FAST  |    7.722(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<14>|   -3.540(R)|      FAST  |    7.852(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.548(R)|      FAST  |    7.790(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<15>|   -3.507(R)|      FAST  |    7.718(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.515(R)|      FAST  |    7.656(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Setup/Hold to clock P2L_CLKp
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
P2L_DATA<0> |   -3.583(R)|      FAST  |    7.896(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.592(R)|      FAST  |    7.833(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<1> |   -3.531(R)|      FAST  |    7.844(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.540(R)|      FAST  |    7.781(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<2> |   -3.598(R)|      FAST  |    7.911(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.606(R)|      FAST  |    7.847(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<3> |   -3.578(R)|      FAST  |    7.891(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.587(R)|      FAST  |    7.828(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<4> |   -3.527(R)|      FAST  |    7.840(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.535(R)|      FAST  |    7.776(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<5> |   -3.496(R)|      FAST  |    7.708(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.504(R)|      FAST  |    7.644(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<6> |   -3.524(R)|      FAST  |    7.837(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.532(R)|      FAST  |    7.773(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<7> |   -3.493(R)|      FAST  |    7.705(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.501(R)|      FAST  |    7.641(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<8> |   -3.519(R)|      FAST  |    7.832(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.527(R)|      FAST  |    7.768(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<9> |   -3.500(R)|      FAST  |    7.712(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.509(R)|      FAST  |    7.649(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<10>|   -3.552(R)|      FAST  |    7.764(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.561(R)|      FAST  |    7.701(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<11>|   -3.488(R)|      FAST  |    7.700(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.496(R)|      FAST  |    7.636(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<12>|   -3.567(R)|      FAST  |    7.779(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.575(R)|      FAST  |    7.715(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<13>|   -3.573(R)|      FAST  |    7.785(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.581(R)|      FAST  |    7.721(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<14>|   -3.540(R)|      FAST  |    7.853(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.548(R)|      FAST  |    7.789(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DATA<15>|   -3.507(R)|      FAST  |    7.719(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.515(R)|      FAST  |    7.655(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_DFRAME  |   -3.547(R)|      FAST  |    7.759(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.556(R)|      FAST  |    7.696(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
P2L_VALID   |   -3.538(R)|      FAST  |    7.851(R)|      SLOW  |cmp_gn4124_core/clk_n|   0.000|
            |   -3.546(R)|      FAST  |    7.787(R)|      SLOW  |cmp_gn4124_core/clk_p|   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Clock to Setup on destination clock L_CLKn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
L_CLKn         |    4.804|         |         |         |
L_CLKp         |    4.804|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock L_CLKp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
L_CLKn         |    4.804|         |         |         |
L_CLKp         |    4.804|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P2L_CLKn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    6.518|         |         |         |
P2L_CLKp       |    6.518|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P2L_CLKp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    6.518|         |         |         |
P2L_CLKp       |    6.518|         |         |         |
---------------+---------+---------+---------+---------+

COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -6.013; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<15>      |   -3.507(R)|      FAST  |    7.719(R)|      SLOW  |    4.707|   -7.319|        6.013|
                  |   -3.515(R)|      FAST  |    7.655(R)|      SLOW  |    4.715|   -7.255|        5.985|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.507|         -  |       7.719|         -  |    4.707|   -7.319|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -6.012; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<15>      |   -3.507(R)|      FAST  |    7.718(R)|      SLOW  |    4.707|   -7.318|        6.012|
                  |   -3.515(R)|      FAST  |    7.656(R)|      SLOW  |    4.715|   -7.256|        5.986|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.507|         -  |       7.718|         -  |    4.707|   -7.318|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.097; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<14>      |   -3.540(R)|      FAST  |    7.853(R)|      SLOW  |    4.740|   -7.453|        6.097|
                  |   -3.548(R)|      FAST  |    7.789(R)|      SLOW  |    4.748|   -7.389|        6.069|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.540|         -  |       7.853|         -  |    4.740|   -7.453|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.096; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<14>      |   -3.540(R)|      FAST  |    7.852(R)|      SLOW  |    4.740|   -7.452|        6.096|
                  |   -3.548(R)|      FAST  |    7.790(R)|      SLOW  |    4.748|   -7.390|        6.069|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.540|         -  |       7.852|         -  |    4.740|   -7.452|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -6.079; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<13>      |   -3.573(R)|      FAST  |    7.785(R)|      SLOW  |    4.773|   -7.385|        6.079|
                  |   -3.581(R)|      FAST  |    7.721(R)|      SLOW  |    4.781|   -7.321|        6.051|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.573|         -  |       7.785|         -  |    4.773|   -7.385|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -6.079; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<13>      |   -3.573(R)|      FAST  |    7.784(R)|      SLOW  |    4.773|   -7.384|        6.079|
                  |   -3.581(R)|      FAST  |    7.722(R)|      SLOW  |    4.781|   -7.322|        6.052|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.573|         -  |       7.784|         -  |    4.773|   -7.384|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -6.073; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<12>      |   -3.567(R)|      FAST  |    7.779(R)|      SLOW  |    4.767|   -7.379|        6.073|
                  |   -3.575(R)|      FAST  |    7.715(R)|      SLOW  |    4.775|   -7.315|        6.045|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.567|         -  |       7.779|         -  |    4.767|   -7.379|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -6.073; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<12>      |   -3.567(R)|      FAST  |    7.778(R)|      SLOW  |    4.767|   -7.378|        6.073|
                  |   -3.575(R)|      FAST  |    7.716(R)|      SLOW  |    4.775|   -7.316|        6.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.567|         -  |       7.778|         -  |    4.767|   -7.378|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -5.994; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<11>      |   -3.488(R)|      FAST  |    7.700(R)|      SLOW  |    4.688|   -7.300|        5.994|
                  |   -3.496(R)|      FAST  |    7.636(R)|      SLOW  |    4.696|   -7.236|        5.966|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.488|         -  |       7.700|         -  |    4.688|   -7.300|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -5.994; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<11>      |   -3.488(R)|      FAST  |    7.699(R)|      SLOW  |    4.688|   -7.299|        5.994|
                  |   -3.496(R)|      FAST  |    7.637(R)|      SLOW  |    4.696|   -7.237|        5.967|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.488|         -  |       7.699|         -  |    4.688|   -7.299|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -6.058; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<10>      |   -3.552(R)|      FAST  |    7.764(R)|      SLOW  |    4.752|   -7.364|        6.058|
                  |   -3.561(R)|      FAST  |    7.701(R)|      SLOW  |    4.761|   -7.301|        6.031|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.552|         -  |       7.764|         -  |    4.752|   -7.364|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -6.058; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<10>      |   -3.552(R)|      FAST  |    7.763(R)|      SLOW  |    4.752|   -7.363|        6.058|
                  |   -3.561(R)|      FAST  |    7.702(R)|      SLOW  |    4.761|   -7.302|        6.031|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.552|         -  |       7.763|         -  |    4.752|   -7.363|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -6.006; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<9>       |   -3.500(R)|      FAST  |    7.712(R)|      SLOW  |    4.700|   -7.312|        6.006|
                  |   -3.509(R)|      FAST  |    7.649(R)|      SLOW  |    4.709|   -7.249|        5.979|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.500|         -  |       7.712|         -  |    4.700|   -7.312|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -6.005; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<9>       |   -3.500(R)|      FAST  |    7.711(R)|      SLOW  |    4.700|   -7.311|        6.005|
                  |   -3.509(R)|      FAST  |    7.650(R)|      SLOW  |    4.709|   -7.250|        5.980|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.500|         -  |       7.711|         -  |    4.700|   -7.311|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.076; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<8>       |   -3.519(R)|      FAST  |    7.832(R)|      SLOW  |    4.719|   -7.432|        6.076|
                  |   -3.527(R)|      FAST  |    7.768(R)|      SLOW  |    4.727|   -7.368|        6.048|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.519|         -  |       7.832|         -  |    4.719|   -7.432|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.075; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<8>       |   -3.519(R)|      FAST  |    7.831(R)|      SLOW  |    4.719|   -7.431|        6.075|
                  |   -3.527(R)|      FAST  |    7.769(R)|      SLOW  |    4.727|   -7.369|        6.048|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.519|         -  |       7.831|         -  |    4.719|   -7.431|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -5.999; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<7>       |   -3.493(R)|      FAST  |    7.705(R)|      SLOW  |    4.693|   -7.305|        5.999|
                  |   -3.501(R)|      FAST  |    7.641(R)|      SLOW  |    4.701|   -7.241|        5.971|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.493|         -  |       7.705|         -  |    4.693|   -7.305|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -5.999; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<7>       |   -3.493(R)|      FAST  |    7.704(R)|      SLOW  |    4.693|   -7.304|        5.999|
                  |   -3.501(R)|      FAST  |    7.642(R)|      SLOW  |    4.701|   -7.242|        5.972|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.493|         -  |       7.704|         -  |    4.693|   -7.304|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.081; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<6>       |   -3.524(R)|      FAST  |    7.837(R)|      SLOW  |    4.724|   -7.437|        6.081|
                  |   -3.532(R)|      FAST  |    7.773(R)|      SLOW  |    4.732|   -7.373|        6.053|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.524|         -  |       7.837|         -  |    4.724|   -7.437|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.080; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<6>       |   -3.524(R)|      FAST  |    7.836(R)|      SLOW  |    4.724|   -7.436|        6.080|
                  |   -3.532(R)|      FAST  |    7.774(R)|      SLOW  |    4.732|   -7.374|        6.053|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.524|         -  |       7.836|         -  |    4.724|   -7.436|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -6.002; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<5>       |   -3.496(R)|      FAST  |    7.708(R)|      SLOW  |    4.696|   -7.308|        6.002|
                  |   -3.504(R)|      FAST  |    7.644(R)|      SLOW  |    4.704|   -7.244|        5.974|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.496|         -  |       7.708|         -  |    4.696|   -7.308|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.211; Ideal Clock Offset To Actual Clock -6.002; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<5>       |   -3.496(R)|      FAST  |    7.707(R)|      SLOW  |    4.696|   -7.307|        6.002|
                  |   -3.504(R)|      FAST  |    7.645(R)|      SLOW  |    4.704|   -7.245|        5.975|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.496|         -  |       7.707|         -  |    4.696|   -7.307|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.084; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<4>       |   -3.527(R)|      FAST  |    7.840(R)|      SLOW  |    4.727|   -7.440|        6.084|
                  |   -3.535(R)|      FAST  |    7.776(R)|      SLOW  |    4.735|   -7.376|        6.056|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.527|         -  |       7.840|         -  |    4.727|   -7.440|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.083; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<4>       |   -3.527(R)|      FAST  |    7.839(R)|      SLOW  |    4.727|   -7.439|        6.083|
                  |   -3.535(R)|      FAST  |    7.777(R)|      SLOW  |    4.735|   -7.377|        6.056|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.527|         -  |       7.839|         -  |    4.727|   -7.439|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.134; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<3>       |   -3.578(R)|      FAST  |    7.891(R)|      SLOW  |    4.778|   -7.491|        6.134|
                  |   -3.587(R)|      FAST  |    7.828(R)|      SLOW  |    4.787|   -7.428|        6.108|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.578|         -  |       7.891|         -  |    4.778|   -7.491|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.134; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<3>       |   -3.578(R)|      FAST  |    7.890(R)|      SLOW  |    4.778|   -7.490|        6.134|
                  |   -3.587(R)|      FAST  |    7.829(R)|      SLOW  |    4.787|   -7.429|        6.108|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.578|         -  |       7.890|         -  |    4.778|   -7.490|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.155; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<2>       |   -3.598(R)|      FAST  |    7.911(R)|      SLOW  |    4.798|   -7.511|        6.155|
                  |   -3.606(R)|      FAST  |    7.847(R)|      SLOW  |    4.806|   -7.447|        6.127|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.598|         -  |       7.911|         -  |    4.798|   -7.511|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.154; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<2>       |   -3.598(R)|      FAST  |    7.910(R)|      SLOW  |    4.798|   -7.510|        6.154|
                  |   -3.606(R)|      FAST  |    7.848(R)|      SLOW  |    4.806|   -7.448|        6.127|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.598|         -  |       7.910|         -  |    4.798|   -7.510|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.088; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<1>       |   -3.531(R)|      FAST  |    7.844(R)|      SLOW  |    4.731|   -7.444|        6.088|
                  |   -3.540(R)|      FAST  |    7.781(R)|      SLOW  |    4.740|   -7.381|        6.061|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.531|         -  |       7.844|         -  |    4.731|   -7.444|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.087; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<1>       |   -3.531(R)|      FAST  |    7.843(R)|      SLOW  |    4.731|   -7.443|        6.087|
                  |   -3.540(R)|      FAST  |    7.782(R)|      SLOW  |    4.740|   -7.382|        6.061|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.531|         -  |       7.843|         -  |    4.731|   -7.443|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -6.140; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<0>       |   -3.583(R)|      FAST  |    7.896(R)|      SLOW  |    4.783|   -7.496|        6.140|
                  |   -3.592(R)|      FAST  |    7.833(R)|      SLOW  |    4.792|   -7.433|        6.113|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.583|         -  |       7.896|         -  |    4.783|   -7.496|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"         "RISING";
Worst Case Data Window 4.312; Ideal Clock Offset To Actual Clock -6.139; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DATA<0>       |   -3.583(R)|      FAST  |    7.895(R)|      SLOW  |    4.783|   -7.495|        6.139|
                  |   -3.592(R)|      FAST  |    7.834(R)|      SLOW  |    4.792|   -7.434|        6.113|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.583|         -  |       7.895|         -  |    4.783|   -7.495|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_DFRAME" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.212; Ideal Clock Offset To Actual Clock -5.353; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_DFRAME        |   -3.547(R)|      FAST  |    7.759(R)|      SLOW  |    4.747|   -5.959|        5.353|
                  |   -3.556(R)|      FAST  |    7.696(R)|      SLOW  |    4.756|   -5.896|        5.326|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.547|         -  |       7.759|         -  |    4.747|   -5.959|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "P2L_VALID" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp"         "RISING";
Worst Case Data Window 4.313; Ideal Clock Offset To Actual Clock -5.395; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
P2L_VALID         |   -3.538(R)|      FAST  |    7.851(R)|      SLOW  |    4.738|   -6.051|        5.395|
                  |   -3.546(R)|      FAST  |    7.787(R)|      SLOW  |    4.746|   -5.987|        5.367|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -3.538|         -  |       7.851|         -  |    4.738|   -6.051|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 111  Score: 276446  (Setup/Max: 27700, Hold: 248746)

Constraints cover 38213 paths, 7 nets, and 11603 connections

Design statistics:
   Minimum period:   6.518ns{1}   (Maximum frequency: 153.421MHz)
   Maximum net delay:   0.324ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 19 10:19:49 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 309 MB



