

================================================================
== Vitis HLS Report for 'standard'
================================================================
* Date:           Fri Oct 16 09:49:57 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FIRs
* Solution:       original (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.50 ns | 0.996 ns |   0.41 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 10.500 ns | 10.500 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      213|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|        0|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|      356|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      356|      263|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_16ns_4ns_19_4_1_U1  |mul_16ns_4ns_19_4_1  |        0|   0|  0|   0|    0|
    |mul_16ns_5ns_20_4_1_U2  |mul_16ns_5ns_20_4_1  |        0|   1|  0|   0|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   1|  0|   0|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_16ns_7ns_21ns_22_4_1_U4  |mac_muladd_16ns_7ns_21ns_22_4_1  | i0 * i1 + i2 |
    |mul_mul_16ns_6ns_21_4_1_U3          |mul_mul_16ns_6ns_21_4_1          |    i0 * i1   |
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln695_2_fu_161_p2             |     +    |   0|  0|  30|          23|          23|
    |add_ln695_3_fu_187_p2             |     +    |   0|  0|  23|          23|          23|
    |add_ln695_4_fu_132_p2             |     +    |   0|  0|  28|          21|          21|
    |add_ln695_5_fu_170_p2             |     +    |   0|  0|  23|          22|          22|
    |add_ln695_6_fu_149_p2             |     +    |   0|  0|  26|          19|          19|
    |add_ln695_7_fu_178_p2             |     +    |   0|  0|  23|          22|          22|
    |add_ln695_8_fu_195_p2             |     +    |   0|  0|  23|          23|          23|
    |add_ln695_fu_126_p2               |     +    |   0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 213|         178|         179|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |dst_V_TDATA_blk_n  |   9|          2|    1|          2|
    |src_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  18|          4|    2|          4|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln695_1_reg_282                 |  22|   0|   22|          0|
    |add_ln695_2_reg_297                 |  23|   0|   23|          0|
    |add_ln695_4_reg_287                 |  21|   0|   21|          0|
    |add_ln695_6_reg_292                 |  18|   0|   19|          1|
    |add_ln695_7_reg_302                 |  22|   0|   22|          0|
    |add_ln695_reg_277                   |  20|   0|   20|          0|
    |add_ln695_reg_277_pp0_iter6_reg     |  20|   0|   20|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |mul_ln1349_1_reg_265                |  20|   0|   20|          0|
    |mul_ln1349_1_reg_265_pp0_iter5_reg  |  20|   0|   20|          0|
    |mul_ln1349_2_reg_254                |  21|   0|   21|          0|
    |mul_ln1349_reg_259                  |  19|   0|   19|          0|
    |src_V_read_reg_225                  |  16|   0|   16|          0|
    |zext_ln18_4_reg_271                 |  21|   0|   22|          1|
    |zext_ln18_4_reg_271_pp0_iter5_reg   |  21|   0|   22|          1|
    |src_V_read_reg_225                  |  64|  32|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 356|  32|  311|          3|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+---------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+---------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_chain |   standard   | return value |
|ap_rst             |  in |    1| ap_ctrl_chain |   standard   | return value |
|ap_start           |  in |    1| ap_ctrl_chain |   standard   | return value |
|ap_done            | out |    1| ap_ctrl_chain |   standard   | return value |
|ap_idle            | out |    1| ap_ctrl_chain |   standard   | return value |
|ap_ready           | out |    1| ap_ctrl_chain |   standard   | return value |
|ap_ce              |  in |    1| ap_ctrl_chain |   standard   | return value |
|src_V_TDATA_blk_n  | out |    1| ap_ctrl_chain |   standard   | return value |
|dst_V_TDATA_blk_n  | out |    1| ap_ctrl_chain |   standard   | return value |
|src_V_TVALID       |  in |    1|      axis     |     src_V    |    pointer   |
|src_V_TDATA        |  in |   16|      axis     |     src_V    |    pointer   |
|src_V_TREADY       | out |    1|      axis     |     src_V    |    pointer   |
|dst_V_TREADY       |  in |    1|      axis     |     dst_V    |    pointer   |
|dst_V_TDATA        | out |   64|      axis     |     dst_V    |    pointer   |
|dst_V_TVALID       | out |    1|      axis     |     dst_V    |    pointer   |
+-------------------+-----+-----+---------------+--------------+--------------+

