#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 14 15:15:54 2023
# Process ID: 7912
# Current directory: E:/FPGA/digital_system_design/MicroBlaze_intr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3036 E:\FPGA\digital_system_design\MicroBlaze_intr\MicroBlaze_intr.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze_intr/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze_intr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 858.402 ; gain = 226.910
update_compile_order -fileset sources_1
launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - led_module
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Successfully read diagram <MicroBlazeDemo1> from BD file <E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 14 15:25:07 2023...
