{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711226579674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711226579676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 15:42:59 2024 " "Processing started: Sat Mar 23 15:42:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711226579676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711226579676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ooo_core -c ooo_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off ooo_core -c ooo_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711226579677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711226579894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711226579894 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"op\";  expecting \"=\" DE10_Nano_golden_top.v(189) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(189) near text: \"op\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 189 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" DE10_Nano_golden_top.v(189) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(189) near text: \"<\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 189 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"i\";  expecting \"=\" DE10_Nano_golden_top.v(190) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(190) near text: \"i\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 190 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" DE10_Nano_golden_top.v(190) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(190) near text: \"<\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 190 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"<=\", or \"=\" DE10_Nano_golden_top.v(190) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(190) near text: \"+\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 190 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"j\";  expecting \"=\" DE10_Nano_golden_top.v(191) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(191) near text: \"j\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 191 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" DE10_Nano_golden_top.v(191) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(191) near text: \"<\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 191 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"<=\", or \"=\" DE10_Nano_golden_top.v(191) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(191) near text: \"+\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 191 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endmodule\" DE10_Nano_golden_top.v(204) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(204) near text: \":\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 204 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using a closing label on a design unit DE10_Nano_golden_top.v(219) " "Verilog HDL error at DE10_Nano_golden_top.v(219): using a closing label on a design unit is a SystemVerilog feature" {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 219 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE10_Nano_golden_top DE10_Nano_golden_top.v(36) " "Ignored design unit \"DE10_Nano_golden_top\" at DE10_Nano_golden_top.v(36) due to previous errors" {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" DE10_Nano_golden_top.v(244) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(244) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 244 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "row DE10_Nano_golden_top.v(245) " "Verilog HDL Declaration error at DE10_Nano_golden_top.v(245): identifier \"row\" is already declared in the present scope" {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 245 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "numShifterRows DE10_Nano_golden_top.v(256) " "Verilog HDL Declaration error at DE10_Nano_golden_top.v(256): identifier \"numShifterRows\" is already declared in the present scope" {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 256 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using a closing label on a design unit DE10_Nano_golden_top.v(266) " "Verilog HDL error at DE10_Nano_golden_top.v(266): using a closing label on a design unit is a SystemVerilog feature" {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 266 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "right_shift_rotate DE10_Nano_golden_top.v(222) " "Ignored design unit \"right_shift_rotate\" at DE10_Nano_golden_top.v(222) due to previous errors" {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 222 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" DE10_Nano_golden_top.v(283) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(283) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 283 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" DE10_Nano_golden_top.v(313) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(313) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 313 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"for\";  expecting \"endmodule\" DE10_Nano_golden_top.v(323) " "Verilog HDL syntax error at DE10_Nano_golden_top.v(323) near text: \"for\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_Nano_golden_top.v" "" { Text "/home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v" 323 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711226586539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Nano_golden_top.v 0 0 " "Found 0 design units, including 0 entities, in source file DE10_Nano_golden_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711226586540 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "916 " "Peak virtual memory: 916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711226586580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 23 15:43:06 2024 " "Processing ended: Sat Mar 23 15:43:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711226586580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711226586580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711226586580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711226586580 ""}
