INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ALUuotDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrutionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Threee_To_OneReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Three_To_OneReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Mux_Two_To_One_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Two_To_One_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/RunCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RunCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/Sign_Zero_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Zero_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sources_1/new/WriteSelect1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteSelect1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/CODE/Mywork/MulCPU/MulCPU.srcs/sim_1/new/GO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GO
