-----------------L1 core[0]-----------------
access count: 99696
hit count: 98135
miss count: 1561
miss rate: 0.015658
--------------------L2--------------------
access count: 1561
hit count: 411
miss count: 1150
miss rate: 0.736707
--------------------M--------------------
access count: 1150
hit count: 1150
miss count: 0
miss rate: 0.000000

Total memory access count: 99563
