

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3'
================================================================
* Date:           Thu Apr 27 10:52:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.994 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_2_VITIS_LOOP_42_3  |      100|      100|        31|          2|          1|    36|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   25|       -|      -|    -|
|Expression       |        -|    -|       0|    614|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    398|    -|
|Register         |        -|    -|    2659|    704|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   25|    2659|   1716|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_29ns_29_4_1_U12  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U13  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U14  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U15  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U16  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U17  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U18  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U19  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U20  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U21  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U22  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U23  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U24  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U25  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U26  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U27  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U28  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U29  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U30  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U31  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U32  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U33  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U34  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U35  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mul_mul_16s_16s_29_4_1_U11          |mul_mul_16s_16s_29_4_1          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1319_10_fu_922_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_11_fu_933_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_12_fu_944_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_13_fu_1138_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_14_fu_1148_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_15_fu_964_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_16_fu_975_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_17_fu_986_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_18_fu_1158_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_19_fu_1168_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_1_fu_816_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln1319_20_fu_1007_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_21_fu_1018_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_22_fu_1178_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_23_fu_1187_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_24_fu_1197_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_25_fu_1039_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_26_fu_1050_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_27_fu_1207_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_28_fu_1216_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_29_fu_1226_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln1319_2_fu_844_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln1319_3_fu_1084_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_4_fu_1108_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_5_fu_871_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln1319_6_fu_882_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln1319_7_fu_893_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln1319_8_fu_1114_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_9_fu_1124_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln1319_fu_782_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln40_1_fu_853_p2      |         +|   0|  0|  13|           4|           2|
    |add_ln40_2_fu_859_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln40_3_fu_687_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln40_fu_740_p2        |         +|   0|  0|  11|           3|           3|
    |add_ln46_1_fu_718_p2      |         +|   0|  0|  11|           3|           2|
    |add_ln46_fu_675_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln48_1_fu_955_p2      |         +|   0|  0|  11|           3|           2|
    |add_ln48_2_fu_997_p2      |         +|   0|  0|  13|           4|           2|
    |add_ln48_3_fu_1029_p2     |         +|   0|  0|  13|           4|           3|
    |add_ln48_fu_913_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln58_fu_904_p2        |         +|   0|  0|   7|           6|           6|
    |sub_ln58_fu_788_p2        |         -|   0|  0|   7|           6|           6|
    |icmp_ln1695_fu_1734_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln40_fu_681_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln42_fu_696_p2       |      icmp|   0|  0|   8|           3|           3|
    |select_ln40_1_fu_710_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln40_2_fu_724_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln40_3_fu_732_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln40_fu_702_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln58_fu_1740_p3    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 614|         290|         278|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |conv_in_buf_V_0_address0                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address1                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address10               |  14|          3|    7|         21|
    |conv_in_buf_V_0_address11               |  14|          3|    7|         21|
    |conv_in_buf_V_0_address2                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address3                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address4                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address5                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address6                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address7                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address8                |  14|          3|    7|         21|
    |conv_in_buf_V_0_address9                |  14|          3|    7|         21|
    |i_fu_130                                |   9|          2|    3|          6|
    |indvar_flatten13_fu_134                 |   9|          2|    6|         12|
    |j_fu_126                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 398|         87|  127|        339|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln1319_2_reg_2129                          |   6|   0|    7|          1|
    |add_ln40_1_reg_2135                            |   4|   0|    4|          0|
    |add_ln40_2_reg_2141                            |   4|   0|    4|          0|
    |add_ln40_reg_2123                              |   3|   0|    3|          0|
    |add_ln58_reg_2168                              |   6|   0|    6|          0|
    |ap_CS_fsm                                      |   2|   0|    2|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg               |   1|   0|    1|          0|
    |conv_in_buf_V_0_load_10_reg_2359               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_11_reg_2364               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_12_reg_2369               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_13_reg_2379               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_14_reg_2384               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_15_reg_2389               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_16_reg_2394               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_17_reg_2399               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_18_reg_2404               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_19_reg_2409               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_1_reg_2274                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_20_reg_2414               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_21_reg_2419               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_22_reg_2424               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_23_reg_2429               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_24_reg_2434               |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_2_reg_2289                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_3_reg_2309                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_3_reg_2309_pp0_iter2_reg  |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_4_reg_2329                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_4_reg_2329_pp0_iter2_reg  |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_5_reg_2334                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_6_reg_2339                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_7_reg_2344                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_8_reg_2349                |  16|   0|   16|          0|
    |conv_in_buf_V_0_load_9_reg_2354                |  16|   0|   16|          0|
    |i_fu_130                                       |   3|   0|    3|          0|
    |icmp_ln40_reg_2097                             |   1|   0|    1|          0|
    |indvar_flatten13_fu_134                        |   6|   0|    6|          0|
    |j_fu_126                                       |   3|   0|    3|          0|
    |select_ln40_1_reg_2110                         |   3|   0|    3|          0|
    |select_ln40_2_reg_2117                         |   3|   0|    3|          0|
    |select_ln40_reg_2101                           |   3|   0|    3|          0|
    |select_ln58_reg_2674                           |  15|   0|   15|          0|
    |sext_ln1393_10_cast_reg_2042                   |  29|   0|   29|          0|
    |sext_ln1393_11_cast_reg_2037                   |  29|   0|   29|          0|
    |sext_ln1393_12_cast_reg_2032                   |  29|   0|   29|          0|
    |sext_ln1393_13_cast_reg_2027                   |  29|   0|   29|          0|
    |sext_ln1393_14_cast_reg_2022                   |  29|   0|   29|          0|
    |sext_ln1393_15_cast_reg_2017                   |  29|   0|   29|          0|
    |sext_ln1393_16_cast_reg_2012                   |  29|   0|   29|          0|
    |sext_ln1393_17_cast_reg_2007                   |  29|   0|   29|          0|
    |sext_ln1393_18_cast_reg_2002                   |  29|   0|   29|          0|
    |sext_ln1393_19_cast_reg_1997                   |  29|   0|   29|          0|
    |sext_ln1393_1_cast_reg_2087                    |  29|   0|   29|          0|
    |sext_ln1393_20_cast_reg_1992                   |  29|   0|   29|          0|
    |sext_ln1393_21_cast_reg_1987                   |  29|   0|   29|          0|
    |sext_ln1393_22_cast_reg_1982                   |  29|   0|   29|          0|
    |sext_ln1393_23_cast_reg_1977                   |  29|   0|   29|          0|
    |sext_ln1393_24_cast_reg_1972                   |  29|   0|   29|          0|
    |sext_ln1393_2_cast_reg_2082                    |  29|   0|   29|          0|
    |sext_ln1393_3_cast_reg_2077                    |  29|   0|   29|          0|
    |sext_ln1393_4_cast_reg_2072                    |  29|   0|   29|          0|
    |sext_ln1393_5_cast_reg_2067                    |  29|   0|   29|          0|
    |sext_ln1393_6_cast_reg_2062                    |  29|   0|   29|          0|
    |sext_ln1393_7_cast_reg_2057                    |  29|   0|   29|          0|
    |sext_ln1393_8_cast_reg_2052                    |  29|   0|   29|          0|
    |sext_ln1393_9_cast_reg_2047                    |  29|   0|   29|          0|
    |sext_ln864_cast_reg_2092                       |  29|   0|   29|          0|
    |zext_ln1319_10_reg_2147                        |   3|   0|    7|          4|
    |zext_ln1319_16_reg_2173                        |   3|   0|    7|          4|
    |zext_ln1319_22_reg_2194                        |   3|   0|    7|          4|
    |zext_ln1319_28_reg_2215                        |   4|   0|    7|          3|
    |zext_ln1319_34_reg_2232                        |   4|   0|    7|          3|
    |add_ln58_reg_2168                              |  64|  32|    6|          0|
    |conv_in_buf_V_0_load_10_reg_2359               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_11_reg_2364               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_12_reg_2369               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_13_reg_2379               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_14_reg_2384               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_15_reg_2389               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_16_reg_2394               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_17_reg_2399               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_18_reg_2404               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_19_reg_2409               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_20_reg_2414               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_21_reg_2419               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_22_reg_2424               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_23_reg_2429               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_24_reg_2434               |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_5_reg_2334                |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_6_reg_2339                |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_7_reg_2344                |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_8_reg_2349                |  64|  32|   16|          0|
    |conv_in_buf_V_0_load_9_reg_2354                |  64|  32|   16|          0|
    |icmp_ln40_reg_2097                             |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |2659| 704| 1597|         19|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3|  return value|
|conv_in_buf_V_0_address0   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce0        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q0         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address1   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce1        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q1         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address2   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce2        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q2         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address3   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce3        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q3         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address4   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce4        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q4         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address5   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce5        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q5         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address6   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce6        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q6         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address7   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce7        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q7         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address8   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce8        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q8         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address9   |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce9        |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q9         |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address10  |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce10       |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q10        |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address11  |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce11       |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q11        |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_address12  |  out|    7|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce12       |  out|    1|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_in_buf_V_0_q12        |   in|   16|   ap_memory|                                      conv_in_buf_V_0|         array|
|conv_out_buf_V_0_address0  |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce0       |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_we0       |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_d0        |  out|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
|sext_ln864                 |   in|   16|     ap_none|                                           sext_ln864|        scalar|
|sext_ln1393_1              |   in|   16|     ap_none|                                        sext_ln1393_1|        scalar|
|sext_ln1393_2              |   in|   16|     ap_none|                                        sext_ln1393_2|        scalar|
|sext_ln1393_3              |   in|   16|     ap_none|                                        sext_ln1393_3|        scalar|
|sext_ln1393_4              |   in|   16|     ap_none|                                        sext_ln1393_4|        scalar|
|sext_ln1393_5              |   in|   16|     ap_none|                                        sext_ln1393_5|        scalar|
|sext_ln1393_6              |   in|   16|     ap_none|                                        sext_ln1393_6|        scalar|
|sext_ln1393_7              |   in|   16|     ap_none|                                        sext_ln1393_7|        scalar|
|sext_ln1393_8              |   in|   16|     ap_none|                                        sext_ln1393_8|        scalar|
|sext_ln1393_9              |   in|   16|     ap_none|                                        sext_ln1393_9|        scalar|
|sext_ln1393_10             |   in|   16|     ap_none|                                       sext_ln1393_10|        scalar|
|sext_ln1393_11             |   in|   16|     ap_none|                                       sext_ln1393_11|        scalar|
|sext_ln1393_12             |   in|   16|     ap_none|                                       sext_ln1393_12|        scalar|
|sext_ln1393_13             |   in|   16|     ap_none|                                       sext_ln1393_13|        scalar|
|sext_ln1393_14             |   in|   16|     ap_none|                                       sext_ln1393_14|        scalar|
|sext_ln1393_15             |   in|   16|     ap_none|                                       sext_ln1393_15|        scalar|
|sext_ln1393_16             |   in|   16|     ap_none|                                       sext_ln1393_16|        scalar|
|sext_ln1393_17             |   in|   16|     ap_none|                                       sext_ln1393_17|        scalar|
|sext_ln1393_18             |   in|   16|     ap_none|                                       sext_ln1393_18|        scalar|
|sext_ln1393_19             |   in|   16|     ap_none|                                       sext_ln1393_19|        scalar|
|sext_ln1393_20             |   in|   16|     ap_none|                                       sext_ln1393_20|        scalar|
|sext_ln1393_21             |   in|   16|     ap_none|                                       sext_ln1393_21|        scalar|
|sext_ln1393_22             |   in|   16|     ap_none|                                       sext_ln1393_22|        scalar|
|sext_ln1393_23             |   in|   16|     ap_none|                                       sext_ln1393_23|        scalar|
|sext_ln1393_24             |   in|   16|     ap_none|                                       sext_ln1393_24|        scalar|
+---------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

