// Seed: 3138226269
module module_0;
  wand id_1;
  assign id_1 = id_1 | 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wire id_4,
    output uwire id_5,
    input uwire id_6,
    output wor id_7,
    output uwire id_8,
    input wire id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri0 id_12,
    input tri id_13,
    input wire id_14,
    input tri id_15,
    input tri0 void id_16,
    input wand id_17,
    input tri0 id_18,
    input wor id_19,
    input uwire id_20,
    output tri1 id_21,
    input wor id_22,
    input supply0 id_23,
    input wand id_24,
    output tri0 id_25,
    input wor id_26
);
  assign {id_10, 1, id_10, 1, 1 && 1, 1, 1, id_17, id_2, 1, 1, 1'b0} = 1;
  module_0();
endmodule
