From c2ba6ab503d121c45d5cab2c200e88a197876234 Mon Sep 17 00:00:00 2001
From: "Yang, Ronnie" <ronnie.yang@intel.com>
Date: Tue, 10 Aug 2021 10:13:54 +0800
Subject: [PATCH] Change core allocation for ADL industry.

---
 misc/config_tools/data/adl-s-crb/industry.xml | 72 ++++---------------
 1 file changed, 12 insertions(+), 60 deletions(-)

diff --git a/misc/config_tools/data/adl-s-crb/industry.xml b/misc/config_tools/data/adl-s-crb/industry.xml
index 77e96733e..2fb984dc7 100644
--- a/misc/config_tools/data/adl-s-crb/industry.xml
+++ b/misc/config_tools/data/adl-s-crb/industry.xml
@@ -117,10 +117,10 @@
       <guest_flag>0</guest_flag>
     </guest_flags>
     <cpu_affinity>
-      <pcpu_id>8</pcpu_id>
-      <pcpu_id>9</pcpu_id>
-      <pcpu_id>10</pcpu_id>
-      <pcpu_id>11</pcpu_id>
+      <pcpu_id>4</pcpu_id>
+      <pcpu_id>5</pcpu_id>
+      <pcpu_id>6</pcpu_id>
+      <pcpu_id>7</pcpu_id>
     </cpu_affinity>
     <clos>
       <vcpu_clos>0</vcpu_clos>
@@ -159,16 +159,12 @@
       <guest_flag>0</guest_flag>
     </guest_flags>
     <cpu_affinity>
-      <pcpu_id>12</pcpu_id>
-      <pcpu_id>13</pcpu_id>
-      <pcpu_id>14</pcpu_id>
-      <pcpu_id>15</pcpu_id>
+      <pcpu_id>8</pcpu_id>
+      <pcpu_id>9</pcpu_id>
     </cpu_affinity>
     <clos>
       <vcpu_clos>0</vcpu_clos>
       <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
     </clos>
     <epc_section>
       <base>0</base>
@@ -205,20 +201,12 @@
       <pcpu_id>1</pcpu_id>
       <pcpu_id>2</pcpu_id>
       <pcpu_id>3</pcpu_id>
-      <pcpu_id>4</pcpu_id>
-      <pcpu_id>5</pcpu_id>
-      <pcpu_id>6</pcpu_id>
-      <pcpu_id>7</pcpu_id>
     </cpu_affinity>
     <clos>
       <vcpu_clos>0</vcpu_clos>
       <vcpu_clos>0</vcpu_clos>
       <vcpu_clos>0</vcpu_clos>
       <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
     </clos>
     <epc_section>
       <base>0</base>
@@ -251,24 +239,12 @@
       <guest_flag>0</guest_flag>
     </guest_flags>
     <cpu_affinity>
-      <pcpu_id>0</pcpu_id>
-      <pcpu_id>1</pcpu_id>
-      <pcpu_id>2</pcpu_id>
-      <pcpu_id>3</pcpu_id>
-      <pcpu_id>4</pcpu_id>
-      <pcpu_id>5</pcpu_id>
-      <pcpu_id>6</pcpu_id>
-      <pcpu_id>7</pcpu_id>
+      <pcpu_id>10</pcpu_id>
+      <pcpu_id>11</pcpu_id>
     </cpu_affinity>
     <clos>
       <vcpu_clos>0</vcpu_clos>
       <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
     </clos>
     <epc_section>
       <base>0</base>
@@ -301,24 +277,12 @@
       <guest_flag>0</guest_flag>
     </guest_flags>
     <cpu_affinity>
-      <pcpu_id>0</pcpu_id>
-      <pcpu_id>1</pcpu_id>
-      <pcpu_id>2</pcpu_id>
-      <pcpu_id>3</pcpu_id>
-      <pcpu_id>4</pcpu_id>
-      <pcpu_id>5</pcpu_id>
-      <pcpu_id>6</pcpu_id>
-      <pcpu_id>7</pcpu_id>
+      <pcpu_id>12</pcpu_id>
+      <pcpu_id>13</pcpu_id>
     </cpu_affinity>
     <clos>
       <vcpu_clos>0</vcpu_clos>
       <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
     </clos>
     <epc_section>
       <base>0</base>
@@ -351,24 +315,12 @@
       <guest_flag>0</guest_flag>
     </guest_flags>
     <cpu_affinity>
-      <pcpu_id>0</pcpu_id>
-      <pcpu_id>1</pcpu_id>
-      <pcpu_id>2</pcpu_id>
-      <pcpu_id>3</pcpu_id>
-      <pcpu_id>4</pcpu_id>
-      <pcpu_id>5</pcpu_id>
-      <pcpu_id>6</pcpu_id>
-      <pcpu_id>7</pcpu_id>
+      <pcpu_id>14</pcpu_id>
+      <pcpu_id>15</pcpu_id>
     </cpu_affinity>
     <clos>
       <vcpu_clos>0</vcpu_clos>
       <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
-      <vcpu_clos>0</vcpu_clos>
     </clos>
     <epc_section>
       <base>0</base>
-- 
2.17.1

