

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4'
================================================================
* Date:           Sat Dec 11 19:29:41 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.263 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        2|  4294836231|  8.000 ns|  17.179 sec|    2|  4294836231|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                                     |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |              Loop Name              |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_432_3_VITIS_LOOP_433_4  |        0|  4294836229|         6|          1|          1|  0 ~ 4294836225|       yes|
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_ln432_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln432"   --->   Operation 14 'read' 'mul_ln432_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln"   --->   Operation 15 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_3 = load i16 %j"   --->   Operation 20 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [GAT_compute.cpp:432]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_cast13 = zext i16 %j_3"   --->   Operation 22 'zext' 'j_cast13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.84ns)   --->   "%icmp_ln433 = icmp_eq  i31 %j_cast13, i31 %trunc_ln_read" [GAT_compute.cpp:433]   --->   Operation 24 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln432 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln432_read" [GAT_compute.cpp:432]   --->   Operation 25 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4294836225, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%add_ln432_1 = add i62 %indvar_flatten_load, i62 1" [GAT_compute.cpp:432]   --->   Operation 27 'add' 'add_ln432_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %icmp_ln432, void %._crit_edge, void %._crit_edge16.loopexit.exitStub" [GAT_compute.cpp:432]   --->   Operation 28 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [GAT_compute.cpp:432]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln432 = add i16 %i_load, i16 1" [GAT_compute.cpp:432]   --->   Operation 30 'add' 'add_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.24ns)   --->   "%select_ln432 = select i1 %icmp_ln433, i16 0, i16 %j_3" [GAT_compute.cpp:432]   --->   Operation 31 'select' 'select_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.24ns)   --->   "%select_ln432_1 = select i1 %icmp_ln433, i16 %add_ln432, i16 %i_load" [GAT_compute.cpp:432]   --->   Operation 32 'select' 'select_ln432_1' <Predicate = (!icmp_ln432)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i16 %select_ln432_1, i16 200" [GAT_compute.cpp:432]   --->   Operation 33 'mul' 'mul_ln434' <Predicate = (!icmp_ln432)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln433 = add i16 %select_ln432, i16 1" [GAT_compute.cpp:433]   --->   Operation 34 'add' 'add_ln433' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln432 = store i62 %add_ln432_1, i62 %indvar_flatten" [GAT_compute.cpp:432]   --->   Operation 35 'store' 'store_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln432 = store i16 %select_ln432_1, i16 %i" [GAT_compute.cpp:432]   --->   Operation 36 'store' 'store_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln433 = store i16 %add_ln433, i16 %j" [GAT_compute.cpp:433]   --->   Operation 37 'store' 'store_ln433' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 39 [2/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i16 %select_ln432_1, i16 200" [GAT_compute.cpp:432]   --->   Operation 39 'mul' 'mul_ln434' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i16 %select_ln432_1, i16 200" [GAT_compute.cpp:432]   --->   Operation 40 'mul' 'mul_ln434' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i16 %mul_ln434, i16 %select_ln432" [GAT_compute.cpp:434]   --->   Operation 41 'add' 'add_ln434' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 42 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i16 %mul_ln434, i16 %select_ln432" [GAT_compute.cpp:434]   --->   Operation 42 'add' 'add_ln434' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i16 %add_ln434" [GAT_compute.cpp:434]   --->   Operation 43 'zext' 'zext_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln434" [GAT_compute.cpp:434]   --->   Operation 44 'getelementptr' 'connectivity_mask_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%connectivity_mask_final_addr = getelementptr i32 %connectivity_mask_final, i64 0, i64 %zext_ln434" [GAT_compute.cpp:435]   --->   Operation 45 'getelementptr' 'connectivity_mask_final_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:434]   --->   Operation 46 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_432_3_VITIS_LOOP_433_4_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [GAT_compute.cpp:433]   --->   Operation 49 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:434]   --->   Operation 50 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_6 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln434 = icmp_eq  i32 %connectivity_mask_load, i32 0" [GAT_compute.cpp:434]   --->   Operation 51 'icmp' 'icmp_ln434' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln434 = br i1 %icmp_ln434, void, void" [GAT_compute.cpp:434]   --->   Operation 52 'br' 'br_ln434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln436 = icmp_sgt  i32 %connectivity_mask_load, i32 0" [GAT_compute.cpp:436]   --->   Operation 53 'icmp' 'icmp_ln436' <Predicate = (!icmp_ln434)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %._crit_edge1, void" [GAT_compute.cpp:436]   --->   Operation 54 'br' 'br_ln436' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln432)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln437 = store i32 0, i16 %connectivity_mask_final_addr" [GAT_compute.cpp:437]   --->   Operation 56 'store' 'store_ln437' <Predicate = (!icmp_ln434 & icmp_ln436)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln438 = br void %._crit_edge1" [GAT_compute.cpp:438]   --->   Operation 57 'br' 'br_ln438' <Predicate = (!icmp_ln434 & icmp_ln436)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.24ns)   --->   "%store_ln435 = store i32 2147483648, i16 %connectivity_mask_final_addr" [GAT_compute.cpp:435]   --->   Operation 58 'store' 'store_ln435' <Predicate = (icmp_ln434)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln436 = br void" [GAT_compute.cpp:436]   --->   Operation 59 'br' 'br_ln436' <Predicate = (icmp_ln434)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln432]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ connectivity_mask_final]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ connectivity_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                            (alloca           ) [ 01100000]
i                            (alloca           ) [ 01100000]
indvar_flatten               (alloca           ) [ 01100000]
specmemcore_ln0              (specmemcore      ) [ 00000000]
specmemcore_ln0              (specmemcore      ) [ 00000000]
mul_ln432_read               (read             ) [ 01100000]
trunc_ln_read                (read             ) [ 01100000]
store_ln0                    (store            ) [ 00000000]
store_ln0                    (store            ) [ 00000000]
store_ln0                    (store            ) [ 00000000]
br_ln0                       (br               ) [ 00000000]
j_3                          (load             ) [ 00000000]
indvar_flatten_load          (load             ) [ 00000000]
j_cast13                     (zext             ) [ 00000000]
specpipeline_ln0             (specpipeline     ) [ 00000000]
icmp_ln433                   (icmp             ) [ 00000000]
icmp_ln432                   (icmp             ) [ 01111110]
empty                        (speclooptripcount) [ 00000000]
add_ln432_1                  (add              ) [ 00000000]
br_ln432                     (br               ) [ 00000000]
i_load                       (load             ) [ 00000000]
add_ln432                    (add              ) [ 00000000]
select_ln432                 (select           ) [ 01011100]
select_ln432_1               (select           ) [ 01011000]
add_ln433                    (add              ) [ 00000000]
store_ln432                  (store            ) [ 00000000]
store_ln432                  (store            ) [ 00000000]
store_ln433                  (store            ) [ 00000000]
br_ln0                       (br               ) [ 00000000]
mul_ln434                    (mul              ) [ 01000100]
add_ln434                    (add              ) [ 00000000]
zext_ln434                   (zext             ) [ 00000000]
connectivity_mask_addr       (getelementptr    ) [ 01000010]
connectivity_mask_final_addr (getelementptr    ) [ 01000011]
specloopname_ln0             (specloopname     ) [ 00000000]
specpipeline_ln0             (specpipeline     ) [ 00000000]
specloopname_ln433           (specloopname     ) [ 00000000]
connectivity_mask_load       (load             ) [ 00000000]
icmp_ln434                   (icmp             ) [ 01000011]
br_ln434                     (br               ) [ 00000000]
icmp_ln436                   (icmp             ) [ 01000001]
br_ln436                     (br               ) [ 00000000]
br_ln0                       (br               ) [ 00000000]
store_ln437                  (store            ) [ 00000000]
br_ln438                     (br               ) [ 00000000]
store_ln435                  (store            ) [ 00000000]
br_ln436                     (br               ) [ 00000000]
ret_ln0                      (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln432">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln432"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="connectivity_mask_final">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="connectivity_mask">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_432_3_VITIS_LOOP_433_4_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mul_ln432_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="62" slack="0"/>
<pin id="68" dir="0" index="1" bw="62" slack="0"/>
<pin id="69" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln432_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="connectivity_mask_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_addr/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="connectivity_mask_final_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="16" slack="0"/>
<pin id="89" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_final_addr/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="connectivity_mask_load/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2"/>
<pin id="103" dir="0" index="4" bw="16" slack="0"/>
<pin id="104" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="106" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln437/7 store_ln435/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="62" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_3_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="62" slack="1"/>
<pin id="129" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_cast13_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast13/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln433_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln433/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln432_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="62" slack="0"/>
<pin id="141" dir="0" index="1" bw="62" slack="1"/>
<pin id="142" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln432/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln432_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="62" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln432_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln432_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln432/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln432_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="16" slack="0"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln432/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln432_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln432_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln433_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln433/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln432_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="62" slack="0"/>
<pin id="183" dir="0" index="1" bw="62" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln432_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="1"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln433_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="1"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln433/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln434_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln434/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln434_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln434/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln436_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln436/6 "/>
</bind>
</comp>

<comp id="213" class="1007" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln434/2 add_ln434/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="j_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="235" class="1005" name="indvar_flatten_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="62" slack="0"/>
<pin id="237" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="242" class="1005" name="mul_ln432_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="62" slack="1"/>
<pin id="244" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln432_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="trunc_ln_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="1"/>
<pin id="249" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln432_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="4"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln432 "/>
</bind>
</comp>

<comp id="256" class="1005" name="select_ln432_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2"/>
<pin id="258" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln432 "/>
</bind>
</comp>

<comp id="261" class="1005" name="select_ln432_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln432_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="connectivity_mask_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="1"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="connectivity_mask_final_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="2"/>
<pin id="273" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="connectivity_mask_final_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln434_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln434 "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln436_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln436 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="78" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="133"><net_src comp="124" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="127" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="127" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="134" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="124" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="134" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="153" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="150" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="159" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="144" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="167" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="175" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="205"><net_src comp="92" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="92" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="167" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="224"><net_src comp="54" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="231"><net_src comp="58" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="238"><net_src comp="62" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="245"><net_src comp="66" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="250"><net_src comp="72" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="255"><net_src comp="139" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="159" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="264"><net_src comp="167" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="269"><net_src comp="78" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="274"><net_src comp="85" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="279"><net_src comp="201" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="207" pin="2"/><net_sink comp="280" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connectivity_mask_final | {7 }
 - Input state : 
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4 : trunc_ln | {1 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4 : mul_ln432 | {1 }
	Port: compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4 : connectivity_mask | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		j_cast13 : 1
		icmp_ln433 : 2
		icmp_ln432 : 1
		add_ln432_1 : 1
		br_ln432 : 2
		add_ln432 : 1
		select_ln432 : 3
		select_ln432_1 : 3
		mul_ln434 : 4
		add_ln433 : 4
		store_ln432 : 2
		store_ln432 : 4
		store_ln433 : 5
	State 3
	State 4
		add_ln434 : 1
	State 5
		zext_ln434 : 1
		connectivity_mask_addr : 2
		connectivity_mask_final_addr : 2
		connectivity_mask_load : 3
	State 6
		icmp_ln434 : 1
		br_ln434 : 2
		icmp_ln436 : 1
		br_ln436 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln432_1_fu_144    |    0    |    0    |    69   |
|    add   |      add_ln432_fu_153     |    0    |    0    |    23   |
|          |      add_ln433_fu_175     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln433_fu_134     |    0    |    0    |    19   |
|   icmp   |     icmp_ln432_fu_139     |    0    |    0    |    28   |
|          |     icmp_ln434_fu_201     |    0    |    0    |    20   |
|          |     icmp_ln436_fu_207     |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|  select  |    select_ln432_fu_159    |    0    |    0    |    16   |
|          |   select_ln432_1_fu_167   |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_213        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | mul_ln432_read_read_fu_66 |    0    |    0    |    0    |
|          |  trunc_ln_read_read_fu_72 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      j_cast13_fu_130      |    0    |    0    |    0    |
|          |     zext_ln434_fu_196     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   234   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|   connectivity_mask_addr_reg_266   |   16   |
|connectivity_mask_final_addr_reg_271|   16   |
|              i_reg_228             |   16   |
|         icmp_ln432_reg_252         |    1   |
|         icmp_ln434_reg_276         |    1   |
|         icmp_ln436_reg_280         |    1   |
|       indvar_flatten_reg_235       |   62   |
|              j_reg_221             |   16   |
|       mul_ln432_read_reg_242       |   62   |
|       select_ln432_1_reg_261       |   16   |
|        select_ln432_reg_256        |   16   |
|        trunc_ln_read_reg_247       |   31   |
+------------------------------------+--------+
|                Total               |   254  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_98 |  p4  |   2  |  16  |   32   |
|    grp_fu_213    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_213    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  ||  1.548  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   254  |   261  |
+-----------+--------+--------+--------+--------+
