
;; Function swp_emulation_init (swp_emulation_init)[0:1327] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   11 cc:CC=cmp(r133:SI,0x0)
   10 r133:SI=r0:SI
      REG_DEAD: r0:SI
    9 r0:SI=call [`create_proc_entry'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
    8 r2:SI=0x0
    7 r1:SI=0x124
    6 r0:SI=`*.LC0'
      REG_EQUAL: `*.LC0'


starting bb 3
   14 r134:SI=0xfffffffffffffff4


starting bb 4
   27 r134:SI=0x0
   26 call [`register_undef_hook'] argc:0x0
      REG_DEAD: r0:SI
   25 r0:SI=`*.LANCHOR0'
      REG_EQUAL: `*.LANCHOR0'
   23 r0:SI=call [`printk'] argc:0x0
      REG_UNUSED: r0:SI
   22 r0:SI=`*.LC1'
      REG_EQUAL: `*.LC1'
   20 [r133:SI+0x30]=r137:SI
      REG_DEAD: r137:SI
      REG_DEAD: r133:SI
      REG_EQUAL: `proc_read_status'
   20 [r133:SI+0x30]=r137:SI
      REG_DEAD: r137:SI
      REG_DEAD: r133:SI
      REG_EQUAL: `proc_read_status'
found mem(20) *(r[133]+48)
   19 r137:SI=`proc_read_status'


starting bb 5
   40 use r0:SI
   34 r0:SI=r134:SI
      REG_DEAD: r134:SI


swp_emulation_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,6u} r1={5d,1u} r2={5d,1u} r3={4d} r11={1d,5u} r12={4d} r13={1d,8u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,5u} r26={1d,4u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={2d,1u} r137={1d,1u} 
;;    total ref usage 408{372d,36u,0e} in 17{14 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/swp_emulate.c:253 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x114cfe40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x114cfe40>)
        (nil)))

(insn 7 6 8 2 arch/arm/kernel/swp_emulate.c:253 (set (reg:SI 1 r1)
        (const_int 292 [0x124])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/swp_emulate.c:253 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 9 8 10 2 arch/arm/kernel/swp_emulate.c:253 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_proc_entry") [flags 0x41] <function_decl 0x10f11180 create_proc_entry>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 10 9 11 2 arch/arm/kernel/swp_emulate.c:253 (set (reg/v/f:SI 133 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/swp_emulate.c:255 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/kernel/swp_emulate.c:255 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  4 [0.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 17 3 arch/arm/kernel/swp_emulate.c:256 (set (reg:SI 134 [ D.26102 ])
        (const_int -12 [0xfffffffffffffff4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0] 134 137
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%] 
(code_label 17 14 18 4 2 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/swp_emulate.c:258 (set (reg/f:SI 137)
        (symbol_ref:SI ("proc_read_status") [flags 0x3] <function_decl 0x1149ce80 proc_read_status>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 22 4 arch/arm/kernel/swp_emulate.c:258 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ res ])
                (const_int 48 [0x30])) [0 <variable>.read_proc+0 S4 A64])
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ res ])
            (expr_list:REG_EQUAL (symbol_ref:SI ("proc_read_status") [flags 0x3] <function_decl 0x1149ce80 proc_read_status>)
                (nil)))))

(insn 22 20 23 4 arch/arm/kernel/swp_emulate.c:261 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x114e8230>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x114e8230>)
        (nil)))

(call_insn 23 22 25 4 arch/arm/kernel/swp_emulate.c:261 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 25 23 26 4 arch/arm/kernel/swp_emulate.c:262 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(call_insn 26 25 27 4 arch/arm/kernel/swp_emulate.c:262 (parallel [
            (call (mem:SI (symbol_ref:SI ("register_undef_hook") [flags 0x41] <function_decl 0x11491b80 register_undef_hook>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 27 26 28 4 arch/arm/kernel/swp_emulate.c:264 (set (reg:SI 134 [ D.26102 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 28 27 29 5 3 "" [0 uses])

(note 29 28 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 29 40 5 arch/arm/kernel/swp_emulate.c:265 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.26102 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.26102 ])
        (nil)))

(insn 40 34 0 5 arch/arm/kernel/swp_emulate.c:265 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function set_segfault (set_segfault)[0:1324]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   15 cc:CC=cmp(r134:SI,0x0)
      REG_DEAD: r134:SI
   14 r134:SI=r0:SI
      REG_DEAD: r0:SI
   13 r0:SI=call [`find_vma'] argc:0x0
      REG_DEAD: r1:SI
   11 r0:SI=[r139:SI+0x1ec]
      REG_DEAD: r139:SI
   11 r0:SI=[r139:SI+0x1ec]
      REG_DEAD: r139:SI
found mem(11) *(r[139]+492)
   10 r139:SI=[r137:SI+0xc]
      REG_DEAD: r137:SI
   10 r139:SI=[r137:SI+0xc]
      REG_DEAD: r137:SI
found mem(10) *(r[137]+12)
    9 r137:SI=r138:SI&0xffffffffffffffc0
      REG_DEAD: r138:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
    8 r138:SI=sp:SI&0xffffffffffffe03f
    2 r135:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   19 [sfp:SI-0x78]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: 0x30001
   19 [sfp:SI-0x78]=r140:SI
      REG_DEAD: r140:SI
      REG_EQUAL: 0x30001
found mem(19) *(r[25]+-120)
   18 r140:SI=0x30001


starting bb 4
   25 [sfp:SI-0x78]=r141:SI
      REG_DEAD: r141:SI
      REG_EQUAL: 0x30002
   25 [sfp:SI-0x78]=r141:SI
      REG_DEAD: r141:SI
      REG_EQUAL: 0x30002
found mem(25) *(r[25]+-120)
   24 r141:SI=0x30002


starting bb 5
   47 [r148:SI]=r151:SI
      REG_DEAD: r151:SI
      REG_DEAD: r148:SI
   47 [r148:SI]=r151:SI
      REG_DEAD: r151:SI
      REG_DEAD: r148:SI
found mem(47) *(r[148]+0)
   46 r151:SI=r150:SI+0x1
      REG_DEAD: r150:SI
   46 r151:SI=r150:SI+0x1
      REG_DEAD: r150:SI
found pre add(46) r[151]=r[150]+1
   45 r150:SI=[r148:SI]
      REG_EQUAL: [`*.LANCHOR1']
   45 r150:SI=[r148:SI]
      REG_EQUAL: [`*.LANCHOR1']
found mem(45) *(r[148]+0)
   43 r148:SI=`*.LANCHOR1'
   42 call [`arm_notify_die'] argc:0x8
      REG_DEAD: r3:SI
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   41 r3:SI=r143:SI
      REG_DEAD: r143:SI
      REG_EQUAL: 0x0
   40 r2:SI=r146:SI
      REG_DEAD: r146:SI
      REG_EQUAL: sfp:SI-0x80
   39 r1:SI=r135:SI
      REG_DEAD: r135:SI
   38 r0:SI=`*.LC2'
      REG_EQUAL: `*.LC2'
   37 [sp:SI]=r143:SI
      REG_EQUAL: 0x0
   37 [sp:SI]=r143:SI
      REG_EQUAL: 0x0
found mem(37) *(r[13]+0)
   35 r146:SI=sfp:SI-0x80
   35 r146:SI=sfp:SI-0x80
found pre add(35) r[146]=r[25]+-128
   33 [sfp:SI-0x74]=r144:SI
      REG_DEAD: r144:SI
   33 [sfp:SI-0x74]=r144:SI
      REG_DEAD: r144:SI
found mem(33) *(r[25]+-116)
   35 r146:SI=sfp:SI-0x80
found post add(35) r[146]=r[25]+-128
   32 r144:SI=[r135:SI+0x3c]
   32 r144:SI=[r135:SI+0x3c]
found mem(32) *(r[135]+60)
   31 [sfp:SI-0x7c]=r143:SI
      REG_EQUAL: 0x0
   31 [sfp:SI-0x7c]=r143:SI
      REG_EQUAL: 0x0
found mem(31) *(r[25]+-124)
   30 r143:SI=0x0
   29 [sfp:SI-0x80]=r142:SI
      REG_DEAD: r142:SI
      REG_EQUAL: 0xb
   29 [sfp:SI-0x80]=r142:SI
      REG_DEAD: r142:SI
      REG_EQUAL: 0xb
found mem(29) *(r[25]+-128)
   28 r142:SI=0xb


set_segfault

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,4u} r1={4d,2u} r2={4d,1u} r3={4d,1u} r11={1d,5u} r12={3d} r13={1d,9u,1d} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,11u,1d} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r135={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,3u} r144={1d,1u} r146={1d,1u} r148={1d,2u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 323{264d,57u,2e} in 30{28 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 137 138 139
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 135 137 138 139
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 4 2 arch/arm/kernel/swp_emulate.c:108 (set (reg/v/f:SI 135 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(note 4 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/swp_emulate.c:111 (set (reg:SI 138)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/swp_emulate.c:111 (set (reg:SI 137)
        (and:SI (reg:SI 138)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/swp_emulate.c:111 (set (reg/f:SI 139 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 137)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 11 10 13 2 arch/arm/kernel/swp_emulate.c:111 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 139 [ <variable>.task ])
                (const_int 492 [0x1ec])) [0 <variable>.mm+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139 [ <variable>.task ])
        (nil)))

(call_insn 13 11 14 2 arch/arm/kernel/swp_emulate.c:111 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("find_vma") [flags 0x41] <function_decl 0x11285480 find_vma>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 2 arch/arm/kernel/swp_emulate.c:111 (set (reg/f:SI 134 [ D.26007 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/swp_emulate.c:111 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.26007 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.26007 ])
        (nil)))

(jump_insn 16 15 17 2 arch/arm/kernel/swp_emulate.c:111 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  3 [10.1%]  (fallthru)
;; Succ edge  4 [89.9%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 140
;; live  kill	

;; Pred edge  2 [10.1%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/swp_emulate.c:112 (set (reg:SI 140)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 22 3 arch/arm/kernel/swp_emulate.c:112 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 141
;; live  kill	

;; Pred edge  2 [89.9%] 
(code_label 22 19 23 4 9 "" [1 uses])

(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 4 arch/arm/kernel/swp_emulate.c:114 (set (reg:SI 141)
        (const_int 196610 [0x30002])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/swp_emulate.c:114 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (const_int 196610 [0x30002])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 143 144 146 148 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 142 143 144 146 148 150 151
;; live  kill	 14 [lr]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 26 25 27 5 10 "" [0 uses])

(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/kernel/swp_emulate.c:116 (set (reg:SI 142)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/swp_emulate.c:116 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (const_int 11 [0xb])
            (nil))))

(insn 30 29 31 5 arch/arm/kernel/swp_emulate.c:117 (set (reg:SI 143)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 arch/arm/kernel/swp_emulate.c:117 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 32 31 33 5 arch/arm/kernel/swp_emulate.c:118 (set (reg:SI 144 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 35 5 arch/arm/kernel/swp_emulate.c:118 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 144 [ <variable>.uregs+60 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ <variable>.uregs+60 ])
        (nil)))

(insn 35 33 37 5 arch/arm/kernel/swp_emulate.c:121 (set (reg/f:SI 146)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 37 35 38 5 arch/arm/kernel/swp_emulate.c:121 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 38 37 39 5 arch/arm/kernel/swp_emulate.c:121 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x114fa5d0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x114fa5d0>)
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/swp_emulate.c:121 (set (reg:SI 1 r1)
        (reg/v/f:SI 135 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ regs ])
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/swp_emulate.c:121 (set (reg:SI 2 r2)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80]))
            (nil))))

(insn 41 40 42 5 arch/arm/kernel/swp_emulate.c:121 (set (reg:SI 3 r3)
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 42 41 43 5 arch/arm/kernel/swp_emulate.c:121 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x41] <function_decl 0x512a9d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 43 42 45 5 arch/arm/kernel/swp_emulate.c:123 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 45 43 46 5 arch/arm/kernel/swp_emulate.c:123 (set (reg:SI 150 [ abtcounter ])
        (mem/c/i:SI (reg/f:SI 148) [0 abtcounter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 abtcounter+0 S4 A32])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/swp_emulate.c:123 (set (reg:SI 151)
        (plus:SI (reg:SI 150 [ abtcounter ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 150 [ abtcounter ])
        (nil)))

(insn 47 46 0 5 arch/arm/kernel/swp_emulate.c:123 (set (mem/c/i:SI (reg/f:SI 148) [0 abtcounter+0 S4 A32])
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/f:SI 148)
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function swp_handler (swp_handler)[0:1326]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   10 cc:CC=cmp(r146:SI,0x0)
      REG_DEAD: r146:SI
    9 r146:SI=[r147:SI]
      REG_DEAD: r147:SI
      REG_EQUAL: [const(`perf_swevent_enabled'+0x20)]
    9 r146:SI=[r147:SI]
      REG_DEAD: r147:SI
      REG_EQUAL: [const(`perf_swevent_enabled'+0x20)]
found mem(9) *(r[147]+0)
    8 r147:SI=const(`perf_swevent_enabled'+0x20)
    7 r154:SI=[r156:SI+0x3c]
    7 r154:SI=[r156:SI+0x3c]
found mem(7) *(r[156]+60)
    3 r157:SI=r1:SI
      REG_DEAD: r1:SI
    2 r156:SI=r0:SI
      REG_DEAD: r0:SI


starting bb 3
   13 cc:CC=cmp(r156:SI,0x0)


starting bb 4
   16 r135:SI=r156:SI


starting bb 5
   25 r135:SI=r158:SI
      REG_DEAD: r158:SI
      REG_EQUAL: sfp:SI-0x48
   24 call [`__memzero'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
   23 r1:SI=0x48
   22 r0:SI=r158:SI
      REG_EQUAL: sfp:SI-0x48
   21 r158:SI=sfp:SI-0x48
   21 r158:SI=sfp:SI-0x48
found pre add(21) r[158]=r[25]+-72


starting bb 6
   33 call [`__perf_sw_event'] argc:0x10
      REG_DEAD: r0:SI
   32 r2:DI=0x1
   31 r0:SI=0x8
  190 [sp:SI+0xc]=r197:SI
      REG_DEAD: r197:SI
      REG_EQUAL: 0x0
  190 [sp:SI+0xc]=r197:SI
      REG_DEAD: r197:SI
      REG_EQUAL: 0x0
found mem(190) *(r[13]+12)
  189 [sp:SI+0x8]=r154:SI
      REG_DEAD: r154:SI
  189 [sp:SI+0x8]=r154:SI
      REG_DEAD: r154:SI
found mem(189) *(r[13]+8)
  188 r197:SI=0x0
   28 [sp:SI]=r135:SI
      REG_DEAD: r135:SI
   28 [sp:SI]=r135:SI
      REG_DEAD: r135:SI
found mem(28) *(r[13]+0)


starting bb 7
   43 cc:CC=cmp(r165:SI,r166:SI)
      REG_DEAD: r166:SI
   42 r166:SI=[r164:SI+0x4]
      REG_EQUAL: [const(`*.LANCHOR1'+0x4)]
   42 r166:SI=[r164:SI+0x4]
      REG_EQUAL: [const(`*.LANCHOR1'+0x4)]
found mem(42) *(r[164]+4)
   41 r165:SI=[r163:SI+0x214]
      REG_DEAD: r163:SI
   41 r165:SI=[r163:SI+0x214]
      REG_DEAD: r163:SI
found mem(41) *(r[163]+532)
   40 r164:SI=`*.LANCHOR1'
   39 r163:SI=[r161:SI+0xc]
      REG_DEAD: r161:SI
   39 r163:SI=[r161:SI+0xc]
      REG_DEAD: r161:SI
found mem(39) *(r[161]+12)
   38 r161:SI=r162:SI&0xffffffffffffffc0
      REG_DEAD: r162:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   37 r162:SI=sp:SI&0xffffffffffffe03f


starting bb 8
   52 [r164:SI+0x4]=r165:SI
      REG_DEAD: r165:SI
      REG_DEAD: r164:SI
   52 [r164:SI+0x4]=r165:SI
      REG_DEAD: r165:SI
      REG_DEAD: r164:SI
found mem(52) *(r[164]+4)


starting bb 9
   66 cc:CC=cmp(r149:SI,0x0)
      REG_DEAD: r149:SI
   65 {r149:SI=asm_operands;r148:SI=asm_operands;clobber cc:QI;}
      REG_DEAD: r178:SI
      REG_DEAD: r175:SI
      REG_UNUSED: r148:SI
      REG_UNUSED: cc:QI
   64 r178:SI=[r176:SI+0x8]
      REG_DEAD: r176:SI
   64 r178:SI=[r176:SI+0x8]
      REG_DEAD: r176:SI
found mem(64) *(r[176]+8)
   63 r176:SI=r177:SI&0xffffffffffffffc0
      REG_DEAD: r177:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   62 r177:SI=sp:SI&0xffffffffffffe03f
   61 r175:SI=r153:SI&0xfffffffffffffffc
   59 r152:SI=[r174:SI*0x4+r156:SI]
      REG_DEAD: r174:SI
   58 r174:SI=r157:SI&0xf
   57 r153:SI=[r173:SI*0x4+r156:SI]
      REG_DEAD: r173:SI
   56 r173:SI=r172:SI 0>>0x10
      REG_DEAD: r172:SI
   55 r172:SI=r157:SI&0xf0000


starting bb 10
   70 cc:CC=cmp(r151:SI,0x400000)
   69 r151:SI=r157:SI&0x400000


starting bb 11
   75 r139:SI=r179:SI&0xffffffffffffffc0
      REG_DEAD: r179:SI
      REG_EQUAL: sp:SI&0xffffffffffffe000
   74 r179:SI=sp:SI&0xffffffffffffe03f


starting bb 12
   82 cc:CC=cmp(r180:SI,0x0)
      REG_DEAD: r180:SI
   81 r180:SI=r153:SI&0x3


starting bb 13
   91 cc:CC=cmp(r151:SI,0x400000)
   90 {asm_operands;clobber [scratch];}


starting bb 14
   94 {r136:SI=asm_operands;r152:SI=asm_operands;r137:SI=asm_operands;clobber [scratch];clobber cc:QI;}
      REG_UNUSED: r137:SI
      REG_UNUSED: cc:QI


starting bb 15
   99 {r136:SI=asm_operands;r152:SI=asm_operands;r134:SI=asm_operands;clobber [scratch];clobber cc:QI;}
      REG_UNUSED: r134:SI
      REG_UNUSED: cc:QI


starting bb 16
  102 cc:CC=cmp(r136:SI,0xfffffffffffffff5)


starting bb 17
  109 cc:CC=cmp(r182:SI,0x0)
      REG_DEAD: r182:SI
  108 r182:SI=r140:SI&0x1
      REG_DEAD: r140:SI
  107 r140:SI=[r141:SI]
      REG_DEAD: r141:SI
  107 r140:SI=[r141:SI]
      REG_DEAD: r141:SI
found mem(107) *(r[141]+0)
  106 r141:SI=[r181:SI+0x4]
      REG_DEAD: r181:SI
  106 r141:SI=[r181:SI+0x4]
      REG_DEAD: r181:SI
found mem(106) *(r[181]+4)
  105 r181:SI=[r139:SI+0xc]
  105 r181:SI=[r139:SI+0xc]
found mem(105) *(r[139]+12)


starting bb 18
  112 r0:SI=call [`_cond_resched'] argc:0x0
      REG_UNUSED: r0:SI


starting bb 19
  118 cc:CC=cmp(r136:SI,0x0)


starting bb 20
  192 r198:SI=`*.LANCHOR1'
  122 cc:CC=cmp(r151:SI,0x400000)
      REG_DEAD: r151:SI
  121 {asm_operands;clobber [scratch];}


starting bb 21
  129 [r198:SI+0x8]=r186:SI
      REG_DEAD: r198:SI
      REG_DEAD: r186:SI
  129 [r198:SI+0x8]=r186:SI
      REG_DEAD: r198:SI
      REG_DEAD: r186:SI
found mem(129) *(r[198]+8)
  128 r186:SI=r185:SI+0x1
      REG_DEAD: r185:SI
  128 r186:SI=r185:SI+0x1
      REG_DEAD: r185:SI
found pre add(128) r[186]=r[185]+1
  127 r185:SI=[r198:SI+0x8]
      REG_EQUAL: [const(`*.LANCHOR1'+0x8)]
  127 r185:SI=[r198:SI+0x8]
      REG_EQUAL: [const(`*.LANCHOR1'+0x8)]
found mem(127) *(r[198]+8)


starting bb 22
  138 [r198:SI+0xc]=r190:SI
      REG_DEAD: r198:SI
      REG_DEAD: r190:SI
  138 [r198:SI+0xc]=r190:SI
      REG_DEAD: r198:SI
      REG_DEAD: r190:SI
found mem(138) *(r[198]+12)
  137 r190:SI=r189:SI+0x1
      REG_DEAD: r189:SI
  137 r190:SI=r189:SI+0x1
      REG_DEAD: r189:SI
found pre add(137) r[190]=r[189]+1
  136 r189:SI=[r198:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR1'+0xc)]
  136 r189:SI=[r198:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR1'+0xc)]
found mem(136) *(r[198]+12)


starting bb 23
  150 cc:CC=cmp(r136:SI,0x0)


starting bb 24
  158 [r194:SI*0x4+r156:SI]=r152:SI
      REG_DEAD: r194:SI
      REG_DEAD: r156:SI
      REG_DEAD: r152:SI
  157 r194:SI=r193:SI 0>>0xc
      REG_DEAD: r193:SI
  156 r193:SI=r157:SI&0xf000
      REG_DEAD: r157:SI
  155 [r156:SI+0x3c]=r192:SI
      REG_DEAD: r192:SI
  155 [r156:SI+0x3c]=r192:SI
      REG_DEAD: r192:SI
found mem(155) *(r[156]+60)
  154 r192:SI=r191:SI+0x4
      REG_DEAD: r191:SI
  154 r192:SI=r191:SI+0x4
      REG_DEAD: r191:SI
found pre add(154) r[192]=r[191]+4
  153 r191:SI=[r156:SI+0x3c]
  153 r191:SI=[r156:SI+0x3c]
found mem(153) *(r[156]+60)


starting bb 25
  163 cc:CC=cmp(r136:SI,0xfffffffffffffff2)
      REG_DEAD: r136:SI


starting bb 26
  169 call [`set_segfault'] argc:0x0
      REG_DEAD: r1:SI
      REG_DEAD: r0:SI
      REG_EH_REGION: 0x0
  168 r1:SI=r153:SI
      REG_DEAD: r153:SI
  167 r0:SI=r156:SI
      REG_DEAD: r156:SI


starting bb 27
  182 use r0:SI
  176 r0:SI=0x0
      REG_EQUAL: 0x0


swp_handler

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,6u} r1={7d,3u} r2={6d,1u} r3={6d,1u} r11={1d,27u} r12={5d} r13={1d,37u,3d} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={20d,13u} r25={1d,28u,2d} r26={1d,26u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r134={1d} r135={2d,1u} r136={2d,4u} r137={1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d} r149={1d,1u} r151={1d,3u} r152={3d,3u} r153={1d,5u} r154={1d,1u} r156={1d,9u} r157={1d,4u} r158={1d,2u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,2u} r165={1d,2u} r166={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u} r186={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r197={1d,1u} r198={1d,4u} 
;;    total ref usage 769{551d,213u,5e} in 92{88 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 146 147 154 156 157
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 146 147 154 156 157
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/swp_emulate.c:182 (set (reg/v/f:SI 156 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/swp_emulate.c:182 (set (reg/v:SI 157 [ instr ])
        (reg:SI 1 r1 [ instr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ instr ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/swp_emulate.c:186 (set (reg:SI 154 [ D.26063 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/jump_label.h:67 (set (reg/f:SI 147 [ D.26228 ])
        (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1141fd20 perf_swevent_enabled>)
                (const_int 32 [0x20])))) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/jump_label.h:67 (set (reg:SI 146 [ D.26229 ])
        (mem/v:SI (reg/f:SI 147 [ D.26228 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147 [ D.26228 ])
        (expr_list:REG_EQUAL (mem/v:SI (const:SI (plus:SI (symbol_ref:SI ("perf_swevent_enabled") [flags 0xc0] <var_decl 0x1141fd20 perf_swevent_enabled>)
                        (const_int 32 [0x20]))) [0 S4 A32])
            (nil))))

(insn 10 9 11 2 include/linux/jump_label.h:67 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.26229 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.26229 ])
        (nil)))

(jump_insn 11 10 12 2 include/linux/jump_label.h:67 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154 156 157


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 include/linux/perf_event.h:1054 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 156 [ regs ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 3 include/linux/perf_event.h:1054 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 672 [0x2a0])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157


;; Succ edge  5 [6.7%] 
;; Succ edge  4 [93.3%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157
;; live  gen 	 135
;; live  kill	

;; Pred edge  3 [93.3%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 19 4 include/linux/perf_event.h:1054 (set (reg/v/f:SI 135 [ regs.419 ])
        (reg/v/f:SI 156 [ regs ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 154 156 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 154 156 157


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 157
;; live  gen 	 0 [r0] 1 [r1] 135 158
;; live  kill	 14 [lr]

;; Pred edge  3 [6.7%] 
(code_label 19 16 20 5 17 "" [1 uses])

(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 include/linux/perf_event.h:1043 discrim 1 (set (reg/f:SI 158)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -72 [0xffffffffffffffb8]))) 4 {*arm_addsi3} (nil))

(insn 22 21 23 5 include/linux/perf_event.h:1043 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -72 [0xffffffffffffffb8]))
        (nil)))

(insn 23 22 24 5 include/linux/perf_event.h:1043 discrim 1 (set (reg:SI 1 r1)
        (const_int 72 [0x48])) 167 {*arm_movsi_insn} (nil))

(call_insn 24 23 25 5 include/linux/perf_event.h:1043 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10b7a080 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 25 24 26 5 include/linux/perf_event.h:1056 (set (reg/v/f:SI 135 [ regs.419 ])
        (reg/f:SI 158)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -72 [0xffffffffffffffb8]))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 154 156 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 154 156 157


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 154 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 197
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 154 156 157
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 197
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 26 25 27 6 18 "" [0 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 188 6 include/linux/perf_event.h:1058 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v/f:SI 135 [ regs.419 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ regs.419 ])
        (nil)))

(insn 188 28 189 6 include/linux/perf_event.h:1058 (set (reg:SI 197 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 6 include/linux/perf_event.h:1058 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A64])
        (reg:SI 154 [ D.26063 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154 [ D.26063 ])
        (nil)))

(insn 190 189 31 6 include/linux/perf_event.h:1058 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 197 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 197 [+4 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 31 190 32 6 include/linux/perf_event.h:1058 (set (reg:SI 0 r0)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 6 include/linux/perf_event.h:1058 (set (reg:DI 2 r2)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(call_insn 33 32 34 6 include/linux/perf_event.h:1058 (parallel [
            (call (mem:SI (symbol_ref:SI ("__perf_sw_event") [flags 0x41] <function_decl 0x11426880 __perf_sw_event>) [0 S4 A32])
                (const_int 16 [0x10]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 157


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 161 162 163 164 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157
;; live  gen 	 24 [cc] 161 162 163 164 165 166
;; live  kill	

;; Pred edge  2 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 34 33 35 7 16 "" [1 uses])

(note 35 34 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 37 35 38 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 162)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 38 37 39 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 161)
        (and:SI (reg:SI 162)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 39 38 40 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 163 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 161)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(insn 40 39 41 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 164)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 165 [ <variable>.pid ])
        (mem/s/j:SI (plus:SI (reg/f:SI 163 [ <variable>.task ])
                (const_int 532 [0x214])) [0 <variable>.pid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 163 [ <variable>.task ])
        (nil)))

(insn 42 41 43 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 166 [ previous_pid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 164)
                (const_int 4 [0x4])) [0 previous_pid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))) [0 previous_pid+0 S4 A32])
        (nil)))

(insn 43 42 44 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165 [ <variable>.pid ])
            (reg:SI 166 [ previous_pid ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 166 [ previous_pid ])
        (nil)))

(jump_insn 44 43 45 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157 164 165
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157 164 165


;; Succ edge  8 [72.0%]  (fallthru)
;; Succ edge  9 [28.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(11){ }u61(13){ }u62(25){ }u63(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157 164 165
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157 164 165
;; live  gen 	
;; live  kill	

;; Pred edge  7 [72.0%]  (fallthru)
(note 45 44 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 52 45 53 8 arch/arm/kernel/swp_emulate.c:191 (set (mem/c/i:SI (plus:SI (reg/f:SI 164)
                (const_int 4 [0x4])) [0 previous_pid+0 S4 A32])
        (reg:SI 165 [ <variable>.pid ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 165 [ <variable>.pid ])
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156 157
;; lr  def 	 24 [cc] 148 149 152 153 172 173 174 175 176 177 178
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156 157
;; live  gen 	 24 [cc] 148 149 152 153 172 173 174 175 176 177 178
;; live  kill	 24 [cc]

;; Pred edge  7 [28.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 53 52 54 9 19 "" [1 uses])

(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 9 arch/arm/kernel/swp_emulate.c:194 (set (reg:SI 172)
        (and:SI (reg/v:SI 157 [ instr ])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn 56 55 57 9 arch/arm/kernel/swp_emulate.c:194 (set (reg:SI 173)
        (lshiftrt:SI (reg:SI 172)
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 172)
        (nil)))

(insn 57 56 58 9 arch/arm/kernel/swp_emulate.c:194 (set (reg/v:SI 153 [ address ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 173)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 156 [ regs ])) [0 <variable>.uregs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(insn 58 57 59 9 arch/arm/kernel/swp_emulate.c:195 (set (reg:SI 174)
        (and:SI (reg/v:SI 157 [ instr ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 59 58 61 9 arch/arm/kernel/swp_emulate.c:195 (set (reg/v:SI 152 [ data ])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 174)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 156 [ regs ])) [0 <variable>.uregs S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(insn 61 59 62 9 arch/arm/kernel/swp_emulate.c:205 (set (reg:SI 175)
        (and:SI (reg/v:SI 153 [ address ])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn 62 61 63 9 arch/arm/kernel/swp_emulate.c:205 (set (reg:SI 177)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 63 62 64 9 arch/arm/kernel/swp_emulate.c:205 (set (reg:SI 176)
        (and:SI (reg:SI 177)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 64 63 65 9 arch/arm/kernel/swp_emulate.c:205 (set (reg:SI 178 [ <variable>.addr_limit ])
        (mem/s/j:SI (plus:SI (reg:SI 176)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 65 64 66 9 arch/arm/kernel/swp_emulate.c:205 (parallel [
            (set (reg/v:SI 149 [ flag ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 0 [
                        (reg:SI 175)
                        (const_int 4 [0x4])
                        (reg:SI 178 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8651859))
            (set (reg/v:SI 148 [ roksum ])
                (asm_operands:SI ("adds %1, %2, %3; sbcccs %1, %1, %0; movcc %0, #0") ("=&r") 1 [
                        (reg:SI 175)
                        (const_int 4 [0x4])
                        (reg:SI 178 [ <variable>.addr_limit ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("Ir") 0)
                        (asm_input:SI ("0") 0)
                    ] 8651859))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 178 [ <variable>.addr_limit ])
        (expr_list:REG_DEAD (reg:SI 175)
            (expr_list:REG_UNUSED (reg/v:SI 148 [ roksum ])
                (expr_list:REG_UNUSED (reg:QI 24 cc)
                    (nil))))))

(insn 66 65 67 9 arch/arm/kernel/swp_emulate.c:205 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ flag ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ flag ])
        (nil)))

(jump_insn 67 66 68 9 arch/arm/kernel/swp_emulate.c:205 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 165)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 26 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152 153 156 157


;; Succ edge  26 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152 153 156 157
;; live  gen 	 24 [cc] 151
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 10 arch/arm/kernel/swp_emulate.c:198 (set (reg/v:SI 151 [ type ])
        (and:SI (reg/v:SI 157 [ instr ])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn 70 69 71 10 arch/arm/kernel/swp_emulate.c:131 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ type ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 71 70 80 10 arch/arm/kernel/swp_emulate.c:131 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157


;; Succ edge  12 [72.0%] 
;; Succ edge  11 [28.0%]  (fallthru)

;; Start of basic block ( 12 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139 179
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157
;; live  gen 	 139 179
;; live  kill	

;; Pred edge  12 [50.0%] 
;; Pred edge  10 [28.0%]  (fallthru)
(code_label 80 71 72 11 23 "" [1 uses])

(note 72 80 74 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 74 72 75 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 179)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 75 74 78 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 139 [ D.26290 ])
        (and:SI (reg:SI 179)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))
;; End of basic block 11 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 24 [cc] 180
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157
;; live  gen 	 24 [cc] 180
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 78 75 79 12 21 "" [1 uses])

(note 79 78 81 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 81 79 82 12 arch/arm/kernel/swp_emulate.c:131 discrim 1 (set (reg:SI 180)
        (and:SI (reg/v:SI 153 [ address ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 82 81 83 12 arch/arm/kernel/swp_emulate.c:131 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(jump_insn 83 82 88 12 arch/arm/kernel/swp_emulate.c:131 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 26 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 151 152 153 156 157


;; Succ edge  26 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 11 18) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru,dfs_back)
(code_label 88 83 89 13 22 "" [0 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/kernel/swp_emulate.c:146 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8644303)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 91 90 92 13 arch/arm/kernel/swp_emulate.c:148 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ type ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 93 13 arch/arm/kernel/swp_emulate.c:148 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 97)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u113(11){ }u114(13){ }u115(25){ }u116(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153
;; lr  def 	 24 [cc] 136 137 152
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; live  gen 	 136 137 152
;; live  kill	 24 [cc]

;; Pred edge  13 [28.0%]  (fallthru)
(note 93 92 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 97 14 arch/arm/kernel/swp_emulate.c:149 (parallel [
            (set (reg/v:SI 136 [ res ])
                (asm_operands/v:SI ("	mov		%2, %1
0:	ldrexb	%1, [%3]
1:	strexb	%0, %2, [%3]
	cmp		%0, #0
	movne		%0, %4
2:
	.section	 .fixup,"ax"
	.align		2
3:	mov		%0, %5
	b		2b
	.previous
	.section	 __ex_table,"a"
	.align		3
	.long		0b, 3b
	.long		1b, 3b
	.previous") ("=&r") 0 [
                        (reg/v:SI 153 [ address ])
                        (const_int -11 [0xfffffffffffffff5])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 152 [ data ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("1") 0)
                    ] 8644688))
            (set (reg/v:SI 152 [ data ])
                (asm_operands/v:SI ("	mov		%2, %1
0:	ldrexb	%1, [%3]
1:	strexb	%0, %2, [%3]
	cmp		%0, #0
	movne		%0, %4
2:
	.section	 .fixup,"ax"
	.align		2
3:	mov		%0, %5
	b		2b
	.previous
	.section	 __ex_table,"a"
	.align		3
	.long		0b, 3b
	.long		1b, 3b
	.previous") ("=r") 1 [
                        (reg/v:SI 153 [ address ])
                        (const_int -11 [0xfffffffffffffff5])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 152 [ data ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("1") 0)
                    ] 8644688))
            (set (reg/v:SI 137 [ temp ])
                (asm_operands/v:SI ("	mov		%2, %1
0:	ldrexb	%1, [%3]
1:	strexb	%0, %2, [%3]
	cmp		%0, #0
	movne		%0, %4
2:
	.section	 .fixup,"ax"
	.align		2
3:	mov		%0, %5
	b		2b
	.previous
	.section	 __ex_table,"a"
	.align		3
	.long		0b, 3b
	.long		1b, 3b
	.previous") ("=&r") 2 [
                        (reg/v:SI 153 [ address ])
                        (const_int -11 [0xfffffffffffffff5])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 152 [ data ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("1") 0)
                    ] 8644688))
            (clobber (mem:BLK (scratch) [0 A8]))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg/v:SI 137 [ temp ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 14 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 153
;; lr  def 	 24 [cc] 134 136 152
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; live  gen 	 134 136 152
;; live  kill	 24 [cc]

;; Pred edge  13 [72.0%] 
(code_label 97 94 98 15 25 "" [1 uses])

(note 98 97 99 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 15 arch/arm/kernel/swp_emulate.c:151 (parallel [
            (set (reg/v:SI 136 [ res ])
                (asm_operands/v:SI ("	mov		%2, %1
0:	ldrex	%1, [%3]
1:	strex	%0, %2, [%3]
	cmp		%0, #0
	movne		%0, %4
2:
	.section	 .fixup,"ax"
	.align		2
3:	mov		%0, %5
	b		2b
	.previous
	.section	 __ex_table,"a"
	.align		3
	.long		0b, 3b
	.long		1b, 3b
	.previous") ("=&r") 0 [
                        (reg/v:SI 153 [ address ])
                        (const_int -11 [0xfffffffffffffff5])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 152 [ data ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("1") 0)
                    ] 8644944))
            (set (reg/v:SI 152 [ data ])
                (asm_operands/v:SI ("	mov		%2, %1
0:	ldrex	%1, [%3]
1:	strex	%0, %2, [%3]
	cmp		%0, #0
	movne		%0, %4
2:
	.section	 .fixup,"ax"
	.align		2
3:	mov		%0, %5
	b		2b
	.previous
	.section	 __ex_table,"a"
	.align		3
	.long		0b, 3b
	.long		1b, 3b
	.previous") ("=r") 1 [
                        (reg/v:SI 153 [ address ])
                        (const_int -11 [0xfffffffffffffff5])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 152 [ data ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("1") 0)
                    ] 8644944))
            (set (reg/v:SI 134 [ temp.420 ])
                (asm_operands/v:SI ("	mov		%2, %1
0:	ldrex	%1, [%3]
1:	strex	%0, %2, [%3]
	cmp		%0, #0
	movne		%0, %4
2:
	.section	 .fixup,"ax"
	.align		2
3:	mov		%0, %5
	b		2b
	.previous
	.section	 __ex_table,"a"
	.align		3
	.long		0b, 3b
	.long		1b, 3b
	.previous") ("=&r") 2 [
                        (reg/v:SI 153 [ address ])
                        (const_int -11 [0xfffffffffffffff5])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 152 [ data ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("1") 0)
                    ] 8644944))
            (clobber (mem:BLK (scratch) [0 A8]))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg/v:SI 134 [ temp.420 ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 100 99 101 16 26 "" [0 uses])

(note 101 100 102 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 16 arch/arm/kernel/swp_emulate.c:153 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ res ])
            (const_int -11 [0xfffffffffffffff5]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 16 arch/arm/kernel/swp_emulate.c:153 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 16 -> ( 19 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157


;; Succ edge  19 [100.0%]  (loop_exit)
;; Succ edge  17 [0.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 140 141 181 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; live  gen 	 24 [cc] 140 141 181 182
;; live  kill	

;; Pred edge  16 [0.0%]  (fallthru)
(note 104 103 105 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 17 include/linux/thread_info.h:84 (set (reg/f:SI 181 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 139 [ D.26290 ])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 17 include/linux/thread_info.h:84 (set (reg/f:SI 141 [ D.26284 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 181 [ <variable>.task ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181 [ <variable>.task ])
        (nil)))

(insn 107 106 108 17 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 140 [ D.26286 ])
        (mem/v:SI (reg/f:SI 141 [ D.26284 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ D.26284 ])
        (nil)))

(insn 108 107 109 17 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 182)
        (and:SI (reg:SI 140 [ D.26286 ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.26286 ])
        (nil)))

(insn 109 108 110 17 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(jump_insn 110 109 111 17 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 17 -> ( 23 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 151 152 153 156 157


;; Succ edge  23 [0.0%]  (loop_exit)
;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  17 [100.0%]  (fallthru)
(note 111 110 112 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(call_insn 112 111 115 18 arch/arm/kernel/swp_emulate.c:156 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_cond_resched") [flags 0x41] <function_decl 0x1111f080 _cond_resched>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))
;; End of basic block 18 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 151 152 153 156 157


;; Succ edge  13 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 16) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u146(11){ }u147(13){ }u148(25){ }u149(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 151 152 153 156 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [100.0%]  (loop_exit)
(code_label 115 112 116 19 27 "" [1 uses])

(note 116 115 118 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 19 arch/arm/kernel/swp_emulate.c:159 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 119 118 120 19 arch/arm/kernel/swp_emulate.c:159 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 19 -> ( 20 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 151 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 151 152 153 156 157


;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u152(11){ }u153(13){ }u154(25){ }u155(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 151 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 198
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 151 152 153 156 157
;; live  gen 	 24 [cc] 198
;; live  kill	

;; Pred edge  19 [50.0%]  (fallthru)
(note 120 119 121 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 20 arch/arm/kernel/swp_emulate.c:165 (parallel [
            (asm_operands/v ("dmb") ("") 0 []
                 [] 8646735)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 122 121 192 20 arch/arm/kernel/swp_emulate.c:167 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 151 [ type ])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 151 [ type ])
        (nil)))

(insn 192 122 123 20 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(jump_insn 123 192 124 20 arch/arm/kernel/swp_emulate.c:167 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157 198
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157 198


;; Succ edge  21 [28.0%]  (fallthru)
;; Succ edge  22 [72.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u158(11){ }u159(13){ }u160(25){ }u161(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157 198
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 198
;; lr  def 	 185 186
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157 198
;; live  gen 	 185 186
;; live  kill	

;; Pred edge  20 [28.0%]  (fallthru)
(note 124 123 127 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 127 124 128 21 arch/arm/kernel/swp_emulate.c:168 (set (reg:SI 185 [ swpbcounter ])
        (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 8 [0x8])) [0 swpbcounter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 8 [0x8]))) [0 swpbcounter+0 S4 A32])
        (nil)))

(insn 128 127 129 21 arch/arm/kernel/swp_emulate.c:168 (set (reg:SI 186)
        (plus:SI (reg:SI 185 [ swpbcounter ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 185 [ swpbcounter ])
        (nil)))

(insn 129 128 132 21 arch/arm/kernel/swp_emulate.c:168 (set (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 8 [0x8])) [0 swpbcounter+0 S4 A32])
        (reg:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_DEAD (reg:SI 186)
            (nil))))
;; End of basic block 21 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157 198
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 198
;; lr  def 	 189 190
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157 198
;; live  gen 	 189 190
;; live  kill	

;; Pred edge  20 [72.0%] 
(code_label 132 129 133 22 29 "" [1 uses])

(note 133 132 136 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 136 133 137 22 arch/arm/kernel/swp_emulate.c:170 (set (reg:SI 189 [ swpcounter ])
        (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 12 [0xc])) [0 swpcounter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 12 [0xc]))) [0 swpcounter+0 S4 A32])
        (nil)))

(insn 137 136 138 22 arch/arm/kernel/swp_emulate.c:170 (set (reg:SI 190)
        (plus:SI (reg:SI 189 [ swpcounter ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 189 [ swpcounter ])
        (nil)))

(insn 138 137 144 22 arch/arm/kernel/swp_emulate.c:170 (set (mem/c/i:SI (plus:SI (reg/f:SI 198)
                (const_int 12 [0xc])) [0 swpcounter+0 S4 A32])
        (reg:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_DEAD (reg:SI 190)
            (nil))))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 19 21 22 17) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [50.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  17 [0.0%]  (loop_exit)
(code_label 144 138 145 23 30 "" [2 uses])

(note 145 144 150 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 150 145 151 23 arch/arm/kernel/swp_emulate.c:213 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 23 arch/arm/kernel/swp_emulate.c:213 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2200 [0x898])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 152 153 156 157


;; Succ edge  24 [78.0%]  (fallthru)
;; Succ edge  25 [22.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u180(11){ }u181(13){ }u182(25){ }u183(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152 156 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152 156 157
;; lr  def 	 191 192 193 194
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152 156 157
;; live  gen 	 191 192 193 194
;; live  kill	

;; Pred edge  23 [78.0%]  (fallthru)
(note 152 151 153 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 24 arch/arm/kernel/swp_emulate.c:219 (set (reg:SI 191 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 24 arch/arm/kernel/swp_emulate.c:219 (set (reg:SI 192)
        (plus:SI (reg:SI 191 [ <variable>.uregs+60 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191 [ <variable>.uregs+60 ])
        (nil)))

(insn 155 154 156 24 arch/arm/kernel/swp_emulate.c:219 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 192)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 156 155 157 24 arch/arm/kernel/swp_emulate.c:220 (set (reg:SI 193)
        (and:SI (reg/v:SI 157 [ instr ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 157 [ instr ])
        (nil)))

(insn 157 156 158 24 arch/arm/kernel/swp_emulate.c:220 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 193)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(insn 158 157 161 24 arch/arm/kernel/swp_emulate.c:220 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 194)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 156 [ regs ])) [0 <variable>.uregs S4 A32])
        (reg/v:SI 152 [ data ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194)
        (expr_list:REG_DEAD (reg/v/f:SI 156 [ regs ])
            (expr_list:REG_DEAD (reg/v:SI 152 [ data ])
                (nil)))))
;; End of basic block 24 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u193(11){ }u194(13){ }u195(25){ }u196(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 153 156
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [22.0%] 
(code_label 161 158 162 25 31 "" [1 uses])

(note 162 161 163 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 25 arch/arm/kernel/swp_emulate.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ res ])
            (const_int -14 [0xfffffffffffffff2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ res ])
        (nil)))

(jump_insn 164 163 165 25 arch/arm/kernel/swp_emulate.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 156
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 153 156


;; Succ edge  26 (fallthru)
;; Succ edge  27 [100.0%] 

;; Start of basic block ( 25 9 12) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u199(11){ }u200(13){ }u201(25){ }u202(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 156
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153 156
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  25 (fallthru)
;; Pred edge  9 [50.0%] 
;; Pred edge  12 [50.0%]  (fallthru)
(code_label 165 164 166 26 20 "" [1 uses])

(note 166 165 167 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 167 166 168 26 arch/arm/kernel/swp_emulate.c:226 (set (reg:SI 0 r0)
        (reg/v/f:SI 156 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 156 [ regs ])
        (nil)))

(insn 168 167 169 26 arch/arm/kernel/swp_emulate.c:226 (set (reg:SI 1 r1)
        (reg/v:SI 153 [ address ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 153 [ address ])
        (nil)))

(call_insn 169 168 170 26 arch/arm/kernel/swp_emulate.c:226 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_segfault") [flags 0x3] <function_decl 0x1149cf80 set_segfault>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 24 25 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 170 169 171 27 32 "" [1 uses])

(note 171 170 176 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 176 171 182 27 arch/arm/kernel/swp_emulate.c:230 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 182 176 0 27 arch/arm/kernel/swp_emulate.c:230 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 27 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function proc_read_status (proc_read_status)[0:1323]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


starting bb 2
   40 cc:CC=cmp(r139:SI,0x0)
   39 r139:SI=[r151:SI+0x4]
      REG_DEAD: r151:SI
      REG_EQUAL: [const(`*.LANCHOR1'+0x4)]
   39 r139:SI=[r151:SI+0x4]
      REG_DEAD: r151:SI
      REG_EQUAL: [const(`*.LANCHOR1'+0x4)]
found mem(39) *(r[151]+4)
   37 r137:SI=r134:SI+r158:SI
      REG_DEAD: r158:SI
      REG_DEAD: r134:SI
   35 r158:SI=r0:SI
      REG_DEAD: r0:SI
   34 r0:SI=call [`sprintf'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   33 r2:SI=[r151:SI]
      REG_EQUAL: [`*.LANCHOR1']
   33 r2:SI=[r151:SI]
      REG_EQUAL: [`*.LANCHOR1']
found mem(33) *(r[151]+0)
   32 r1:SI=`*.LC5'
      REG_EQUAL: `*.LC5'
   31 r0:SI=r134:SI
   28 r134:SI=r135:SI+r155:SI
      REG_DEAD: r155:SI
      REG_DEAD: r135:SI
   26 r155:SI=r0:SI
      REG_DEAD: r0:SI
   25 r0:SI=call [`sprintf'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   24 r2:SI=[r151:SI+0x8]
      REG_EQUAL: [const(`*.LANCHOR1'+0x8)]
   24 r2:SI=[r151:SI+0x8]
      REG_EQUAL: [const(`*.LANCHOR1'+0x8)]
found mem(24) *(r[151]+8)
   23 r1:SI=`*.LC4'
      REG_EQUAL: `*.LC4'
   22 r0:SI=r135:SI
   19 r135:SI=r144:SI+r152:SI
      REG_DEAD: r152:SI
   17 r152:SI=r0:SI
      REG_DEAD: r0:SI
   16 r0:SI=call [`sprintf'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   15 r2:SI=[r151:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR1'+0xc)]
   15 r2:SI=[r151:SI+0xc]
      REG_EQUAL: [const(`*.LANCHOR1'+0xc)]
found mem(15) *(r[151]+12)
   14 r1:SI=`*.LC3'
      REG_EQUAL: `*.LC3'
   12 r151:SI=`*.LANCHOR1'
    6 r148:SI=[afp:SI+0x4]
      REG_EQUIV: [afp:SI+0x4]
    6 r148:SI=[afp:SI+0x4]
      REG_EQUIV: [afp:SI+0x4]
found mem(6) *(r[26]+4)
    5 r147:SI=r3:SI
      REG_DEAD: r3:SI
    4 r146:SI=r2:SI
      REG_DEAD: r2:SI
    3 r145:SI=r1:SI
      REG_DEAD: r1:SI
    2 r144:SI=r0:SI


starting bb 3
   50 r137:SI=r137:SI+r161:SI
      REG_DEAD: r161:SI
   48 r161:SI=r0:SI
      REG_DEAD: r0:SI
   47 r0:SI=call [`sprintf'] argc:0x0
      REG_DEAD: r2:SI
      REG_DEAD: r1:SI
      REG_EH_REGION: 0x0
   46 r2:SI=r139:SI
      REG_DEAD: r139:SI
   45 r1:SI=`*.LC6'
      REG_EQUAL: `*.LC6'
   44 r0:SI=r137:SI


starting bb 4
   71 use r0:SI
   65 r0:SI=r133:SI
      REG_DEAD: r133:SI
   60 [r145:SI]=r164:SI
      REG_DEAD: r164:SI
      REG_DEAD: r145:SI
   60 [r145:SI]=r164:SI
      REG_DEAD: r164:SI
      REG_DEAD: r145:SI
found mem(60) *(r[145]+0)
   59 r164:SI=r144:SI+r146:SI
      REG_DEAD: r146:SI
      REG_DEAD: r144:SI
   58 [r148:SI]=r163:SI
      REG_DEAD: r163:SI
      REG_DEAD: r148:SI
   58 [r148:SI]=r163:SI
      REG_DEAD: r163:SI
      REG_DEAD: r148:SI
found mem(58) *(r[148]+0)
   57 r163:SI=cc:CC<=0x0
      REG_DEAD: cc:CC
   56 cc:CC=cmp(r133:SI,r147:SI)
      REG_DEAD: r147:SI
   55 r133:SI=smax(r136:SI,0x0)
      REG_DEAD: r136:SI
   54 r136:SI=r162:SI-r146:SI
      REG_DEAD: r162:SI
   53 r162:SI=r137:SI-r144:SI
      REG_DEAD: r137:SI


proc_read_status

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,11u} r1={9d,5u} r2={9d,5u} r3={5d,1u} r11={1d,4u} r12={5d} r13={1d,8u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={6d,2u} r25={1d,4u} r26={1d,4u,1d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={2d,3u} r139={1d,2u} r144={1d,3u} r145={1d,1u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r151={1d,4u} r152={1d,1u} r155={1d,1u} r158={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} 
;;    total ref usage 589{512d,76u,1e} in 42{38 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 137 139 144 145 146 147 148 151 152 155 158
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 134 135 137 139 144 145 146 147 148 151 152 155 158
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/kernel/swp_emulate.c:83 (set (reg/v/f:SI 144 [ page ])
        (reg:SI 0 r0 [ page ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/swp_emulate.c:83 (set (reg/v/f:SI 145 [ start ])
        (reg:SI 1 r1 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ start ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/swp_emulate.c:83 (set (reg/v:SI 146 [ off ])
        (reg:SI 2 r2 [ off ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ off ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/swp_emulate.c:83 (set (reg/v:SI 147 [ count ])
        (reg:SI 3 r3 [ count ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ count ])
        (nil)))

(insn 6 5 8 2 arch/arm/kernel/swp_emulate.c:83 (set (reg/v/f:SI 148 [ eof ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 eof+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 eof+0 S4 A32])
        (nil)))

(note 8 6 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 8 14 2 arch/arm/kernel/swp_emulate.c:87 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 14 12 15 2 arch/arm/kernel/swp_emulate.c:87 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x114cf0f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x114cf0f0>)
        (nil)))

(insn 15 14 16 2 arch/arm/kernel/swp_emulate.c:87 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 12 [0xc])) [0 swpcounter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 12 [0xc]))) [0 swpcounter+0 S4 A32])
        (nil)))

(call_insn 16 15 17 2 arch/arm/kernel/swp_emulate.c:87 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 17 16 19 2 arch/arm/kernel/swp_emulate.c:87 (set (reg:SI 152)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 19 17 22 2 arch/arm/kernel/swp_emulate.c:87 (set (reg/v/f:SI 135 [ p.446 ])
        (plus:SI (reg/v/f:SI 144 [ page ])
            (reg:SI 152))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 22 19 23 2 arch/arm/kernel/swp_emulate.c:88 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ p.446 ])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 arch/arm/kernel/swp_emulate.c:88 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114cf2a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114cf2a0>)
        (nil)))

(insn 24 23 25 2 arch/arm/kernel/swp_emulate.c:88 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 8 [0x8])) [0 swpbcounter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 8 [0x8]))) [0 swpbcounter+0 S4 A32])
        (nil)))

(call_insn 25 24 26 2 arch/arm/kernel/swp_emulate.c:88 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 26 25 28 2 arch/arm/kernel/swp_emulate.c:88 (set (reg:SI 155)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 28 26 31 2 arch/arm/kernel/swp_emulate.c:88 (set (reg/v/f:SI 134 [ p.447 ])
        (plus:SI (reg/v/f:SI 135 [ p.446 ])
            (reg:SI 155))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ p.446 ])
            (nil))))

(insn 31 28 32 2 arch/arm/kernel/swp_emulate.c:89 (set (reg:SI 0 r0)
        (reg/v/f:SI 134 [ p.447 ])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 arch/arm/kernel/swp_emulate.c:89 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11523330>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11523330>)
        (nil)))

(insn 33 32 34 2 arch/arm/kernel/swp_emulate.c:89 (set (reg:SI 2 r2)
        (mem/c/i:SI (reg/f:SI 151) [0 abtcounter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 abtcounter+0 S4 A32])
        (nil)))

(call_insn 34 33 35 2 arch/arm/kernel/swp_emulate.c:89 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 35 34 37 2 arch/arm/kernel/swp_emulate.c:89 (set (reg:SI 158)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 37 35 39 2 arch/arm/kernel/swp_emulate.c:89 (set (reg/v/f:SI 137 [ p ])
        (plus:SI (reg/v/f:SI 134 [ p.447 ])
            (reg:SI 158))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ p.447 ])
            (nil))))

(insn 39 37 40 2 arch/arm/kernel/swp_emulate.c:90 (set (reg:SI 139 [ previous_pid.323 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 4 [0x4])) [0 previous_pid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 previous_pid+0 S4 A32])
            (nil))))

(insn 40 39 41 2 arch/arm/kernel/swp_emulate.c:90 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ previous_pid.323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 41 40 42 2 arch/arm/kernel/swp_emulate.c:90 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 144 145 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 144 145 146 147 148


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 144 145 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 144 145 146 147 148
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 137 161
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%]  (fallthru)
(note 42 41 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 44 42 45 3 arch/arm/kernel/swp_emulate.c:91 (set (reg:SI 0 r0)
        (reg/v/f:SI 137 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 3 arch/arm/kernel/swp_emulate.c:91 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11523630>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11523630>)
        (nil)))

(insn 46 45 47 3 arch/arm/kernel/swp_emulate.c:91 (set (reg:SI 2 r2)
        (reg:SI 139 [ previous_pid.323 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ previous_pid.323 ])
        (nil)))

(call_insn 47 46 48 3 arch/arm/kernel/swp_emulate.c:91 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 48 47 50 3 arch/arm/kernel/swp_emulate.c:91 (set (reg:SI 161)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 50 48 51 3 arch/arm/kernel/swp_emulate.c:91 (set (reg/v/f:SI 137 [ p ])
        (plus:SI (reg/v/f:SI 137 [ p ])
            (reg:SI 161))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 145 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 145 146 147 148


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 144 145 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 145 146 147 148
;; lr  def 	 0 [r0] 24 [cc] 133 136 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 145 146 147 148
;; live  gen 	 0 [r0] 24 [cc] 133 136 162 163 164
;; live  kill	

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 51 50 52 4 37 "" [1 uses])

(note 52 51 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 4 arch/arm/kernel/swp_emulate.c:93 (set (reg:SI 162)
        (minus:SI (reg/v/f:SI 137 [ p ])
            (reg/v/f:SI 144 [ page ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ p ])
        (nil)))

(insn 54 53 55 4 arch/arm/kernel/swp_emulate.c:93 (set (reg/v:SI 136 [ len ])
        (minus:SI (reg:SI 162)
            (reg/v:SI 146 [ off ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 55 54 56 4 arch/arm/kernel/swp_emulate.c:93 (set (reg/v:SI 133 [ len.448 ])
        (smax:SI (reg/v:SI 136 [ len ])
            (const_int 0 [0x0]))) 101 {*smax_0} (expr_list:REG_DEAD (reg/v:SI 136 [ len ])
        (nil)))

(insn 56 55 57 4 arch/arm/kernel/swp_emulate.c:97 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ len.448 ])
            (reg/v:SI 147 [ count ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ count ])
        (nil)))

(insn 57 56 58 4 arch/arm/kernel/swp_emulate.c:97 (set (reg:SI 163)
        (le:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 58 57 59 4 arch/arm/kernel/swp_emulate.c:97 (set (mem:SI (reg/v/f:SI 148 [ eof ]) [0 S4 A32])
        (reg:SI 163)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 148 [ eof ])
            (nil))))

(insn 59 58 60 4 arch/arm/kernel/swp_emulate.c:98 (set (reg:SI 164)
        (plus:SI (reg/v/f:SI 144 [ page ])
            (reg/v:SI 146 [ off ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 146 [ off ])
        (expr_list:REG_DEAD (reg/v/f:SI 144 [ page ])
            (nil))))

(insn 60 59 65 4 arch/arm/kernel/swp_emulate.c:98 (set (mem/f:SI (reg/v/f:SI 145 [ start ]) [0 S4 A32])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ start ])
            (nil))))

(insn 65 60 71 4 arch/arm/kernel/swp_emulate.c:101 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ len.448 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ len.448 ])
        (nil)))

(insn 71 65 0 4 arch/arm/kernel/swp_emulate.c:101 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
