namespace pimoroni {

  enum TASRegs {
    // PAGE 0 Regs
    PAGE = 0x00,            // Device Page Section 8.9.5
    SW_RESET = 0x01,        // Software Reset Section 8.9.6
    MODE_CTRL = 0x02,       // Device operational mode Section 8.9.7
    CHNL_0 = 0x03,          // Y Bridge and Channel settings Section 8.9.8
    DC_BLK0 = 0x04,         // SAR Filter and DC Path Blocker Section 8.9.9
    DC_BLK1 = 0x05,         // Record DC Blocker Section 8.9.10
    MISC_CFG1 = 0x06,       // Misc Configuration 1 Section 8.9.11
    MISC_CFG2 = 0x07,       // Misc Configuration 2 Section 8.9.12
    TDM_CFG0 = 0x08,        // TDM Configuration 0 Section 8.9.13
    TDM_CFG1 = 0x09,        // TDM Configuration 1 Section 8.9.14
    TDM_CFG2 = 0x0A,        // TDM Configuration 2 Section 8.9.15
    LIM_MAX_ATTN = 0x0B,    // Limiter Section 8.9.16
    TDM_CFG3 = 0x0C,        // TDM Configuration 3 Section 8.9.17
    TDM_CFG4 = 0x0D,        // TDM Configuration 4 Section 8.9.18
    TDM_CFG5 = 0x0E,        // TDM Configuration 5 Section 8.9.19
    TDM_CFG6 = 0x0F,        // TDM Configuration 6 Section 8.9.20
    TDM_CFG7 = 0x10,        // TDM Configuration 7 Section 8.9.21
    TDM_CFG8 = 0x11,        // TDM Configuration 8 Section 8.9.22
    TDM_CFG9 = 0x12,        // TDM Configuration 9 Section 8.9.23
    TDM_CFG10 = 0x13,       // TDM Configuration 10 Section 8.9.24
    TDM_CFG11 = 0x14,       // TDM Configuration 11 Section 8.9.25
    ICC_CNFG2 = 0x15,       // ICC Mode Section 8.9.26
    TDM_CFG12 = 0x16,       // TDM Configuration 12 Section 8.9.27
    ICLA_CFG0 = 0x17,       // Inter Chip Limiter Alignment 0 Section 8.9.28
    ICLA_CFG1 = 0x18,       // Inter Chip Gain Alignment 1 Section 8.9.29
    DG_0 = 0x19,            // Diagnostic Signal Section 8.9.30
    DVC = 0x1A,             // Digital Volume Control Section 8.9.31
    LIM_CFG0 = 0x1B,        // Limiter Configuration 0 Section 8.9.32
    LIM_CFG1 = 0x1C,        // Limiter Configuration 1 Section 8.9.33
    BOP_CFG0 = 0x1D,        // Brown Out Prevention 0 Section 8.9.34
    BOP_CFG1 = 0x1E,        // Brown Out Prevention 1 Section 8.9.35
    BOP_CFG2 = 0x1F,        // Brown Out Prevention 2 Section 8.9.36
    BOP_CFG3 = 0x20,        // Brown Out Prevention 3 Section 8.9.37
    BOP_CFG4 = 0x21,        // Brown Out Prevention 4 Section 8.9.38
    BOP_CFG5 = 0x22,        // BOP Configuration 5 Section 8.9.40
    BOP_CFG6 = 0x23,        // Brown Out Prevention 6 Section 8.9.41
    BOP_CFG7 = 0x24,        // Brown Out Prevention 7 Section 8.9.42
    BOP_CFG8 = 0x25,        // Brown Out Prevention 8 Section 8.9.43
    BOP_CFG9 = 0x26,        // Brown Out Prevention 9 Section 8.9.44
    BOP_CFG10 = 0x27,       // BOP Configuration 10 Section 8.9.45
    BOP_CFG11 = 0x28,       // Brown Out Prevention 11 Section 8.9.46
    BOP_CFG12 = 0x29,       // Brown Out Prevention 12 Section 8.9.47
    BOP_CFG13 = 0x2A,       // Brown Out Prevention 13 Section 8.9.48
    BOP_CFG14 = 0x2B,       // Brown Out Prevention 14 Section 8.9.49
    BOP_CFG15 = 0x2C,       // BOP Configuration 15 Section 8.9.50
    BOP_CFG17 = 0x2D,       // Brown Out Prevention 16 Section 8.9.51
    BOP_CFG18 = 0x2E,       // Brown Out Prevention 17 Section 8.9.52
    BOP_CFG19 = 0x2F,       // Brown Out Prevention 18 Section 8.9.53
    BOP_CFG20 = 0x30,       // Brown Out Prevention 19 Section 8.9.54
    BOP_CFG21 = 0x31,       // BOP Configuration 21 Section 8.9.55
    BOP_CFG22 = 0x32,       // Brown Out Prevention 22 Section 8.9.56
    BOP_CFG23 = 0x33,       // Lowest PVDD Measured Section 8.9.57
    BOP_CFG24 = 0x34,       // Lowest BOP Attack Rate Section 8.9.57
    NG_CFG0 = 0x35,         // Noise Gate 0 Section 8.9.60
    NG_CFG1 = 0x36,         // Noise Gate 1 Section 8.9.61
    LVS_CFG0 = 0x37,        // Low Voltage Signaling Section 8.9.62
    DIN_PD = 0x38,          // Digital Input Pin Pull Down Section 8.9.63
    IO_DRV0 = 0x39,         // Output Driver Strength Section 8.9.64
    IO_DRV1 = 0x3A,         // Output Driver Strength Section 8.9.65
    INT_MASK0 = 0x3B,       // Interrupt Mask 0 Section 8.9.66
    INT_MASK1 = 0x3C,       // Interrupt Mask 1 Section 8.9.67
    INT_MASK4 = 0x3D,       // Interrupt Mask 4 Section 8.9.68
    INT_MASK2 = 0x40,       // Interrupt Mask 2 Section 8.9.69
    INT_MASK3 = 0x41,       // Interrupt Mask 3 Section 8.9.70
    INT_LIVE0 = 0x42,       // Live Interrupt Read-back 0 Section 8.9.71
    INT_LIVE1 = 0x43,       // Live Interrupt Read-back 1 Section 8.9.72
    INT_LIVE1_0 = 0x44,     // Live Interrupt Read-back 1_0 Section 8.9.73
    INT_LIVE2 = 0x47,       // Live Interrupt Read-back 2 Section 8.9.74
    INT_LIVE3 = 0x48,       // Live Interrupt Read-back 3 Section 8.9.75
    INT_LTCH0 = 0x49,       // Latched Interrupt Read-back 0 Section 8.9.76
    INT_LTCH1 = 0x4A,       // Latched Interrupt Read-back 1 Section 8.9.77
    INT_LTCH1_0 = 0x4B,     // Latched Interrupt Read-back 1_0 Section 8.9.78
    INT_LTCH2 = 0x4F,       // Latched Interrupt Read-back 2 Section 8.9.79
    INT_LTCH3 = 0x50,       // Latched Interrupt Read-back 3 Section 8.9.80
    INT_LTCH4 = 0x51,       // Latched Interrupt Read-back 4 Section 8.9.81
    VBAT_MSB = 0x52,        // SAR VBAT1S 0 Section 8.9.82
    VBAT_LSB = 0x53,        // SAR VBAT1S 1 Section 8.9.83
    PVDD_MSB = 0x54,        // SAR PVDD 0 Section 8.9.84
    PVDD_LSB = 0x55,        // SAR PVDD 1 Section 8.9.85
    TEMP = 0x56,            // SAR ADC Conversion 2 Section 8.9.86
    INT_CLK_CFG = 0x5C,     // Clock Setting and IRQZ Section 8.9.87
    MISC_CFG3 = 0x5D,       // Misc Configuration 3 Section 8.9.88
    CLOCK_CFG = 0x60,       // Clock Configuration Section 8.9.89
    IDLE_IND = 0x63,        // Idle channel current optimization Section 8.9.90
    MISC_CFG4 = 0x65,       // Misc Configuration 4 Section 8.9.91
    TG_CFG0 = 0x67,         // Tone Generator Section 8.9.92
    CLK_CFG = 0x68,         // Detect Clock Ration and Sample Rate Section 8.9.93
    LV_EN_CFG = 0x6A,       // Class-D and LVS Delays Section 8.9.94
    NG_CFG2 = 0x6B,         // Noise Gate 2 Section 8.9.95
    NG_CFG3 = 0x6C,         // Noise Gate 3 Section 8.9.96
    NG_CFG4 = 0x6D,         // Noise Gate 4 Section 8.9.97
    NG_CFG5 = 0x6E,         // Noise Gate 5 Section 8.9.98
    NG_CFG6 = 0x6F,         // Noise Gate 6 Section 8.9.99
    NG_CFG7 = 0x70,         // Noise Gate 7 Section 8.9.100
    PVDD_UVLO = 0x71,       // UVLO Threshold Section 8.9.101
    DMD = 0x73,             // DAC Modulator Dither Section 8.9.102
    I2C_CKSUM = 0x7E,       // I2C Checksum Section 8.9.104
    BOOK = 0x7F,            // Device Book Section 8.9.105

    // PAGE 1 Regs
    LSR = 0x19,             // Modulation Section 8.9.106
    INT_LDO = 0x36,         // Internal LDO Setting Section 8.9.107
    SDOUT_HIZ_1 = 0x3D,     // Slots Control Section 8.9.108
    SDOUT_HIZ_2 = 0x3E,     // Slots Control Section 8.9.109
    SDOUT_HIZ_3 = 0x3F,     // Slots Control Section 8.9.110
    SDOUT_HIZ_4 = 0x40,     // Slots Control Section 8.9.111
    SDOUT_HIZ_5 = 0x41,     // Slots Control Section 8.9.112
    SDOUT_HIZ_6 = 0x42,     // Slots Control Section 8.9.113
    SDOUT_HIZ_7 = 0x43,     // Slots Control Section 8.9.114
    SDOUT_HIZ_8 = 0x44,     // Slots Control Section 8.9.115
    SDOUT_HIZ_9 = 0x45,     // Slots Control Section 8.9.116
    TG_EN = 0x47,           // Thermal Detection Enable Section 8.9.117
  };

}