/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  reg [8:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_15z;
  reg [16:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  reg [5:0] celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire [10:0] celloutsig_0_79z;
  wire [6:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_81z;
  wire [2:0] celloutsig_0_82z;
  wire [10:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  reg [5:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[92] ^ celloutsig_0_2z[1];
  assign celloutsig_0_74z = celloutsig_0_12z[7] ^ celloutsig_0_35z[3];
  assign celloutsig_1_0z = in_data[145] ^ in_data[127];
  assign celloutsig_1_19z = celloutsig_1_12z[0] ^ celloutsig_1_0z;
  assign celloutsig_0_26z = celloutsig_0_8z[3] ^ celloutsig_0_1z[4];
  assign celloutsig_0_0z = in_data[32:22] % { 1'h1, in_data[72:63] };
  assign celloutsig_0_4z = { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, in_data[88:85], celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[21:9], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[22:10], celloutsig_0_1z };
  assign celloutsig_0_82z = celloutsig_0_10z[12:10] % { 1'h1, celloutsig_0_79z[4:3] };
  assign celloutsig_1_5z = celloutsig_1_4z[5:2] % { 1'h1, in_data[162], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_4z[3:1] % { 1'h1, celloutsig_0_1z[2:1] };
  assign celloutsig_0_10z = { celloutsig_0_6z[14:6], celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[13:1] };
  assign celloutsig_0_15z = celloutsig_0_8z[9:0] % { 1'h1, in_data[86:78] };
  assign celloutsig_0_18z = { celloutsig_0_8z[9:7], celloutsig_0_3z } % { 1'h1, celloutsig_0_8z[7:5] };
  assign celloutsig_0_19z = celloutsig_0_17z[7:2] % { 1'h1, celloutsig_0_7z[2], celloutsig_0_18z };
  assign celloutsig_0_21z = in_data[75:70] % { 1'h1, celloutsig_0_0z[9:5] };
  assign celloutsig_0_25z = { celloutsig_0_19z[3:0], celloutsig_0_4z, celloutsig_0_21z } % { 1'h1, celloutsig_0_17z[15:1] };
  assign celloutsig_0_27z = celloutsig_0_11z[7:0] % { 1'h1, celloutsig_0_6z[4:2], celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_0_35z = celloutsig_0_25z[4:1] | celloutsig_0_18z;
  assign celloutsig_0_6z = { in_data[93], celloutsig_0_0z, celloutsig_0_1z } | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_81z = { celloutsig_0_15z[7:5], celloutsig_0_0z } | { celloutsig_0_15z[3:1], celloutsig_0_74z, celloutsig_0_7z[6:1], celloutsig_0_2z[2:1], celloutsig_0_37z[0], celloutsig_0_48z };
  assign celloutsig_1_10z = { celloutsig_1_7z[8:6], in_data[184:183], celloutsig_1_7z[3:2] } | { celloutsig_1_3z[6], celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_10z[6:3] | celloutsig_1_5z;
  assign celloutsig_0_1z = celloutsig_0_0z[7:3] | in_data[93:89];
  assign celloutsig_0_2z = celloutsig_0_0z[6:4] | in_data[92:90];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } ~^ { celloutsig_0_5z[0], celloutsig_0_4z };
  assign celloutsig_0_79z = { celloutsig_0_42z[3:1], celloutsig_0_27z } ~^ celloutsig_0_6z[16:6];
  assign celloutsig_0_8z = celloutsig_0_0z ~^ { celloutsig_0_4z[3:0], celloutsig_0_7z };
  assign celloutsig_1_16z = { celloutsig_1_3z[7:2], celloutsig_1_5z } ~^ celloutsig_1_3z[14:5];
  assign celloutsig_1_18z = { celloutsig_1_4z[5], celloutsig_1_2z[3:2], in_data[162:161] } ~^ celloutsig_1_16z[4:0];
  assign celloutsig_0_12z = { celloutsig_0_11z[8:7], celloutsig_0_1z, celloutsig_0_9z } ~^ { in_data[9:7], celloutsig_0_7z };
  always_latch
    if (clkin_data[32]) celloutsig_0_42z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_42z = { celloutsig_0_21z[4:0], celloutsig_0_26z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_4z = in_data[176:171];
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_11z = celloutsig_0_5z[14:6];
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 17'h00000;
    else if (celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_8z[7:5], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_1z[3:2] = { celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[106:105];
  assign celloutsig_0_37z[0] = celloutsig_0_2z[0] ~^ celloutsig_0_26z;
  assign celloutsig_1_2z[3:2] = celloutsig_1_1z[3:2] ~^ in_data[164:163];
  assign { celloutsig_1_3z[4:2], celloutsig_1_3z[14:5] } = { celloutsig_1_0z, celloutsig_1_1z[3:2], in_data[186:177] } ~^ { celloutsig_1_2z[3:2], in_data[162], in_data[117:108] };
  assign { celloutsig_1_7z[11], celloutsig_1_7z[3], celloutsig_1_7z[10], celloutsig_1_7z[2], celloutsig_1_7z[9], celloutsig_1_7z[1], celloutsig_1_7z[8], celloutsig_1_7z[0], celloutsig_1_7z[7:6] } = { celloutsig_1_2z[3], celloutsig_1_2z[3:2], celloutsig_1_2z[2], in_data[162], in_data[162:161], in_data[161], celloutsig_1_1z[3:2] } ~^ { in_data[190], in_data[182], in_data[189], in_data[181], in_data[188], in_data[180], in_data[187], in_data[179], in_data[186:185] };
  assign celloutsig_0_48z = ~celloutsig_0_19z[3];
  assign celloutsig_0_37z[8:1] = { celloutsig_0_7z[6:1], celloutsig_0_2z[2:1] };
  assign celloutsig_1_1z[1:0] = 2'h3;
  assign celloutsig_1_2z[1:0] = in_data[162:161];
  assign celloutsig_1_3z[1:0] = { in_data[161], celloutsig_1_0z };
  assign celloutsig_1_7z[5:4] = in_data[184:183];
  assign { out_data[132:128], out_data[96], out_data[45:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
