
TestAP2P_B.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011b60  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000072c  08011cf0  08011cf0  00012cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801241c  0801241c  0001410c  2**0
                  CONTENTS
  4 .ARM          00000008  0801241c  0801241c  0001341c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012424  08012424  0001410c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012424  08012424  00013424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012428  08012428  00013428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  0801242c  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001364  2000010c  08012538  0001410c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001470  08012538  00014470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001410c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000237e6  00000000  00000000  0001413c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005855  00000000  00000000  00037922  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cb0  00000000  00000000  0003d178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015fd  00000000  00000000  0003ee28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032fed  00000000  00000000  00040425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c332  00000000  00000000  00073412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001173b2  00000000  00000000  0009f744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b6af6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a98  00000000  00000000  001b6b3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  001be5d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000010c 	.word	0x2000010c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011cd8 	.word	0x08011cd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000110 	.word	0x20000110
 80001cc:	08011cd8 	.word	0x08011cd8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	Push_FNFC(hcan,&Ring_FNFC);
 8000578:	4903      	ldr	r1, [pc, #12]	@ (8000588 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f000 f9f6 	bl	800096c <Push_FNFC>
}
 8000580:	bf00      	nop
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000274 	.word	0x20000274

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000590:	f005 f92e 	bl	80057f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000594:	f000 f81e 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000598:	f000 f92c 	bl	80007f4 <MX_GPIO_Init>
  MX_CAN1_Init();
 800059c:	f000 f86c 	bl	8000678 <MX_CAN1_Init>
  MX_X_CUBE_NFC6_Init();
 80005a0:	f00f f948 	bl	800f834 <MX_X_CUBE_NFC6_Init>
  MX_TIM_Init();
 80005a4:	f000 f8bc 	bl	8000720 <MX_TIM_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan1);
 80005a8:	4808      	ldr	r0, [pc, #32]	@ (80005cc <main+0x40>)
 80005aa:	f005 fb86 	bl	8005cba <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80005ae:	2102      	movs	r1, #2
 80005b0:	4806      	ldr	r0, [pc, #24]	@ (80005cc <main+0x40>)
 80005b2:	f005 fde0 	bl	8006176 <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING);
 80005b6:	2110      	movs	r1, #16
 80005b8:	4804      	ldr	r0, [pc, #16]	@ (80005cc <main+0x40>)
 80005ba:	f005 fddc 	bl	8006176 <HAL_CAN_ActivateNotification>

  initializeRing(&Ring_FNFC);
 80005be:	4804      	ldr	r0, [pc, #16]	@ (80005d0 <main+0x44>)
 80005c0:	f000 f9b2 	bl	8000928 <initializeRing>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_NFC6_Process();
 80005c4:	f00f f93c 	bl	800f840 <MX_X_CUBE_NFC6_Process>
 80005c8:	e7fc      	b.n	80005c4 <main+0x38>
 80005ca:	bf00      	nop
 80005cc:	20000128 	.word	0x20000128
 80005d0:	20000274 	.word	0x20000274

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b096      	sub	sp, #88	@ 0x58
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0314 	add.w	r3, r7, #20
 80005de:	2244      	movs	r2, #68	@ 0x44
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f010 ffc0 	bl	8011568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	463b      	mov	r3, r7
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005f6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005fa:	f006 fc01 	bl	8006e00 <HAL_PWREx_ControlVoltageScaling>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000604:	f000 f98a 	bl	800091c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000608:	2302      	movs	r3, #2
 800060a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800060c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000610:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000612:	2310      	movs	r3, #16
 8000614:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000616:	2302      	movs	r3, #2
 8000618:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061a:	2302      	movs	r3, #2
 800061c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000622:	230a      	movs	r3, #10
 8000624:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000626:	2307      	movs	r3, #7
 8000628:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800062a:	2302      	movs	r3, #2
 800062c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800062e:	2302      	movs	r3, #2
 8000630:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	4618      	mov	r0, r3
 8000638:	f006 fc38 	bl	8006eac <HAL_RCC_OscConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000642:	f000 f96b 	bl	800091c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000646:	230f      	movs	r3, #15
 8000648:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2303      	movs	r3, #3
 800064c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800065a:	463b      	mov	r3, r7
 800065c:	2104      	movs	r1, #4
 800065e:	4618      	mov	r0, r3
 8000660:	f007 f800 	bl	8007664 <HAL_RCC_ClockConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800066a:	f000 f957 	bl	800091c <Error_Handler>
  }
}
 800066e:	bf00      	nop
 8000670:	3758      	adds	r7, #88	@ 0x58
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
	...

08000678 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08a      	sub	sp, #40	@ 0x28
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800067e:	4b26      	ldr	r3, [pc, #152]	@ (8000718 <MX_CAN1_Init+0xa0>)
 8000680:	4a26      	ldr	r2, [pc, #152]	@ (800071c <MX_CAN1_Init+0xa4>)
 8000682:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000684:	4b24      	ldr	r3, [pc, #144]	@ (8000718 <MX_CAN1_Init+0xa0>)
 8000686:	2205      	movs	r2, #5
 8000688:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800068a:	4b23      	ldr	r3, [pc, #140]	@ (8000718 <MX_CAN1_Init+0xa0>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000690:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <MX_CAN1_Init+0xa0>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000696:	4b20      	ldr	r3, [pc, #128]	@ (8000718 <MX_CAN1_Init+0xa0>)
 8000698:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800069c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800069e:	4b1e      	ldr	r3, [pc, #120]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006a0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80006a4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80006a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80006ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80006b2:	4b19      	ldr	r3, [pc, #100]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80006b8:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80006be:	4b16      	ldr	r3, [pc, #88]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80006c4:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80006ca:	4813      	ldr	r0, [pc, #76]	@ (8000718 <MX_CAN1_Init+0xa0>)
 80006cc:	f005 f930 	bl	8005930 <HAL_CAN_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80006d6:	f000 f921 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  	canfilterconfig.FilterBank = 8;
 80006da:	2308      	movs	r3, #8
 80006dc:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80006de:	2300      	movs	r3, #0
 80006e0:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80006e2:	2301      	movs	r3, #1
 80006e4:	61fb      	str	r3, [r7, #28]
	canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x104<<5;
 80006ea:	f44f 5302 	mov.w	r3, #8320	@ 0x2080
 80006ee:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0x0000;
 80006f0:	2300      	movs	r3, #0
 80006f2:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterIdHigh = 0x100<<5;
 80006f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006f8:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 80006fa:	2300      	movs	r3, #0
 80006fc:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80006fe:	2301      	movs	r3, #1
 8000700:	623b      	str	r3, [r7, #32]
	canfilterconfig.SlaveStartFilterBank = 10;  // doesn't matter in single can controllers
 8000702:	230a      	movs	r3, #10
 8000704:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8000706:	463b      	mov	r3, r7
 8000708:	4619      	mov	r1, r3
 800070a:	4803      	ldr	r0, [pc, #12]	@ (8000718 <MX_CAN1_Init+0xa0>)
 800070c:	f005 fa0b 	bl	8005b26 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	@ 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000128 	.word	0x20000128
 800071c:	40006400 	.word	0x40006400

08000720 <MX_TIM_Init>:
  * @brief TIM Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	// Timer 2
	htim2.Instance = TIM2;
 8000724:	4b2e      	ldr	r3, [pc, #184]	@ (80007e0 <MX_TIM_Init+0xc0>)
 8000726:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800072a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 80-1; //0.001ms
 800072c:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <MX_TIM_Init+0xc0>)
 800072e:	224f      	movs	r2, #79	@ 0x4f
 8000730:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000732:	4b2b      	ldr	r3, [pc, #172]	@ (80007e0 <MX_TIM_Init+0xc0>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 30000-1; // 30ms
 8000738:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <MX_TIM_Init+0xc0>)
 800073a:	f247 522f 	movw	r2, #29999	@ 0x752f
 800073e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <MX_TIM_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
	htim2.Init.RepetitionCounter = 0;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <MX_TIM_Init+0xc0>)
 8000748:	2200      	movs	r2, #0
 800074a:	615a      	str	r2, [r3, #20]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <MX_TIM_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000752:	4823      	ldr	r0, [pc, #140]	@ (80007e0 <MX_TIM_Init+0xc0>)
 8000754:	f008 fec0 	bl	80094d8 <HAL_TIM_Base_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_TIM_Init+0x42>
	{
	Error_Handler();
 800075e:	f000 f8dd 	bl	800091c <Error_Handler>
	}

	// Timer 3
	htim3.Instance = TIM3;
 8000762:	4b20      	ldr	r3, [pc, #128]	@ (80007e4 <MX_TIM_Init+0xc4>)
 8000764:	4a20      	ldr	r2, [pc, #128]	@ (80007e8 <MX_TIM_Init+0xc8>)
 8000766:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 80-1; // 0.001ms = 1us
 8000768:	4b1e      	ldr	r3, [pc, #120]	@ (80007e4 <MX_TIM_Init+0xc4>)
 800076a:	224f      	movs	r2, #79	@ 0x4f
 800076c:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076e:	4b1d      	ldr	r3, [pc, #116]	@ (80007e4 <MX_TIM_Init+0xc4>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 30000-1; // 30ms
 8000774:	4b1b      	ldr	r3, [pc, #108]	@ (80007e4 <MX_TIM_Init+0xc4>)
 8000776:	f247 522f 	movw	r2, #29999	@ 0x752f
 800077a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077c:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <MX_TIM_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	611a      	str	r2, [r3, #16]
	htim3.Init.RepetitionCounter = 0;
 8000782:	4b18      	ldr	r3, [pc, #96]	@ (80007e4 <MX_TIM_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	615a      	str	r2, [r3, #20]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000788:	4b16      	ldr	r3, [pc, #88]	@ (80007e4 <MX_TIM_Init+0xc4>)
 800078a:	2200      	movs	r2, #0
 800078c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800078e:	4815      	ldr	r0, [pc, #84]	@ (80007e4 <MX_TIM_Init+0xc4>)
 8000790:	f008 fea2 	bl	80094d8 <HAL_TIM_Base_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM_Init+0x7e>
	{
	Error_Handler();
 800079a:	f000 f8bf 	bl	800091c <Error_Handler>
	}

	// Timer 4
	htim4.Instance = TIM4;
 800079e:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007a0:	4a13      	ldr	r2, [pc, #76]	@ (80007f0 <MX_TIM_Init+0xd0>)
 80007a2:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 80-1; // 0.001ms = 1us
 80007a4:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007a6:	224f      	movs	r2, #79	@ 0x4f
 80007a8:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007aa:	4b10      	ldr	r3, [pc, #64]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 30000-1; // 30ms
 80007b0:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007b2:	f247 522f 	movw	r2, #29999	@ 0x752f
 80007b6:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]
	htim4.Init.RepetitionCounter = 0;
 80007be:	4b0b      	ldr	r3, [pc, #44]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	615a      	str	r2, [r3, #20]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c4:	4b09      	ldr	r3, [pc, #36]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80007ca:	4808      	ldr	r0, [pc, #32]	@ (80007ec <MX_TIM_Init+0xcc>)
 80007cc:	f008 fe84 	bl	80094d8 <HAL_TIM_Base_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_TIM_Init+0xba>
	{
	Error_Handler();
 80007d6:	f000 f8a1 	bl	800091c <Error_Handler>
	}
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000150 	.word	0x20000150
 80007e4:	2000019c 	.word	0x2000019c
 80007e8:	40000400 	.word	0x40000400
 80007ec:	200001e8 	.word	0x200001e8
 80007f0:	40000800 	.word	0x40000800

080007f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b088      	sub	sp, #32
 80007f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 030c 	add.w	r3, r7, #12
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	4b41      	ldr	r3, [pc, #260]	@ (8000910 <MX_GPIO_Init+0x11c>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	4a40      	ldr	r2, [pc, #256]	@ (8000910 <MX_GPIO_Init+0x11c>)
 8000810:	f043 0304 	orr.w	r3, r3, #4
 8000814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000816:	4b3e      	ldr	r3, [pc, #248]	@ (8000910 <MX_GPIO_Init+0x11c>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	f003 0304 	and.w	r3, r3, #4
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	4b3b      	ldr	r3, [pc, #236]	@ (8000910 <MX_GPIO_Init+0x11c>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	4a3a      	ldr	r2, [pc, #232]	@ (8000910 <MX_GPIO_Init+0x11c>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800082e:	4b38      	ldr	r3, [pc, #224]	@ (8000910 <MX_GPIO_Init+0x11c>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800083a:	4b35      	ldr	r3, [pc, #212]	@ (8000910 <MX_GPIO_Init+0x11c>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	4a34      	ldr	r2, [pc, #208]	@ (8000910 <MX_GPIO_Init+0x11c>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000846:	4b32      	ldr	r3, [pc, #200]	@ (8000910 <MX_GPIO_Init+0x11c>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	2103      	movs	r1, #3
 8000856:	482f      	ldr	r0, [pc, #188]	@ (8000914 <MX_GPIO_Init+0x120>)
 8000858:	f006 fa92 	bl	8006d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 7189 	mov.w	r1, #274	@ 0x112
 8000862:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000866:	f006 fa8b 	bl	8006d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|SPI1_NSS_Pin, GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2141      	movs	r1, #65	@ 0x41
 800086e:	482a      	ldr	r0, [pc, #168]	@ (8000918 <MX_GPIO_Init+0x124>)
 8000870:	f006 fa86 	bl	8006d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000874:	2303      	movs	r3, #3
 8000876:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000878:	2301      	movs	r3, #1
 800087a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	4619      	mov	r1, r3
 800088a:	4822      	ldr	r0, [pc, #136]	@ (8000914 <MX_GPIO_Init+0x120>)
 800088c:	f006 f8b6 	bl	80069fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000890:	2301      	movs	r3, #1
 8000892:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000894:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000898:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089e:	f107 030c 	add.w	r3, r7, #12
 80008a2:	4619      	mov	r1, r3
 80008a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a8:	f006 f8a8 	bl	80069fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8;
 80008ac:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80008b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2300      	movs	r3, #0
 80008bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	f107 030c 	add.w	r3, r7, #12
 80008c2:	4619      	mov	r1, r3
 80008c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c8:	f006 f898 	bl	80069fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|SPI1_NSS_Pin;
 80008cc:	2341      	movs	r3, #65	@ 0x41
 80008ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	4619      	mov	r1, r3
 80008e2:	480d      	ldr	r0, [pc, #52]	@ (8000918 <MX_GPIO_Init+0x124>)
 80008e4:	f006 f88a 	bl	80069fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80008e8:	2200      	movs	r2, #0
 80008ea:	2100      	movs	r1, #0
 80008ec:	2006      	movs	r0, #6
 80008ee:	f005 ff72 	bl	80067d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008f2:	2006      	movs	r0, #6
 80008f4:	f005 ff8b 	bl	800680e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2100      	movs	r1, #0
 80008fc:	2028      	movs	r0, #40	@ 0x28
 80008fe:	f005 ff6a 	bl	80067d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000902:	2028      	movs	r0, #40	@ 0x28
 8000904:	f005 ff83 	bl	800680e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000908:	bf00      	nop
 800090a:	3720      	adds	r7, #32
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40021000 	.word	0x40021000
 8000914:	48000800 	.word	0x48000800
 8000918:	48000400 	.word	0x48000400

0800091c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000920:	b672      	cpsid	i
}
 8000922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <Error_Handler+0x8>

08000928 <initializeRing>:
extern ring_buffer Ring_FNFC;

ReturnCode demoTransceiveBlocking( uint8_t *txBuf, uint16_t txBufSize, uint8_t **rxBuf, uint16_t **rcvLen, uint32_t fwt );

void initializeRing(ring_buffer *r)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	r->buffer = (uint8_t *)malloc(RING_SIZE);
 8000930:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000934:	f010 fcfe 	bl	8011334 <malloc>
 8000938:	4603      	mov	r3, r0
 800093a:	461a      	mov	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	601a      	str	r2, [r3, #0]
	r->frame_head = r->frame_tail = 0;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	68da      	ldr	r2, [r3, #12]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	609a      	str	r2, [r3, #8]
	r->packet_head = r->packet_tail = 0;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2200      	movs	r2, #0
 8000952:	715a      	strb	r2, [r3, #5]
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	795a      	ldrb	r2, [r3, #5]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	711a      	strb	r2, [r3, #4]
	r->cnt = 0;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2200      	movs	r2, #0
 8000960:	611a      	str	r2, [r3, #16]
	//memset(r->frame_cnt,0,RING_MAX_PACKET);
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <Push_FNFC>:

void Push_FNFC(CAN_HandleTypeDef *hcan, ring_buffer *r)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
	uint8_t frame_head_next, packet_head_next;
	uint32_t index = r->packet_head * 256 + r->frame_head * FRAME_LEN;
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	791b      	ldrb	r3, [r3, #4]
 800097a:	021b      	lsls	r3, r3, #8
 800097c:	4619      	mov	r1, r3
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	689a      	ldr	r2, [r3, #8]
 8000982:	4613      	mov	r3, r2
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	4413      	add	r3, r2
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	4413      	add	r3, r2
 800098c:	440b      	add	r3, r1
 800098e:	613b      	str	r3, [r7, #16]

	if(total_CAN_Rx >= 3000)
 8000990:	4b46      	ldr	r3, [pc, #280]	@ (8000aac <Push_FNFC+0x140>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000998:	4293      	cmp	r3, r2
 800099a:	d903      	bls.n	80009a4 <Push_FNFC+0x38>
	{
		timerEN = 0;
 800099c:	4b44      	ldr	r3, [pc, #272]	@ (8000ab0 <Push_FNFC+0x144>)
 800099e:	2200      	movs	r2, #0
 80009a0:	701a      	strb	r2, [r3, #0]
 80009a2:	e002      	b.n	80009aa <Push_FNFC+0x3e>
	}
	else
	{
		timerEN = 0xFF;
 80009a4:	4b42      	ldr	r3, [pc, #264]	@ (8000ab0 <Push_FNFC+0x144>)
 80009a6:	22ff      	movs	r2, #255	@ 0xff
 80009a8:	701a      	strb	r2, [r3, #0]
	}

	if(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) == 0U)
 80009aa:	2100      	movs	r1, #0
 80009ac:	6878      	ldr	r0, [r7, #4]
 80009ae:	f005 fbba 	bl	8006126 <HAL_CAN_GetRxFifoFillLevel>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d072      	beq.n	8000a9e <Push_FNFC+0x132>
	{
		return;
	}
	total_CAN_Rx++;
 80009b8:	4b3c      	ldr	r3, [pc, #240]	@ (8000aac <Push_FNFC+0x140>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	3301      	adds	r3, #1
 80009be:	4a3b      	ldr	r2, [pc, #236]	@ (8000aac <Push_FNFC+0x140>)
 80009c0:	6013      	str	r3, [r2, #0]
	frame_head_next = r->frame_head + 1;
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	3301      	adds	r3, #1
 80009ca:	75fb      	strb	r3, [r7, #23]
	packet_head_next = r->packet_head;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	791b      	ldrb	r3, [r3, #4]
 80009d0:	75bb      	strb	r3, [r7, #22]
	if(frame_head_next == PACKET_MAX_FRAME)
 80009d2:	7dfb      	ldrb	r3, [r7, #23]
 80009d4:	2b17      	cmp	r3, #23
 80009d6:	d109      	bne.n	80009ec <Push_FNFC+0x80>
	{
		frame_head_next = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	75fb      	strb	r3, [r7, #23]
		packet_head_next++;
 80009dc:	7dbb      	ldrb	r3, [r7, #22]
 80009de:	3301      	adds	r3, #1
 80009e0:	75bb      	strb	r3, [r7, #22]
		if(packet_head_next == RING_MAX_PACKET)
 80009e2:	7dbb      	ldrb	r3, [r7, #22]
 80009e4:	2b20      	cmp	r3, #32
 80009e6:	d101      	bne.n	80009ec <Push_FNFC+0x80>
		{
			packet_head_next = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	75bb      	strb	r3, [r7, #22]
		}
	}
	// Ring full
	if(r->cnt >= RING_MAX_FRAME)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	691b      	ldr	r3, [r3, #16]
 80009f0:	f5b3 7f38 	cmp.w	r3, #736	@ 0x2e0
 80009f4:	d255      	bcs.n	8000aa2 <Push_FNFC+0x136>
	{
		return;
	}

	// Load Data
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, r->buffer+index+3);
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	3303      	adds	r3, #3
 80009fe:	4413      	add	r3, r2
 8000a00:	4a2c      	ldr	r2, [pc, #176]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a02:	2100      	movs	r1, #0
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f005 fa6c 	bl	8005ee2 <HAL_CAN_GetRxMessage>
	//HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);

	uint8_t header[4];
	header[0] = ((RxHeader.IDE<<5) | (RxHeader.RTR<<4) | (RxHeader.DLC));
 8000a0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a0c:	689b      	ldr	r3, [r3, #8]
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	015b      	lsls	r3, r3, #5
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b27      	ldr	r3, [pc, #156]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	011b      	lsls	r3, r3, #4
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	b2da      	uxtb	r2, r3
 8000a22:	4b24      	ldr	r3, [pc, #144]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a24:	691b      	ldr	r3, [r3, #16]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	733b      	strb	r3, [r7, #12]

	if(RxHeader.IDE)
 8000a2e:	4b21      	ldr	r3, [pc, #132]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d00e      	beq.n	8000a54 <Push_FNFC+0xe8>
	{
		// Extended ID  // unimplemented
		header[1] = RxHeader.ExtId>>16;
 8000a36:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	0c1b      	lsrs	r3, r3, #16
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	737b      	strb	r3, [r7, #13]
		header[2] = RxHeader.ExtId>>8;
 8000a40:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	0a1b      	lsrs	r3, r3, #8
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	73bb      	strb	r3, [r7, #14]
		header[3] = RxHeader.ExtId;
 8000a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	73fb      	strb	r3, [r7, #15]
 8000a52:	e008      	b.n	8000a66 <Push_FNFC+0xfa>
	}
	else
	{
		//Standard ID
		header[1] = RxHeader.StdId>>8;
 8000a54:	4b17      	ldr	r3, [pc, #92]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	0a1b      	lsrs	r3, r3, #8
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	737b      	strb	r3, [r7, #13]
		header[2] = RxHeader.StdId;
 8000a5e:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	73bb      	strb	r3, [r7, #14]
	}
	memcpy(r->buffer+index, header, RxHeader.IDE?4:3);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	18d0      	adds	r0, r2, r3
 8000a6e:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <Push_FNFC+0x148>)
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <Push_FNFC+0x10e>
 8000a76:	2204      	movs	r2, #4
 8000a78:	e000      	b.n	8000a7c <Push_FNFC+0x110>
 8000a7a:	2203      	movs	r2, #3
 8000a7c:	f107 030c 	add.w	r3, r7, #12
 8000a80:	4619      	mov	r1, r3
 8000a82:	f010 fdb5 	bl	80115f0 <memcpy>

	r->cnt ++;
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	691b      	ldr	r3, [r3, #16]
 8000a8a:	1c5a      	adds	r2, r3, #1
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	611a      	str	r2, [r3, #16]
	r->frame_head = frame_head_next;
 8000a90:	7dfa      	ldrb	r2, [r7, #23]
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	609a      	str	r2, [r3, #8]
	r->packet_head = packet_head_next;
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	7dba      	ldrb	r2, [r7, #22]
 8000a9a:	711a      	strb	r2, [r3, #4]
 8000a9c:	e002      	b.n	8000aa4 <Push_FNFC+0x138>
		return;
 8000a9e:	bf00      	nop
 8000aa0:	e000      	b.n	8000aa4 <Push_FNFC+0x138>
		return;
 8000aa2:	bf00      	nop
}
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	2000026c 	.word	0x2000026c
 8000ab0:	20000270 	.word	0x20000270
 8000ab4:	2000024c 	.word	0x2000024c

08000ab8 <Forward_CAN>:

void Forward_CAN(uint8_t Data[], uint8_t num_frame)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
	uint8_t cntr=0, index;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	73fb      	strb	r3, [r7, #15]
	while(cntr < num_frame)
 8000ac8:	e062      	b.n	8000b90 <Forward_CAN+0xd8>
	{
		index = cntr * FRAME_LEN;
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
 8000acc:	461a      	mov	r2, r3
 8000ace:	0092      	lsls	r2, r2, #2
 8000ad0:	441a      	add	r2, r3
 8000ad2:	0052      	lsls	r2, r2, #1
 8000ad4:	4413      	add	r3, r2
 8000ad6:	73bb      	strb	r3, [r7, #14]
		TxHeader.IDE = (Data[index] & 0x30)>>5;
 8000ad8:	7bbb      	ldrb	r3, [r7, #14]
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	115b      	asrs	r3, r3, #5
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	4a2f      	ldr	r2, [pc, #188]	@ (8000ba4 <Forward_CAN+0xec>)
 8000ae8:	6093      	str	r3, [r2, #8]
		TxHeader.RTR = (Data[index] & 0x10)>>4;
 8000aea:	7bbb      	ldrb	r3, [r7, #14]
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	4413      	add	r3, r2
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	111b      	asrs	r3, r3, #4
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	4a2a      	ldr	r2, [pc, #168]	@ (8000ba4 <Forward_CAN+0xec>)
 8000afa:	60d3      	str	r3, [r2, #12]
		TxHeader.DLC = Data[index] & 0x0F;
 8000afc:	7bbb      	ldrb	r3, [r7, #14]
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	4413      	add	r3, r2
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	f003 030f 	and.w	r3, r3, #15
 8000b08:	4a26      	ldr	r2, [pc, #152]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b0a:	6113      	str	r3, [r2, #16]
		TxHeader.TransmitGlobalTime = DISABLE;
 8000b0c:	4b25      	ldr	r3, [pc, #148]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	751a      	strb	r2, [r3, #20]
		if(TxHeader.IDE)
 8000b12:	4b24      	ldr	r3, [pc, #144]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d019      	beq.n	8000b4e <Forward_CAN+0x96>
		{
			// Extended ID  unimplemented
			TxHeader.ExtId = ((Data[index+1]<<16) | (Data[index+2]<<8) | Data[index+3]);
 8000b1a:	7bbb      	ldrb	r3, [r7, #14]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	041a      	lsls	r2, r3, #16
 8000b26:	7bbb      	ldrb	r3, [r7, #14]
 8000b28:	3302      	adds	r3, #2
 8000b2a:	6879      	ldr	r1, [r7, #4]
 8000b2c:	440b      	add	r3, r1
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	021b      	lsls	r3, r3, #8
 8000b32:	4313      	orrs	r3, r2
 8000b34:	7bba      	ldrb	r2, [r7, #14]
 8000b36:	3203      	adds	r2, #3
 8000b38:	6879      	ldr	r1, [r7, #4]
 8000b3a:	440a      	add	r2, r1
 8000b3c:	7812      	ldrb	r2, [r2, #0]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	461a      	mov	r2, r3
 8000b42:	4b18      	ldr	r3, [pc, #96]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b44:	605a      	str	r2, [r3, #4]
			TxHeader.StdId = 0;
 8000b46:	4b17      	ldr	r3, [pc, #92]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	e011      	b.n	8000b72 <Forward_CAN+0xba>
		}
		else
		{
			//Standard ID
			TxHeader.StdId = ((Data[index+1]<<8) | Data[index+2]);
 8000b4e:	7bbb      	ldrb	r3, [r7, #14]
 8000b50:	3301      	adds	r3, #1
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	021b      	lsls	r3, r3, #8
 8000b5a:	7bba      	ldrb	r2, [r7, #14]
 8000b5c:	3202      	adds	r2, #2
 8000b5e:	6879      	ldr	r1, [r7, #4]
 8000b60:	440a      	add	r2, r1
 8000b62:	7812      	ldrb	r2, [r2, #0]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	461a      	mov	r2, r3
 8000b68:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b6a:	601a      	str	r2, [r3, #0]
			TxHeader.ExtId = 0;
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	605a      	str	r2, [r3, #4]
		}
		if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader,Data+index+3, &TxMailbox) == HAL_OK)
 8000b72:	7bbb      	ldrb	r3, [r7, #14]
 8000b74:	3303      	adds	r3, #3
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	441a      	add	r2, r3
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <Forward_CAN+0xf0>)
 8000b7c:	4909      	ldr	r1, [pc, #36]	@ (8000ba4 <Forward_CAN+0xec>)
 8000b7e:	480b      	ldr	r0, [pc, #44]	@ (8000bac <Forward_CAN+0xf4>)
 8000b80:	f005 f8df 	bl	8005d42 <HAL_CAN_AddTxMessage>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d102      	bne.n	8000b90 <Forward_CAN+0xd8>
		{
			cntr++;
 8000b8a:	7bfb      	ldrb	r3, [r7, #15]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	73fb      	strb	r3, [r7, #15]
	while(cntr < num_frame)
 8000b90:	7bfa      	ldrb	r2, [r7, #15]
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d398      	bcc.n	8000aca <Forward_CAN+0x12>
		}
	}
}
 8000b98:	bf00      	nop
 8000b9a:	bf00      	nop
 8000b9c:	3710      	adds	r7, #16
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000234 	.word	0x20000234
 8000ba8:	20000268 	.word	0x20000268
 8000bac:	20000128 	.word	0x20000128

08000bb0 <PollCANRx>:
		r->cnt++;
	}
}

void PollCANRx()
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
	while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0U)
 8000bb4:	e003      	b.n	8000bbe <PollCANRx+0xe>
	{
		Push_FNFC(&hcan1,&Ring_FNFC);
 8000bb6:	4907      	ldr	r1, [pc, #28]	@ (8000bd4 <PollCANRx+0x24>)
 8000bb8:	4807      	ldr	r0, [pc, #28]	@ (8000bd8 <PollCANRx+0x28>)
 8000bba:	f7ff fed7 	bl	800096c <Push_FNFC>
	while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0U)
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <PollCANRx+0x28>)
 8000bc2:	f005 fab0 	bl	8006126 <HAL_CAN_GetRxFifoFillLevel>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d1f4      	bne.n	8000bb6 <PollCANRx+0x6>
	}
}
 8000bcc:	bf00      	nop
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000274 	.word	0x20000274
 8000bd8:	20000128 	.word	0x20000128

08000bdc <NFC_CAN_DataExchange>:

void NFC_CAN_DataExchange()
{
 8000bdc:	b590      	push	{r4, r7, lr}
 8000bde:	b08b      	sub	sp, #44	@ 0x2c
 8000be0:	af02      	add	r7, sp, #8
	uint16_t   *rxLen;
	uint8_t    *rxData;
	uint32_t num_frame = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	61fb      	str	r3, [r7, #28]
	uint8_t empty = 0x00;
 8000be6:	2300      	movs	r3, #0
 8000be8:	70fb      	strb	r3, [r7, #3]
	uint8_t packet_tail_next = Ring_FNFC.packet_tail;
 8000bea:	4b42      	ldr	r3, [pc, #264]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000bec:	795b      	ldrb	r3, [r3, #5]
 8000bee:	76fb      	strb	r3, [r7, #27]
	ReturnCode err = RFAL_ERR_NONE;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	833b      	strh	r3, [r7, #24]

	while(err == RFAL_ERR_NONE)
 8000bf4:	e072      	b.n	8000cdc <NFC_CAN_DataExchange+0x100>
	{
		__HAL_CAN_DISABLE_IT(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000bf6:	4b40      	ldr	r3, [pc, #256]	@ (8000cf8 <NFC_CAN_DataExchange+0x11c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	695a      	ldr	r2, [r3, #20]
 8000bfc:	4b3e      	ldr	r3, [pc, #248]	@ (8000cf8 <NFC_CAN_DataExchange+0x11c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f022 0202 	bic.w	r2, r2, #2
 8000c04:	615a      	str	r2, [r3, #20]

		// Nothing to transmit
		if(Ring_FNFC.cnt == 0)
 8000c06:	4b3b      	ldr	r3, [pc, #236]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c08:	691b      	ldr	r3, [r3, #16]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d10c      	bne.n	8000c28 <NFC_CAN_DataExchange+0x4c>
		{
			err = demoTransceiveBlocking(&empty, 1, &rxData, &rxLen, RFAL_FWT_NONE);
 8000c0e:	f107 0308 	add.w	r3, r7, #8
 8000c12:	1d3a      	adds	r2, r7, #4
 8000c14:	1cf8      	adds	r0, r7, #3
 8000c16:	f04f 31ff 	mov.w	r1, #4294967295
 8000c1a:	9100      	str	r1, [sp, #0]
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	f000 f871 	bl	8000d04 <demoTransceiveBlocking>
 8000c22:	4603      	mov	r3, r0
 8000c24:	833b      	strh	r3, [r7, #24]
 8000c26:	e03a      	b.n	8000c9e <NFC_CAN_DataExchange+0xc2>
		}
		else{
			uint32_t tx_len = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
			uint32_t tx_index = Ring_FNFC.packet_tail * 256;
 8000c2c:	4b31      	ldr	r3, [pc, #196]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c2e:	795b      	ldrb	r3, [r3, #5]
 8000c30:	021b      	lsls	r3, r3, #8
 8000c32:	613b      	str	r3, [r7, #16]

			if(Ring_FNFC.cnt >= PACKET_MAX_FRAME) //The ring has 1 full packet
 8000c34:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c36:	691b      	ldr	r3, [r3, #16]
 8000c38:	2b16      	cmp	r3, #22
 8000c3a:	d90a      	bls.n	8000c52 <NFC_CAN_DataExchange+0x76>
			{
				num_frame = PACKET_MAX_FRAME;
 8000c3c:	2317      	movs	r3, #23
 8000c3e:	61fb      	str	r3, [r7, #28]
				if(++packet_tail_next == RING_MAX_PACKET)
 8000c40:	7efb      	ldrb	r3, [r7, #27]
 8000c42:	3301      	adds	r3, #1
 8000c44:	76fb      	strb	r3, [r7, #27]
 8000c46:	7efb      	ldrb	r3, [r7, #27]
 8000c48:	2b20      	cmp	r3, #32
 8000c4a:	d105      	bne.n	8000c58 <NFC_CAN_DataExchange+0x7c>
					packet_tail_next = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	76fb      	strb	r3, [r7, #27]
 8000c50:	e002      	b.n	8000c58 <NFC_CAN_DataExchange+0x7c>
			}
			else{
				num_frame = Ring_FNFC.cnt;
 8000c52:	4b28      	ldr	r3, [pc, #160]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c54:	691b      	ldr	r3, [r3, #16]
 8000c56:	61fb      	str	r3, [r7, #28]
			}

			tx_len = num_frame * FRAME_LEN;
 8000c58:	69fa      	ldr	r2, [r7, #28]
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	4413      	add	r3, r2
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	4413      	add	r3, r2
 8000c64:	617b      	str	r3, [r7, #20]
			Ring_FNFC.cnt -= num_frame;
 8000c66:	4b23      	ldr	r3, [pc, #140]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c68:	691a      	ldr	r2, [r3, #16]
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	4a21      	ldr	r2, [pc, #132]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c70:	6113      	str	r3, [r2, #16]
			Ring_FNFC.frame_head = 0;
 8000c72:	4b20      	ldr	r3, [pc, #128]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
			Ring_FNFC.packet_tail = packet_tail_next;
 8000c78:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c7a:	7efb      	ldrb	r3, [r7, #27]
 8000c7c:	7153      	strb	r3, [r2, #5]
			err = demoTransceiveBlocking((Ring_FNFC.buffer+tx_index), tx_len, &rxData, &rxLen, RFAL_FWT_NONE);
 8000c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf4 <NFC_CAN_DataExchange+0x118>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	18d0      	adds	r0, r2, r3
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	b299      	uxth	r1, r3
 8000c8a:	f107 0308 	add.w	r3, r7, #8
 8000c8e:	1d3a      	adds	r2, r7, #4
 8000c90:	f04f 34ff 	mov.w	r4, #4294967295
 8000c94:	9400      	str	r4, [sp, #0]
 8000c96:	f000 f835 	bl	8000d04 <demoTransceiveBlocking>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	833b      	strh	r3, [r7, #24]
		}

		if( err != RFAL_ERR_NONE )
 8000c9e:	8b3b      	ldrh	r3, [r7, #24]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d11f      	bne.n	8000ce4 <NFC_CAN_DataExchange+0x108>
		{	break;  }

		if(memcmp(rxData, &empty, 1) != 0)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	781a      	ldrb	r2, [r3, #0]
 8000ca8:	1cfb      	adds	r3, r7, #3
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d00d      	beq.n	8000ccc <NFC_CAN_DataExchange+0xf0>
		{
			uint8_t rx_frame = *rxLen / FRAME_LEN;
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	4a11      	ldr	r2, [pc, #68]	@ (8000cfc <NFC_CAN_DataExchange+0x120>)
 8000cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000cba:	08db      	lsrs	r3, r3, #3
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	73fb      	strb	r3, [r7, #15]
			Forward_CAN(rxData, rx_frame);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	7bfa      	ldrb	r2, [r7, #15]
 8000cc4:	4611      	mov	r1, r2
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fef6 	bl	8000ab8 <Forward_CAN>
			//total_frame += rx_frame;
		}
		__HAL_CAN_ENABLE_IT(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf8 <NFC_CAN_DataExchange+0x11c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	695a      	ldr	r2, [r3, #20]
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <NFC_CAN_DataExchange+0x11c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f042 0202 	orr.w	r2, r2, #2
 8000cda:	615a      	str	r2, [r3, #20]
	while(err == RFAL_ERR_NONE)
 8000cdc:	8b3b      	ldrh	r3, [r7, #24]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d089      	beq.n	8000bf6 <NFC_CAN_DataExchange+0x1a>
 8000ce2:	e000      	b.n	8000ce6 <NFC_CAN_DataExchange+0x10a>
		{	break;  }
 8000ce4:	bf00      	nop
	}

	platformLog("\r\n Device removed.\r\n");
 8000ce6:	4806      	ldr	r0, [pc, #24]	@ (8000d00 <NFC_CAN_DataExchange+0x124>)
 8000ce8:	f010 fa7a 	bl	80111e0 <logUsart>
	//platformLog("Total CAN Rx: %u \r\n", total_CAN_Rx);
	//platformLog("timer: %u %u %u\r\n", maxTime2, maxTime3, maxTime4);
	//maxTime2 = maxTime3 = maxTime4 = 0;
	//total_CAN_Rx = 0;
}
 8000cec:	bf00      	nop
 8000cee:	3724      	adds	r7, #36	@ 0x24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd90      	pop	{r4, r7, pc}
 8000cf4:	20000274 	.word	0x20000274
 8000cf8:	20000128 	.word	0x20000128
 8000cfc:	ba2e8ba3 	.word	0xba2e8ba3
 8000d00:	08011d04 	.word	0x08011d04

08000d04 <demoTransceiveBlocking>:
 *  \return RFAL_ERR_NONE : No error, activation successful
 *
 *****************************************************************************
 */
ReturnCode demoTransceiveBlocking( uint8_t *txBuf, uint16_t txBufSize, uint8_t **rxData, uint16_t **rcvLen, uint32_t fwt )
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	af02      	add	r7, sp, #8
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	607a      	str	r2, [r7, #4]
 8000d0e:	603b      	str	r3, [r7, #0]
 8000d10:	460b      	mov	r3, r1
 8000d12:	817b      	strh	r3, [r7, #10]
    ReturnCode err;

    err = rfalNfcDataExchangeStart( txBuf, txBufSize, rxData, rcvLen, fwt );
 8000d14:	8979      	ldrh	r1, [r7, #10]
 8000d16:	6a3b      	ldr	r3, [r7, #32]
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	687a      	ldr	r2, [r7, #4]
 8000d1e:	68f8      	ldr	r0, [r7, #12]
 8000d20:	f00a febe 	bl	800baa0 <rfalNfcDataExchangeStart>
 8000d24:	4603      	mov	r3, r0
 8000d26:	82fb      	strh	r3, [r7, #22]

    if( err == RFAL_ERR_NONE )
 8000d28:	8afb      	ldrh	r3, [r7, #22]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d108      	bne.n	8000d40 <demoTransceiveBlocking+0x3c>
    {
        do{
            rfalNfcWorker();
 8000d2e:	f00a fc6f 	bl	800b610 <rfalNfcWorker>
            err = rfalNfcDataExchangeGetStatus();
 8000d32:	f00a ffb5 	bl	800bca0 <rfalNfcDataExchangeGetStatus>
 8000d36:	4603      	mov	r3, r0
 8000d38:	82fb      	strh	r3, [r7, #22]
        }
        while( err == RFAL_ERR_BUSY );
 8000d3a:	8afb      	ldrh	r3, [r7, #22]
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	d0f6      	beq.n	8000d2e <demoTransceiveBlocking+0x2a>
    }

    return err;
 8000d40:	8afb      	ldrh	r3, [r7, #22]
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d52:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <HAL_MspInit+0x44>)
 8000d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d56:	4a0e      	ldr	r2, [pc, #56]	@ (8000d90 <HAL_MspInit+0x44>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <HAL_MspInit+0x44>)
 8000d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d6a:	4b09      	ldr	r3, [pc, #36]	@ (8000d90 <HAL_MspInit+0x44>)
 8000d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d6e:	4a08      	ldr	r2, [pc, #32]	@ (8000d90 <HAL_MspInit+0x44>)
 8000d70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d74:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <HAL_MspInit+0x44>)
 8000d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d7e:	603b      	str	r3, [r7, #0]
 8000d80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000

08000d94 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	@ 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a2c      	ldr	r2, [pc, #176]	@ (8000e64 <HAL_CAN_MspInit+0xd0>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d151      	bne.n	8000e5a <HAL_CAN_MspInit+0xc6>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000db6:	4b2c      	ldr	r3, [pc, #176]	@ (8000e68 <HAL_CAN_MspInit+0xd4>)
 8000db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dba:	4a2b      	ldr	r2, [pc, #172]	@ (8000e68 <HAL_CAN_MspInit+0xd4>)
 8000dbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dc2:	4b29      	ldr	r3, [pc, #164]	@ (8000e68 <HAL_CAN_MspInit+0xd4>)
 8000dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dce:	4b26      	ldr	r3, [pc, #152]	@ (8000e68 <HAL_CAN_MspInit+0xd4>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	4a25      	ldr	r2, [pc, #148]	@ (8000e68 <HAL_CAN_MspInit+0xd4>)
 8000dd4:	f043 0302 	orr.w	r3, r3, #2
 8000dd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dda:	4b23      	ldr	r3, [pc, #140]	@ (8000e68 <HAL_CAN_MspInit+0xd4>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000de6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	2302      	movs	r3, #2
 8000dee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df0:	2301      	movs	r3, #1
 8000df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df4:	2303      	movs	r3, #3
 8000df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000df8:	2309      	movs	r3, #9
 8000dfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfc:	f107 0314 	add.w	r3, r7, #20
 8000e00:	4619      	mov	r1, r3
 8000e02:	481a      	ldr	r0, [pc, #104]	@ (8000e6c <HAL_CAN_MspInit+0xd8>)
 8000e04:	f005 fdfa 	bl	80069fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e16:	2303      	movs	r3, #3
 8000e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000e1a:	2309      	movs	r3, #9
 8000e1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1e:	f107 0314 	add.w	r3, r7, #20
 8000e22:	4619      	mov	r1, r3
 8000e24:	4811      	ldr	r0, [pc, #68]	@ (8000e6c <HAL_CAN_MspInit+0xd8>)
 8000e26:	f005 fde9 	bl	80069fc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	2013      	movs	r0, #19
 8000e30:	f005 fcd1 	bl	80067d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000e34:	2013      	movs	r0, #19
 8000e36:	f005 fcea 	bl	800680e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2014      	movs	r0, #20
 8000e40:	f005 fcc9 	bl	80067d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000e44:	2014      	movs	r0, #20
 8000e46:	f005 fce2 	bl	800680e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	2015      	movs	r0, #21
 8000e50:	f005 fcc1 	bl	80067d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000e54:	2015      	movs	r0, #21
 8000e56:	f005 fcda 	bl	800680e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000e5a:	bf00      	nop
 8000e5c:	3728      	adds	r7, #40	@ 0x28
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40006400 	.word	0x40006400
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	48000400 	.word	0x48000400

08000e70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b087      	sub	sp, #28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e80:	d10b      	bne.n	8000e9a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e82:	4b1a      	ldr	r3, [pc, #104]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e86:	4a19      	ldr	r2, [pc, #100]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e8e:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697b      	ldr	r3, [r7, #20]
  }

  if(htim_base->Instance==TIM3)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a14      	ldr	r2, [pc, #80]	@ (8000ef0 <HAL_TIM_Base_MspInit+0x80>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d10b      	bne.n	8000ebc <HAL_TIM_Base_MspInit+0x4c>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ea4:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ea8:	4a10      	ldr	r2, [pc, #64]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000eaa:	f043 0302 	orr.w	r3, r3, #2
 8000eae:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb4:	f003 0302 	and.w	r3, r3, #2
 8000eb8:	613b      	str	r3, [r7, #16]
 8000eba:	693b      	ldr	r3, [r7, #16]
  }

  if(htim_base->Instance==TIM4)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef4 <HAL_TIM_Base_MspInit+0x84>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d10b      	bne.n	8000ede <HAL_TIM_Base_MspInit+0x6e>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000ec6:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eca:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000ecc:	f043 0304 	orr.w	r3, r3, #4
 8000ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <HAL_TIM_Base_MspInit+0x7c>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	f003 0304 	and.w	r3, r3, #4
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
  }

}
 8000ede:	bf00      	nop
 8000ee0:	371c      	adds	r7, #28
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40000400 	.word	0x40000400
 8000ef4:	40000800 	.word	0x40000800

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <NMI_Handler+0x4>

08000f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <HardFault_Handler+0x4>

08000f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <MemManage_Handler+0x4>

08000f10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4e:	f004 fcab 	bl	80058a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8000f5c:	4802      	ldr	r0, [pc, #8]	@ (8000f68 <EXTI0_IRQHandler+0x10>)
 8000f5e:	f005 fd1d 	bl	800699c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20001320 	.word	0x20001320

08000f6c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000f70:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <CAN1_TX_IRQHandler+0x10>)
 8000f72:	f005 f926 	bl	80061c2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000128 	.word	0x20000128

08000f80 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000f84:	4802      	ldr	r0, [pc, #8]	@ (8000f90 <CAN1_RX0_IRQHandler+0x10>)
 8000f86:	f005 f91c 	bl	80061c2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000128 	.word	0x20000128

08000f94 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000f98:	4802      	ldr	r0, [pc, #8]	@ (8000fa4 <CAN1_RX1_IRQHandler+0x10>)
 8000f9a:	f005 f912 	bl	80061c2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000128 	.word	0x20000128

08000fa8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000fac:	4802      	ldr	r0, [pc, #8]	@ (8000fb8 <SPI1_IRQHandler+0x10>)
 8000fae:	f007 ffb5 	bl	8008f1c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000288 	.word	0x20000288

08000fbc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fc0:	4802      	ldr	r0, [pc, #8]	@ (8000fcc <USART2_IRQHandler+0x10>)
 8000fc2:	f008 fc5d 	bl	8009880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	200005b4 	.word	0x200005b4

08000fd0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <EXTI15_10_IRQHandler+0x10>)
 8000fd6:	f005 fce1 	bl	800699c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000004 	.word	0x20000004

08000fe4 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <BSP_SPI1_Init+0x54>)
 8000ff0:	4a12      	ldr	r2, [pc, #72]	@ (800103c <BSP_SPI1_Init+0x58>)
 8000ff2:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000ff4:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <BSP_SPI1_Init+0x5c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	1c5a      	adds	r2, r3, #1
 8000ffa:	4911      	ldr	r1, [pc, #68]	@ (8001040 <BSP_SPI1_Init+0x5c>)
 8000ffc:	600a      	str	r2, [r1, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d114      	bne.n	800102c <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8001002:	480d      	ldr	r0, [pc, #52]	@ (8001038 <BSP_SPI1_Init+0x54>)
 8001004:	f008 f888 	bl	8009118 <HAL_SPI_GetState>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10e      	bne.n	800102c <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 800100e:	480a      	ldr	r0, [pc, #40]	@ (8001038 <BSP_SPI1_Init+0x54>)
 8001010:	f000 f862 	bl	80010d8 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d108      	bne.n	800102c <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 800101a:	4807      	ldr	r0, [pc, #28]	@ (8001038 <BSP_SPI1_Init+0x54>)
 800101c:	f000 f81a 	bl	8001054 <MX_SPI1_Init>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d002      	beq.n	800102c <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8001026:	f06f 0307 	mvn.w	r3, #7
 800102a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 800102c:	687b      	ldr	r3, [r7, #4]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000288 	.word	0x20000288
 800103c:	40013000 	.word	0x40013000
 8001040:	200002ec 	.word	0x200002ec

08001044 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001048:	f004 fc42 	bl	80058d0 <HAL_GetTick>
 800104c:	4603      	mov	r3, r0
}
 800104e:	4618      	mov	r0, r3
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800105c:	2300      	movs	r3, #0
 800105e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	4a1c      	ldr	r2, [pc, #112]	@ (80010d4 <MX_SPI1_Init+0x80>)
 8001064:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800106c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800107a:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800108e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2218      	movs	r2, #24
 8001094:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2207      	movs	r2, #7
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2200      	movs	r2, #0
 80010b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f007 f9b2 	bl	8008424 <HAL_SPI_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3710      	adds	r7, #16
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40013000 	.word	0x40013000

080010d8 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	@ 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001190 <SPI1_MspInit+0xb8>)
 80010e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e4:	4a2a      	ldr	r2, [pc, #168]	@ (8001190 <SPI1_MspInit+0xb8>)
 80010e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ec:	4b28      	ldr	r3, [pc, #160]	@ (8001190 <SPI1_MspInit+0xb8>)
 80010ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f8:	4b25      	ldr	r3, [pc, #148]	@ (8001190 <SPI1_MspInit+0xb8>)
 80010fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fc:	4a24      	ldr	r2, [pc, #144]	@ (8001190 <SPI1_MspInit+0xb8>)
 80010fe:	f043 0301 	orr.w	r3, r3, #1
 8001102:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001104:	4b22      	ldr	r3, [pc, #136]	@ (8001190 <SPI1_MspInit+0xb8>)
 8001106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001110:	2320      	movs	r3, #32
 8001112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001114:	2302      	movs	r3, #2
 8001116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111c:	2303      	movs	r3, #3
 800111e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001120:	2305      	movs	r3, #5
 8001122:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	4619      	mov	r1, r3
 800112a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112e:	f005 fc65 	bl	80069fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001132:	2340      	movs	r3, #64	@ 0x40
 8001134:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001136:	2302      	movs	r3, #2
 8001138:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113e:	2303      	movs	r3, #3
 8001140:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001142:	2305      	movs	r3, #5
 8001144:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	4619      	mov	r1, r3
 800114c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001150:	f005 fc54 	bl	80069fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001158:	2302      	movs	r3, #2
 800115a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001160:	2303      	movs	r3, #3
 8001162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001164:	2305      	movs	r3, #5
 8001166:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	4619      	mov	r1, r3
 800116e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001172:	f005 fc43 	bl	80069fc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	2100      	movs	r1, #0
 800117a:	2023      	movs	r0, #35	@ 0x23
 800117c:	f005 fb2b 	bl	80067d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001180:	2023      	movs	r0, #35	@ 0x23
 8001182:	f005 fb44 	bl	800680e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001186:	bf00      	nop
 8001188:	3728      	adds	r7, #40	@ 0x28
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40021000 	.word	0x40021000

08001194 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800119c:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <_sbrk+0x5c>)
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <_sbrk+0x60>)
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a8:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <_sbrk+0x64>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d102      	bne.n	80011b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b0:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <_sbrk+0x64>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	@ (80011fc <_sbrk+0x68>)
 80011b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b6:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <_sbrk+0x64>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d207      	bcs.n	80011d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c4:	f010 f9e8 	bl	8011598 <__errno>
 80011c8:	4603      	mov	r3, r0
 80011ca:	220c      	movs	r2, #12
 80011cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	e009      	b.n	80011e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d4:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <_sbrk+0x64>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011da:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <_sbrk+0x64>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	4a05      	ldr	r2, [pc, #20]	@ (80011f8 <_sbrk+0x64>)
 80011e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011e6:	68fb      	ldr	r3, [r7, #12]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20018000 	.word	0x20018000
 80011f4:	00000800 	.word	0x00000800
 80011f8:	200002f0 	.word	0x200002f0
 80011fc:	20001470 	.word	0x20001470

08001200 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001204:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <SystemInit+0x20>)
 8001206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800120a:	4a05      	ldr	r2, [pc, #20]	@ (8001220 <SystemInit+0x20>)
 800120c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001210:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001224:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800125c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001228:	f7ff ffea 	bl	8001200 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800122c:	480c      	ldr	r0, [pc, #48]	@ (8001260 <LoopForever+0x6>)
  ldr r1, =_edata
 800122e:	490d      	ldr	r1, [pc, #52]	@ (8001264 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001230:	4a0d      	ldr	r2, [pc, #52]	@ (8001268 <LoopForever+0xe>)
  movs r3, #0
 8001232:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001234:	e002      	b.n	800123c <LoopCopyDataInit>

08001236 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001236:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001238:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800123a:	3304      	adds	r3, #4

0800123c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800123c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800123e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001240:	d3f9      	bcc.n	8001236 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001242:	4a0a      	ldr	r2, [pc, #40]	@ (800126c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001244:	4c0a      	ldr	r4, [pc, #40]	@ (8001270 <LoopForever+0x16>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001248:	e001      	b.n	800124e <LoopFillZerobss>

0800124a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800124a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800124c:	3204      	adds	r2, #4

0800124e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800124e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001250:	d3fb      	bcc.n	800124a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001252:	f010 f9a7 	bl	80115a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001256:	f7ff f999 	bl	800058c <main>

0800125a <LoopForever>:

LoopForever:
    b LoopForever
 800125a:	e7fe      	b.n	800125a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800125c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001264:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8001268:	0801242c 	.word	0x0801242c
  ldr r2, =_sbss
 800126c:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8001270:	20001470 	.word	0x20001470

08001274 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001274:	e7fe      	b.n	8001274 <ADC1_2_IRQHandler>
	...

08001278 <rfalInitialize>:
*/


/*******************************************************************************/
ReturnCode rfalInitialize( void )
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    RFAL_EXIT_ON_ERR( err, st25r3916Initialize() );
 800127e:	f002 ffed 	bl	800425c <st25r3916Initialize>
 8001282:	4603      	mov	r3, r0
 8001284:	80fb      	strh	r3, [r7, #6]
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <rfalInitialize+0x18>
 800128c:	88fb      	ldrh	r3, [r7, #6]
 800128e:	e05b      	b.n	8001348 <rfalInitialize+0xd0>
    
    st25r3916ClearInterrupts();
 8001290:	f004 f858 	bl	8005344 <st25r3916ClearInterrupts>
    
    /* Disable any previous observation mode */
    rfalST25R3916ObsModeDisable();
 8001294:	2140      	movs	r1, #64	@ 0x40
 8001296:	2001      	movs	r0, #1
 8001298:	f003 fd53 	bl	8004d42 <st25r3916WriteTestRegister>
    
    /*******************************************************************************/    
    /* Apply RF Chip generic initialization */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_INIT) );
 800129c:	2000      	movs	r0, #0
 800129e:	f009 fb29 	bl	800a8f4 <rfalSetAnalogConfig>
    

    /*******************************************************************************/
    /* Enable External Field Detector as: Automatics */
    st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_auto_efd );
 80012a2:	2203      	movs	r2, #3
 80012a4:	2103      	movs	r1, #3
 80012a6:	2002      	movs	r0, #2
 80012a8:	f003 fdd4 	bl	8004e54 <st25r3916ChangeRegisterBits>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 80012ac:	f001 ff74 	bl	8003198 <rfalFIFOStatusClear>
    
    
    /*******************************************************************************/
    gRFAL.state              = RFAL_STATE_INIT;
 80012b0:	4b27      	ldr	r3, [pc, #156]	@ (8001350 <rfalInitialize+0xd8>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	701a      	strb	r2, [r3, #0]
    gRFAL.mode               = RFAL_MODE_NONE;
 80012b6:	4b26      	ldr	r3, [pc, #152]	@ (8001350 <rfalInitialize+0xd8>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	705a      	strb	r2, [r3, #1]
    gRFAL.field              = false;
 80012bc:	4b24      	ldr	r3, [pc, #144]	@ (8001350 <rfalInitialize+0xd8>)
 80012be:	2200      	movs	r2, #0
 80012c0:	711a      	strb	r2, [r3, #4]
    
    /* Set RFAL default configs */
    gRFAL.conf.obsvModeRx    = RFAL_OBSMODE_DISABLE;
 80012c2:	4b23      	ldr	r3, [pc, #140]	@ (8001350 <rfalInitialize+0xd8>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	719a      	strb	r2, [r3, #6]
    gRFAL.conf.obsvModeTx    = RFAL_OBSMODE_DISABLE;
 80012c8:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <rfalInitialize+0xd8>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	715a      	strb	r2, [r3, #5]
    gRFAL.conf.eHandling     = RFAL_ERRORHANDLING_NONE;
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <rfalInitialize+0xd8>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	71da      	strb	r2, [r3, #7]
    
    /* Transceive set to IDLE */
    gRFAL.TxRx.lastState     = RFAL_TXRX_STATE_IDLE;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001350 <rfalInitialize+0xd8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	765a      	strb	r2, [r3, #25]
    gRFAL.TxRx.state         = RFAL_TXRX_STATE_IDLE;
 80012da:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <rfalInitialize+0xd8>)
 80012dc:	2200      	movs	r2, #0
 80012de:	761a      	strb	r2, [r3, #24]
    
    /* Disable all timings */
    gRFAL.timings.FDTListen  = RFAL_TIMING_NONE;
 80012e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001350 <rfalInitialize+0xd8>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
    gRFAL.timings.FDTPoll    = RFAL_TIMING_NONE;
 80012e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <rfalInitialize+0xd8>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
    gRFAL.timings.GT         = RFAL_TIMING_NONE;
 80012ec:	4b18      	ldr	r3, [pc, #96]	@ (8001350 <rfalInitialize+0xd8>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
    gRFAL.timings.nTRFW      = 0U;
 80012f2:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <rfalInitialize+0xd8>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	751a      	strb	r2, [r3, #20]
    /* Destroy any previous pending timers */
    rfalTimerDestroy( gRFAL.tmr.GT );
    rfalTimerDestroy( gRFAL.tmr.txRx );
    rfalTimerDestroy( gRFAL.tmr.RXE );
    rfalTimerDestroy( gRFAL.tmr.PPON2 );
    gRFAL.tmr.GT             = RFAL_TIMING_NONE;
 80012f8:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <rfalInitialize+0xd8>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	641a      	str	r2, [r3, #64]	@ 0x40
    gRFAL.tmr.txRx           = RFAL_TIMING_NONE;
 80012fe:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <rfalInitialize+0xd8>)
 8001300:	2200      	movs	r2, #0
 8001302:	64da      	str	r2, [r3, #76]	@ 0x4c
    gRFAL.tmr.RXE            = RFAL_TIMING_NONE;
 8001304:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <rfalInitialize+0xd8>)
 8001306:	2200      	movs	r2, #0
 8001308:	645a      	str	r2, [r3, #68]	@ 0x44
    gRFAL.tmr.PPON2          = RFAL_TIMING_NONE;
 800130a:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <rfalInitialize+0xd8>)
 800130c:	2200      	movs	r2, #0
 800130e:	649a      	str	r2, [r3, #72]	@ 0x48
    
    
    gRFAL.callbacks.preTxRx  = NULL;
 8001310:	4b0f      	ldr	r3, [pc, #60]	@ (8001350 <rfalInitialize+0xd8>)
 8001312:	2200      	movs	r2, #0
 8001314:	651a      	str	r2, [r3, #80]	@ 0x50
    gRFAL.callbacks.postTxRx = NULL;
 8001316:	4b0e      	ldr	r3, [pc, #56]	@ (8001350 <rfalInitialize+0xd8>)
 8001318:	2200      	movs	r2, #0
 800131a:	655a      	str	r2, [r3, #84]	@ 0x54
    gRFAL.callbacks.syncTxRx = NULL;
 800131c:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <rfalInitialize+0xd8>)
 800131e:	2200      	movs	r2, #0
 8001320:	659a      	str	r2, [r3, #88]	@ 0x58
    
#if RFAL_FEATURE_NFCV    
    /* Initialize NFC-V Data */
    gRFAL.nfcvData.ignoreBits = 0;
 8001322:	4b0b      	ldr	r3, [pc, #44]	@ (8001350 <rfalInitialize+0xd8>)
 8001324:	2200      	movs	r2, #0
 8001326:	f8a3 22a8 	strh.w	r2, [r3, #680]	@ 0x2a8
#endif /* RFAL_FEATURE_NFCV */
    

#if RFAL_FEATURE_LISTEN_MODE
    /* Initialize Listen Mode */
    gRFAL.Lm.state           = RFAL_LM_STATE_NOT_INIT;
 800132a:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <rfalInitialize+0xd8>)
 800132c:	2200      	movs	r2, #0
 800132e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    gRFAL.Lm.brDetected      = RFAL_BR_KEEP;
 8001332:	4b07      	ldr	r3, [pc, #28]	@ (8001350 <rfalInitialize+0xd8>)
 8001334:	22ff      	movs	r2, #255	@ 0xff
 8001336:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
    gRFAL.Lm.iniFlag         = false;
 800133a:	4b05      	ldr	r3, [pc, #20]	@ (8001350 <rfalInitialize+0xd8>)
 800133c:	2200      	movs	r2, #0
 800133e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    
    
    /*******************************************************************************/    
    /* Perform Automatic Calibration (if configured to do so).                     *
     * Registers set by rfalSetAnalogConfig will tell rfalCalibrate what to perform*/
    rfalCalibrate();
 8001342:	f000 f807 	bl	8001354 <rfalCalibrate>
    
    return RFAL_ERR_NONE;
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200002f4 	.word	0x200002f4

08001354 <rfalCalibrate>:


/*******************************************************************************/
ReturnCode rfalCalibrate( void )
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
    uint16_t resValue;
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 800135a:	4b0b      	ldr	r3, [pc, #44]	@ (8001388 <rfalCalibrate+0x34>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d101      	bne.n	8001366 <rfalCalibrate+0x12>
    {
        return RFAL_ERR_WRONG_STATE;
 8001362:	2321      	movs	r3, #33	@ 0x21
 8001364:	e00c      	b.n	8001380 <rfalCalibrate+0x2c>
    /*******************************************************************************/
    /* Perform ST25R3916 regulators and antenna calibration                        */
    /*******************************************************************************/
    
    /* Automatic regulator adjustment only performed if not set manually on Analog Configs */
    if( st25r3916CheckReg( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s, 0x00 ) )
 8001366:	2200      	movs	r2, #0
 8001368:	2180      	movs	r1, #128	@ 0x80
 800136a:	202c      	movs	r0, #44	@ 0x2c
 800136c:	f003 fdf6 	bl	8004f5c <st25r3916CheckReg>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d003      	beq.n	800137e <rfalCalibrate+0x2a>
    {
        /* Adjust the regulators so that Antenna Calibrate has better Regulator values */
        st25r3916AdjustRegulators( &resValue );
 8001376:	1dbb      	adds	r3, r7, #6
 8001378:	4618      	mov	r0, r3
 800137a:	f003 f86b 	bl	8004454 <st25r3916AdjustRegulators>
    }
    
    return RFAL_ERR_NONE;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	200002f4 	.word	0x200002f4

0800138c <rfalSetMode>:
}


/*******************************************************************************/
ReturnCode rfalSetMode( rfalMode mode, rfalBitRate txBR, rfalBitRate rxBR )
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	71fb      	strb	r3, [r7, #7]
 8001396:	460b      	mov	r3, r1
 8001398:	71bb      	strb	r3, [r7, #6]
 800139a:	4613      	mov	r3, r2
 800139c:	717b      	strb	r3, [r7, #5]

    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 800139e:	4b9b      	ldr	r3, [pc, #620]	@ (800160c <rfalSetMode+0x280>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <rfalSetMode+0x1e>
    {
        return RFAL_ERR_WRONG_STATE;
 80013a6:	2321      	movs	r3, #33	@ 0x21
 80013a8:	e12b      	b.n	8001602 <rfalSetMode+0x276>
    }
    
    /* Check allowed bit rate value */
    if( (txBR == RFAL_BR_KEEP) || (rxBR == RFAL_BR_KEEP) )
 80013aa:	79bb      	ldrb	r3, [r7, #6]
 80013ac:	2bff      	cmp	r3, #255	@ 0xff
 80013ae:	d002      	beq.n	80013b6 <rfalSetMode+0x2a>
 80013b0:	797b      	ldrb	r3, [r7, #5]
 80013b2:	2bff      	cmp	r3, #255	@ 0xff
 80013b4:	d101      	bne.n	80013ba <rfalSetMode+0x2e>
    {
        return RFAL_ERR_PARAM;
 80013b6:	2307      	movs	r3, #7
 80013b8:	e123      	b.n	8001602 <rfalSetMode+0x276>
    }

    switch( mode )
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	3b01      	subs	r3, #1
 80013be:	2b0c      	cmp	r3, #12
 80013c0:	f200 810b 	bhi.w	80015da <rfalSetMode+0x24e>
 80013c4:	a201      	add	r2, pc, #4	@ (adr r2, 80013cc <rfalSetMode+0x40>)
 80013c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ca:	bf00      	nop
 80013cc:	08001401 	.word	0x08001401
 80013d0:	08001423 	.word	0x08001423
 80013d4:	08001445 	.word	0x08001445
 80013d8:	0800147b 	.word	0x0800147b
 80013dc:	080014b1 	.word	0x080014b1
 80013e0:	080014e7 	.word	0x080014e7
 80013e4:	08001509 	.word	0x08001509
 80013e8:	08001509 	.word	0x08001509
 80013ec:	08001523 	.word	0x08001523
 80013f0:	08001593 	.word	0x08001593
 80013f4:	080015d7 	.word	0x080015d7
 80013f8:	080015b5 	.word	0x080015b5
 80013fc:	08001557 	.word	0x08001557
    {
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001400:	2104      	movs	r1, #4
 8001402:	2002      	movs	r0, #2
 8001404:	f003 fcc2 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443A mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443a );
 8001408:	2108      	movs	r1, #8
 800140a:	2003      	movs	r0, #3
 800140c:	f003 fb6e 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001410:	f240 1001 	movw	r0, #257	@ 0x101
 8001414:	f009 fa6e 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001418:	f44f 7081 	mov.w	r0, #258	@ 0x102
 800141c:	f009 fa6a 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001420:	e0dd      	b.n	80015de <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA_T1T:
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001422:	2104      	movs	r1, #4
 8001424:	2002      	movs	r0, #2
 8001426:	f003 fcb1 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Enable Topaz mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_topaz );
 800142a:	2120      	movs	r1, #32
 800142c:	2003      	movs	r0, #3
 800142e:	f003 fb5d 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001432:	f240 1001 	movw	r0, #257	@ 0x101
 8001436:	f009 fa5d 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800143a:	f44f 7081 	mov.w	r0, #258	@ 0x102
 800143e:	f009 fa59 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001442:	e0cc      	b.n	80015de <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCB:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001444:	2104      	movs	r1, #4
 8001446:	2002      	movs	r0, #2
 8001448:	f003 fca0 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443B mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 800144c:	2110      	movs	r1, #16
 800144e:	2003      	movs	r0, #3
 8001450:	f003 fb4c 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set the EGT, SOF, EOF and EOF */
            st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 8001454:	2200      	movs	r2, #0
 8001456:	21fc      	movs	r1, #252	@ 0xfc
 8001458:	2006      	movs	r0, #6
 800145a:	f003 fcfb 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                      ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                        
            /* Set the minimum TR1, SOF, EOF and EOF12 */
            st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 800145e:	2200      	movs	r2, #0
 8001460:	21f0      	movs	r1, #240	@ 0xf0
 8001462:	2007      	movs	r0, #7
 8001464:	f003 fcf6 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                      (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs) );


            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001468:	f240 2001 	movw	r0, #513	@ 0x201
 800146c:	f009 fa42 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001470:	f240 2002 	movw	r0, #514	@ 0x202
 8001474:	f009 fa3e 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001478:	e0b1      	b.n	80015de <rfalSetMode+0x252>
            
        /*******************************************************************************/    
        case RFAL_MODE_POLL_B_PRIME:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 800147a:	2104      	movs	r1, #4
 800147c:	2002      	movs	r0, #2
 800147e:	f003 fc85 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Enable ISO14443B mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 8001482:	2110      	movs	r1, #16
 8001484:	2003      	movs	r0, #3
 8001486:	f003 fb31 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set the EGT, SOF, EOF and EOF */
            st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 800148a:	2200      	movs	r2, #0
 800148c:	21fc      	movs	r1, #252	@ 0xfc
 800148e:	2006      	movs	r0, #6
 8001490:	f003 fce0 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                      ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                        
            /* Set the minimum TR1, EOF and EOF12 */
            st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 8001494:	2220      	movs	r2, #32
 8001496:	21f0      	movs	r1, #240	@ 0xf0
 8001498:	2007      	movs	r0, #7
 800149a:	f003 fcdb 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                      (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                      (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs | ST25R3916_REG_ISO14443B_2_no_sof  ) );


            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800149e:	f240 2001 	movw	r0, #513	@ 0x201
 80014a2:	f009 fa27 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 80014a6:	f240 2002 	movw	r0, #514	@ 0x202
 80014aa:	f009 fa23 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 80014ae:	e096      	b.n	80015de <rfalSetMode+0x252>
            
            /*******************************************************************************/    
            case RFAL_MODE_POLL_B_CTS:
                
                /* Disable wake up mode, if set */
                st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 80014b0:	2104      	movs	r1, #4
 80014b2:	2002      	movs	r0, #2
 80014b4:	f003 fc6a 	bl	8004d8c <st25r3916ClrRegisterBits>
                
                /* Enable ISO14443B mode */
                st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_iso14443b );
 80014b8:	2110      	movs	r1, #16
 80014ba:	2003      	movs	r0, #3
 80014bc:	f003 fb16 	bl	8004aec <st25r3916WriteRegister>
                
                /* Set the EGT, SOF, EOF and EOF */
                st25r3916ChangeRegisterBits(  ST25R3916_REG_ISO14443B_1,
 80014c0:	2200      	movs	r2, #0
 80014c2:	21fc      	movs	r1, #252	@ 0xfc
 80014c4:	2006      	movs	r0, #6
 80014c6:	f003 fcc5 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                          (ST25R3916_REG_ISO14443B_1_egt_mask | ST25R3916_REG_ISO14443B_1_sof_mask | ST25R3916_REG_ISO14443B_1_eof), 
                                          ( (0U<<ST25R3916_REG_ISO14443B_1_egt_shift) | ST25R3916_REG_ISO14443B_1_sof_0_10etu | ST25R3916_REG_ISO14443B_1_sof_1_2etu | ST25R3916_REG_ISO14443B_1_eof_10etu) );
                            
                /* Set the minimum TR1, clear SOF, EOF and EOF12 */
                st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443B_2, 
 80014ca:	2230      	movs	r2, #48	@ 0x30
 80014cc:	21f0      	movs	r1, #240	@ 0xf0
 80014ce:	2007      	movs	r0, #7
 80014d0:	f003 fcc0 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                          (ST25R3916_REG_ISO14443B_2_tr1_mask | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof),
                                          (ST25R3916_REG_ISO14443B_2_tr1_80fs80fs | ST25R3916_REG_ISO14443B_2_no_sof | ST25R3916_REG_ISO14443B_2_no_eof ) );


                /* Set Analog configurations for this mode and bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 80014d4:	f240 2001 	movw	r0, #513	@ 0x201
 80014d8:	f009 fa0c 	bl	800a8f4 <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 80014dc:	f240 2002 	movw	r0, #514	@ 0x202
 80014e0:	f009 fa08 	bl	800a8f4 <rfalSetAnalogConfig>
                break;
 80014e4:	e07b      	b.n	80015de <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCF:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 80014e6:	2104      	movs	r1, #4
 80014e8:	2002      	movs	r0, #2
 80014ea:	f003 fc4f 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Enable FeliCa mode */
            st25r3916WriteRegister( ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_felica );
 80014ee:	2118      	movs	r1, #24
 80014f0:	2003      	movs	r0, #3
 80014f2:	f003 fafb 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 80014f6:	f240 4001 	movw	r0, #1025	@ 0x401
 80014fa:	f009 f9fb 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 80014fe:	f240 4002 	movw	r0, #1026	@ 0x402
 8001502:	f009 f9f7 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001506:	e06a      	b.n	80015de <rfalSetMode+0x252>
            #if !RFAL_FEATURE_NFCV
                return RFAL_ERR_DISABLED;
            #else
                
                /* Disable wake up mode, if set */
                st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001508:	2104      	movs	r1, #4
 800150a:	2002      	movs	r0, #2
 800150c:	f003 fc3e 	bl	8004d8c <st25r3916ClrRegisterBits>
                
                /* Set Analog configurations for this mode and bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001510:	f241 0001 	movw	r0, #4097	@ 0x1001
 8001514:	f009 f9ee 	bl	800a8f4 <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001518:	f241 0002 	movw	r0, #4098	@ 0x1002
 800151c:	f009 f9ea 	bl	800a8f4 <rfalSetAnalogConfig>
                break;
 8001520:	e05d      	b.n	80015de <rfalSetMode+0x252>

        /*******************************************************************************/
        case RFAL_MODE_POLL_ACTIVE_P2P:
            
            /* Set NFCIP1 active communication Initiator mode and Automatic Response RF Collision Avoidance to always after EOF */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_init | ST25R3916_REG_MODE_om_nfc | ST25R3916_REG_MODE_nfc_ar_eof) );
 8001522:	2102      	movs	r1, #2
 8001524:	2003      	movs	r0, #3
 8001526:	f003 fae1 	bl	8004aec <st25r3916WriteRegister>
        
            /* External Field Detector enabled as Automatics on rfalInitialize() */ 
            
            /* Set NRT to start at end of TX (own) field */
            st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc_off );
 800152a:	2200      	movs	r2, #0
 800152c:	2104      	movs	r1, #4
 800152e:	2012      	movs	r0, #18
 8001530:	f003 fc90 	bl	8004e54 <st25r3916ChangeRegisterBits>
            
            /* Set GPT to start after end of TX, as GPT is used in active communication mode to timeout the field switching off after TXE */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( RFAL_AP2P_FIELDOFF_TCMDOFF ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_etx_nfc );
 8001534:	2160      	movs	r1, #96	@ 0x60
 8001536:	20a9      	movs	r0, #169	@ 0xa9
 8001538:	f003 f921 	bl	800477e <st25r3916SetStartGPTimer>
            
            /* Set PPon2 timer with the max time between our field Off and other peer field On : Tadt + (n x Trfw)    */
            st25r3916WriteRegister( ST25R3916_REG_PPON2, (uint8_t)rfalConv1fcTo64fc( RFAL_AP2P_FIELDON_TADTTRFW ) );
 800153c:	2180      	movs	r1, #128	@ 0x80
 800153e:	2015      	movs	r0, #21
 8001540:	f003 fad4 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001544:	f640 0001 	movw	r0, #2049	@ 0x801
 8001548:	f009 f9d4 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800154c:	f640 0002 	movw	r0, #2050	@ 0x802
 8001550:	f009 f9d0 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001554:	e043      	b.n	80015de <rfalSetMode+0x252>
        
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_ACTIVE_P2P:

            /* Set NFCIP1 active communication Target mode and Automatic Response RF Collision Avoidance to always after EOF */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om_targ_nfcip | ST25R3916_REG_MODE_nfc_ar_eof) );
 8001556:	21ba      	movs	r1, #186	@ 0xba
 8001558:	2003      	movs	r0, #3
 800155a:	f003 fac7 	bl	8004aec <st25r3916WriteRegister>
        
            /* Set TARFG: 0 (75us+0ms=75us), as Target no Guard time needed */
            st25r3916WriteRegister( ST25R3916_REG_FIELD_ON_GT, 0U );
 800155e:	2100      	movs	r1, #0
 8001560:	2055      	movs	r0, #85	@ 0x55
 8001562:	f003 fac3 	bl	8004aec <st25r3916WriteRegister>
            
            /* External Field Detector enabled as Automatics on rfalInitialize() */
            
            /* Set NRT to start at end of TX (own) field */
            st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_nfc_off );
 8001566:	2200      	movs	r2, #0
 8001568:	2104      	movs	r1, #4
 800156a:	2012      	movs	r0, #18
 800156c:	f003 fc72 	bl	8004e54 <st25r3916ChangeRegisterBits>
            
            /* Set GPT to start after end of TX, as GPT is used in active communication mode to timeout the field switching off after TXE */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( RFAL_AP2P_FIELDOFF_TCMDOFF ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_etx_nfc );
 8001570:	2160      	movs	r1, #96	@ 0x60
 8001572:	20a9      	movs	r0, #169	@ 0xa9
 8001574:	f003 f903 	bl	800477e <st25r3916SetStartGPTimer>
            
            /* Set PPon2 timer with the max time between our field Off and other peer field On : Tadt + (n x Trfw)    */
            st25r3916WriteRegister( ST25R3916_REG_PPON2, (uint8_t)rfalConv1fcTo64fc( RFAL_AP2P_FIELDON_TADTTRFW ) );
 8001578:	2180      	movs	r1, #128	@ 0x80
 800157a:	2015      	movs	r0, #21
 800157c:	f003 fab6 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001580:	f648 0001 	movw	r0, #34817	@ 0x8801
 8001584:	f009 f9b6 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001588:	f648 0002 	movw	r0, #34818	@ 0x8802
 800158c:	f009 f9b2 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001590:	e025      	b.n	80015de <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCA:

            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 8001592:	2104      	movs	r1, #4
 8001594:	2002      	movs	r0, #2
 8001596:	f003 fbf9 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Enable Passive Target NFC-A mode, disable any Collision Avoidance */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_targ_nfca | ST25R3916_REG_MODE_nfc_ar_off) );
 800159a:	2188      	movs	r1, #136	@ 0x88
 800159c:	2003      	movs	r0, #3
 800159e:	f003 faa5 	bl	8004aec <st25r3916WriteRegister>
            
            /* Set Analog configurations for this mode */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 80015a2:	f248 1001 	movw	r0, #33025	@ 0x8101
 80015a6:	f009 f9a5 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 80015aa:	f248 1002 	movw	r0, #33026	@ 0x8102
 80015ae:	f009 f9a1 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 80015b2:	e014      	b.n	80015de <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCF:
            
            /* Disable wake up mode, if set */
            st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_wu );
 80015b4:	2104      	movs	r1, #4
 80015b6:	2002      	movs	r0, #2
 80015b8:	f003 fbe8 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Enable Passive Target NFC-F mode, disable any Collision Avoidance */
            st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_targ_nfcf | ST25R3916_REG_MODE_nfc_ar_off) );
 80015bc:	21a0      	movs	r1, #160	@ 0xa0
 80015be:	2003      	movs	r0, #3
 80015c0:	f003 fa94 	bl	8004aec <st25r3916WriteRegister>
            
            
            /* Set Analog configurations for this mode */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 80015c4:	f248 4001 	movw	r0, #33793	@ 0x8401
 80015c8:	f009 f994 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 80015cc:	f248 4002 	movw	r0, #33794	@ 0x8402
 80015d0:	f009 f990 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 80015d4:	e003      	b.n	80015de <rfalSetMode+0x252>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCB:
            return RFAL_ERR_NOTSUPP;
 80015d6:	2318      	movs	r3, #24
 80015d8:	e013      	b.n	8001602 <rfalSetMode+0x276>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_NOT_IMPLEMENTED;
 80015da:	230f      	movs	r3, #15
 80015dc:	e011      	b.n	8001602 <rfalSetMode+0x276>
    }

    /* Set state as STATE_MODE_SET only if not initialized yet (PSL) */
    gRFAL.state = ((gRFAL.state < RFAL_STATE_MODE_SET) ? RFAL_STATE_MODE_SET : gRFAL.state);
 80015de:	4b0b      	ldr	r3, [pc, #44]	@ (800160c <rfalSetMode+0x280>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	bf38      	it	cc
 80015e6:	2302      	movcc	r3, #2
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4b08      	ldr	r3, [pc, #32]	@ (800160c <rfalSetMode+0x280>)
 80015ec:	701a      	strb	r2, [r3, #0]
    gRFAL.mode  = mode;
 80015ee:	4a07      	ldr	r2, [pc, #28]	@ (800160c <rfalSetMode+0x280>)
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	7053      	strb	r3, [r2, #1]
    
    /* Apply the given bit rate */
    return rfalSetBitRate(txBR, rxBR);
 80015f4:	797a      	ldrb	r2, [r7, #5]
 80015f6:	79bb      	ldrb	r3, [r7, #6]
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f808 	bl	8001610 <rfalSetBitRate>
 8001600:	4603      	mov	r3, r0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	200002f4 	.word	0x200002f4

08001610 <rfalSetBitRate>:
}


/*******************************************************************************/
ReturnCode rfalSetBitRate( rfalBitRate txBR, rfalBitRate rxBR )
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	460a      	mov	r2, r1
 800161a:	71fb      	strb	r3, [r7, #7]
 800161c:	4613      	mov	r3, r2
 800161e:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;

    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 8001620:	4b9e      	ldr	r3, [pc, #632]	@ (800189c <rfalSetBitRate+0x28c>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d101      	bne.n	800162c <rfalSetBitRate+0x1c>
    {
        return RFAL_ERR_WRONG_STATE;
 8001628:	2321      	movs	r3, #33	@ 0x21
 800162a:	e2a5      	b.n	8001b78 <rfalSetBitRate+0x568>
    }
   
    /* Store the new Bit Rates */
    gRFAL.txBR = ((txBR == RFAL_BR_KEEP) ? gRFAL.txBR : txBR);
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	2bff      	cmp	r3, #255	@ 0xff
 8001630:	d102      	bne.n	8001638 <rfalSetBitRate+0x28>
 8001632:	4b9a      	ldr	r3, [pc, #616]	@ (800189c <rfalSetBitRate+0x28c>)
 8001634:	789b      	ldrb	r3, [r3, #2]
 8001636:	e000      	b.n	800163a <rfalSetBitRate+0x2a>
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	4a98      	ldr	r2, [pc, #608]	@ (800189c <rfalSetBitRate+0x28c>)
 800163c:	7093      	strb	r3, [r2, #2]
    gRFAL.rxBR = ((rxBR == RFAL_BR_KEEP) ? gRFAL.rxBR : rxBR);
 800163e:	79bb      	ldrb	r3, [r7, #6]
 8001640:	2bff      	cmp	r3, #255	@ 0xff
 8001642:	d102      	bne.n	800164a <rfalSetBitRate+0x3a>
 8001644:	4b95      	ldr	r3, [pc, #596]	@ (800189c <rfalSetBitRate+0x28c>)
 8001646:	78db      	ldrb	r3, [r3, #3]
 8001648:	e000      	b.n	800164c <rfalSetBitRate+0x3c>
 800164a:	79bb      	ldrb	r3, [r7, #6]
 800164c:	4a93      	ldr	r2, [pc, #588]	@ (800189c <rfalSetBitRate+0x28c>)
 800164e:	70d3      	strb	r3, [r2, #3]
    
    /* Update the bitrate reg if not in NFCV mode (streaming) */
    if( (RFAL_MODE_POLL_NFCV != gRFAL.mode) && (RFAL_MODE_POLL_PICOPASS != gRFAL.mode) )
 8001650:	4b92      	ldr	r3, [pc, #584]	@ (800189c <rfalSetBitRate+0x28c>)
 8001652:	785b      	ldrb	r3, [r3, #1]
 8001654:	2b07      	cmp	r3, #7
 8001656:	d012      	beq.n	800167e <rfalSetBitRate+0x6e>
 8001658:	4b90      	ldr	r3, [pc, #576]	@ (800189c <rfalSetBitRate+0x28c>)
 800165a:	785b      	ldrb	r3, [r3, #1]
 800165c:	2b08      	cmp	r3, #8
 800165e:	d00e      	beq.n	800167e <rfalSetBitRate+0x6e>
    {
        /* Set bit rate register */
        RFAL_EXIT_ON_ERR( ret, st25r3916SetBitrate( (uint8_t)gRFAL.txBR, (uint8_t)gRFAL.rxBR ) );
 8001660:	4b8e      	ldr	r3, [pc, #568]	@ (800189c <rfalSetBitRate+0x28c>)
 8001662:	789b      	ldrb	r3, [r3, #2]
 8001664:	4a8d      	ldr	r2, [pc, #564]	@ (800189c <rfalSetBitRate+0x28c>)
 8001666:	78d2      	ldrb	r2, [r2, #3]
 8001668:	4611      	mov	r1, r2
 800166a:	4618      	mov	r0, r3
 800166c:	f002 ff3d 	bl	80044ea <st25r3916SetBitrate>
 8001670:	4603      	mov	r3, r0
 8001672:	83fb      	strh	r3, [r7, #30]
 8001674:	8bfb      	ldrh	r3, [r7, #30]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <rfalSetBitRate+0x6e>
 800167a:	8bfb      	ldrh	r3, [r7, #30]
 800167c:	e27c      	b.n	8001b78 <rfalSetBitRate+0x568>
    }

    switch( gRFAL.mode )
 800167e:	4b87      	ldr	r3, [pc, #540]	@ (800189c <rfalSetBitRate+0x28c>)
 8001680:	785b      	ldrb	r3, [r3, #1]
 8001682:	2b0d      	cmp	r3, #13
 8001684:	f200 8275 	bhi.w	8001b72 <rfalSetBitRate+0x562>
 8001688:	a201      	add	r2, pc, #4	@ (adr r2, 8001690 <rfalSetBitRate+0x80>)
 800168a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168e:	bf00      	nop
 8001690:	08001b6f 	.word	0x08001b6f
 8001694:	080016c9 	.word	0x080016c9
 8001698:	080016c9 	.word	0x080016c9
 800169c:	08001749 	.word	0x08001749
 80016a0:	08001749 	.word	0x08001749
 80016a4:	08001749 	.word	0x08001749
 80016a8:	080017d1 	.word	0x080017d1
 80016ac:	08001859 	.word	0x08001859
 80016b0:	08001859 	.word	0x08001859
 80016b4:	08001961 	.word	0x08001961
 80016b8:	08001a61 	.word	0x08001a61
 80016bc:	08001b6f 	.word	0x08001b6f
 80016c0:	08001ad9 	.word	0x08001ad9
 80016c4:	080019e9 	.word	0x080019e9
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
        case RFAL_MODE_POLL_NFCA_T1T:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 80016c8:	2008      	movs	r0, #8
 80016ca:	f009 f913 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 80016ce:	4b73      	ldr	r3, [pc, #460]	@ (800189c <rfalSetBitRate+0x28c>)
 80016d0:	789b      	ldrb	r3, [r3, #2]
 80016d2:	2bea      	cmp	r3, #234	@ 0xea
 80016d4:	d90b      	bls.n	80016ee <rfalSetBitRate+0xde>
 80016d6:	4b71      	ldr	r3, [pc, #452]	@ (800189c <rfalSetBitRate+0x28c>)
 80016d8:	789b      	ldrb	r3, [r3, #2]
 80016da:	011b      	lsls	r3, r3, #4
 80016dc:	b29b      	uxth	r3, r3
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	e00c      	b.n	8001708 <rfalSetBitRate+0xf8>
 80016ee:	4b6b      	ldr	r3, [pc, #428]	@ (800189c <rfalSetBitRate+0x28c>)
 80016f0:	789b      	ldrb	r3, [r3, #2]
 80016f2:	3301      	adds	r3, #1
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001702:	f043 0301 	orr.w	r3, r3, #1
 8001706:	b29b      	uxth	r3, r3
 8001708:	4618      	mov	r0, r3
 800170a:	f009 f8f3 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800170e:	4b63      	ldr	r3, [pc, #396]	@ (800189c <rfalSetBitRate+0x28c>)
 8001710:	78db      	ldrb	r3, [r3, #3]
 8001712:	2bea      	cmp	r3, #234	@ 0xea
 8001714:	d909      	bls.n	800172a <rfalSetBitRate+0x11a>
 8001716:	4b61      	ldr	r3, [pc, #388]	@ (800189c <rfalSetBitRate+0x28c>)
 8001718:	78db      	ldrb	r3, [r3, #3]
 800171a:	011b      	lsls	r3, r3, #4
 800171c:	b29b      	uxth	r3, r3
 800171e:	b2db      	uxtb	r3, r3
 8001720:	b29b      	uxth	r3, r3
 8001722:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8001726:	b29b      	uxth	r3, r3
 8001728:	e00a      	b.n	8001740 <rfalSetBitRate+0x130>
 800172a:	4b5c      	ldr	r3, [pc, #368]	@ (800189c <rfalSetBitRate+0x28c>)
 800172c:	78db      	ldrb	r3, [r3, #3]
 800172e:	3301      	adds	r3, #1
 8001730:	b29b      	uxth	r3, r3
 8001732:	011b      	lsls	r3, r3, #4
 8001734:	b29b      	uxth	r3, r3
 8001736:	b2db      	uxtb	r3, r3
 8001738:	b29b      	uxth	r3, r3
 800173a:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 800173e:	b29b      	uxth	r3, r3
 8001740:	4618      	mov	r0, r3
 8001742:	f009 f8d7 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001746:	e216      	b.n	8001b76 <rfalSetBitRate+0x566>
        case RFAL_MODE_POLL_NFCB:
        case RFAL_MODE_POLL_B_PRIME:
        case RFAL_MODE_POLL_B_CTS:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 8001748:	2008      	movs	r0, #8
 800174a:	f009 f8d3 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800174e:	4b53      	ldr	r3, [pc, #332]	@ (800189c <rfalSetBitRate+0x28c>)
 8001750:	789b      	ldrb	r3, [r3, #2]
 8001752:	2bea      	cmp	r3, #234	@ 0xea
 8001754:	d90b      	bls.n	800176e <rfalSetBitRate+0x15e>
 8001756:	4b51      	ldr	r3, [pc, #324]	@ (800189c <rfalSetBitRate+0x28c>)
 8001758:	789b      	ldrb	r3, [r3, #2]
 800175a:	011b      	lsls	r3, r3, #4
 800175c:	b29b      	uxth	r3, r3
 800175e:	b2db      	uxtb	r3, r3
 8001760:	b29b      	uxth	r3, r3
 8001762:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	b29b      	uxth	r3, r3
 800176c:	e00c      	b.n	8001788 <rfalSetBitRate+0x178>
 800176e:	4b4b      	ldr	r3, [pc, #300]	@ (800189c <rfalSetBitRate+0x28c>)
 8001770:	789b      	ldrb	r3, [r3, #2]
 8001772:	3301      	adds	r3, #1
 8001774:	b29b      	uxth	r3, r3
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	b29b      	uxth	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	b29b      	uxth	r3, r3
 800177e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001782:	f043 0301 	orr.w	r3, r3, #1
 8001786:	b29b      	uxth	r3, r3
 8001788:	4618      	mov	r0, r3
 800178a:	f009 f8b3 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800178e:	4b43      	ldr	r3, [pc, #268]	@ (800189c <rfalSetBitRate+0x28c>)
 8001790:	78db      	ldrb	r3, [r3, #3]
 8001792:	2bea      	cmp	r3, #234	@ 0xea
 8001794:	d90b      	bls.n	80017ae <rfalSetBitRate+0x19e>
 8001796:	4b41      	ldr	r3, [pc, #260]	@ (800189c <rfalSetBitRate+0x28c>)
 8001798:	78db      	ldrb	r3, [r3, #3]
 800179a:	011b      	lsls	r3, r3, #4
 800179c:	b29b      	uxth	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017a6:	f043 0302 	orr.w	r3, r3, #2
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	e00c      	b.n	80017c8 <rfalSetBitRate+0x1b8>
 80017ae:	4b3b      	ldr	r3, [pc, #236]	@ (800189c <rfalSetBitRate+0x28c>)
 80017b0:	78db      	ldrb	r3, [r3, #3]
 80017b2:	3301      	adds	r3, #1
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	011b      	lsls	r3, r3, #4
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	b29b      	uxth	r3, r3
 80017be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017c2:	f043 0302 	orr.w	r3, r3, #2
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	4618      	mov	r0, r3
 80017ca:	f009 f893 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 80017ce:	e1d2      	b.n	8001b76 <rfalSetBitRate+0x566>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCF:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 80017d0:	2008      	movs	r0, #8
 80017d2:	f009 f88f 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 80017d6:	4b31      	ldr	r3, [pc, #196]	@ (800189c <rfalSetBitRate+0x28c>)
 80017d8:	789b      	ldrb	r3, [r3, #2]
 80017da:	2bea      	cmp	r3, #234	@ 0xea
 80017dc:	d90b      	bls.n	80017f6 <rfalSetBitRate+0x1e6>
 80017de:	4b2f      	ldr	r3, [pc, #188]	@ (800189c <rfalSetBitRate+0x28c>)
 80017e0:	789b      	ldrb	r3, [r3, #2]
 80017e2:	011b      	lsls	r3, r3, #4
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	e00c      	b.n	8001810 <rfalSetBitRate+0x200>
 80017f6:	4b29      	ldr	r3, [pc, #164]	@ (800189c <rfalSetBitRate+0x28c>)
 80017f8:	789b      	ldrb	r3, [r3, #2]
 80017fa:	3301      	adds	r3, #1
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	011b      	lsls	r3, r3, #4
 8001800:	b29b      	uxth	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	b29b      	uxth	r3, r3
 8001806:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800180a:	f043 0301 	orr.w	r3, r3, #1
 800180e:	b29b      	uxth	r3, r3
 8001810:	4618      	mov	r0, r3
 8001812:	f009 f86f 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 8001816:	4b21      	ldr	r3, [pc, #132]	@ (800189c <rfalSetBitRate+0x28c>)
 8001818:	78db      	ldrb	r3, [r3, #3]
 800181a:	2bea      	cmp	r3, #234	@ 0xea
 800181c:	d90b      	bls.n	8001836 <rfalSetBitRate+0x226>
 800181e:	4b1f      	ldr	r3, [pc, #124]	@ (800189c <rfalSetBitRate+0x28c>)
 8001820:	78db      	ldrb	r3, [r3, #3]
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	b29b      	uxth	r3, r3
 8001826:	b2db      	uxtb	r3, r3
 8001828:	b29b      	uxth	r3, r3
 800182a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800182e:	f043 0302 	orr.w	r3, r3, #2
 8001832:	b29b      	uxth	r3, r3
 8001834:	e00c      	b.n	8001850 <rfalSetBitRate+0x240>
 8001836:	4b19      	ldr	r3, [pc, #100]	@ (800189c <rfalSetBitRate+0x28c>)
 8001838:	78db      	ldrb	r3, [r3, #3]
 800183a:	3301      	adds	r3, #1
 800183c:	b29b      	uxth	r3, r3
 800183e:	011b      	lsls	r3, r3, #4
 8001840:	b29b      	uxth	r3, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	b29b      	uxth	r3, r3
 8001846:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800184a:	f043 0302 	orr.w	r3, r3, #2
 800184e:	b29b      	uxth	r3, r3
 8001850:	4618      	mov	r0, r3
 8001852:	f009 f84f 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001856:	e18e      	b.n	8001b76 <rfalSetBitRate+0x566>
            
            #if !RFAL_FEATURE_NFCV
                return RFAL_ERR_DISABLED;
            #else
            
                if( ((gRFAL.rxBR != RFAL_BR_26p48) && (gRFAL.rxBR != RFAL_BR_52p97))
 8001858:	4b10      	ldr	r3, [pc, #64]	@ (800189c <rfalSetBitRate+0x28c>)
 800185a:	78db      	ldrb	r3, [r3, #3]
 800185c:	2bec      	cmp	r3, #236	@ 0xec
 800185e:	d003      	beq.n	8001868 <rfalSetBitRate+0x258>
 8001860:	4b0e      	ldr	r3, [pc, #56]	@ (800189c <rfalSetBitRate+0x28c>)
 8001862:	78db      	ldrb	r3, [r3, #3]
 8001864:	2beb      	cmp	r3, #235	@ 0xeb
 8001866:	d107      	bne.n	8001878 <rfalSetBitRate+0x268>
                        || ((gRFAL.txBR != RFAL_BR_1p66) && (gRFAL.txBR != RFAL_BR_26p48)) )
 8001868:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <rfalSetBitRate+0x28c>)
 800186a:	789b      	ldrb	r3, [r3, #2]
 800186c:	2bed      	cmp	r3, #237	@ 0xed
 800186e:	d005      	beq.n	800187c <rfalSetBitRate+0x26c>
 8001870:	4b0a      	ldr	r3, [pc, #40]	@ (800189c <rfalSetBitRate+0x28c>)
 8001872:	789b      	ldrb	r3, [r3, #2]
 8001874:	2bec      	cmp	r3, #236	@ 0xec
 8001876:	d001      	beq.n	800187c <rfalSetBitRate+0x26c>
                {
                    return RFAL_ERR_PARAM;
 8001878:	2307      	movs	r3, #7
 800187a:	e17d      	b.n	8001b78 <rfalSetBitRate+0x568>
                {
                    const struct iso15693StreamConfig *rfalIso15693StreamConfig;
                    struct st25r3916StreamConfig      st25rStreamConf;
                    rfalIso15693PhyConfig_t           config;
                    
                    config.coding = ( (gRFAL.txBR == RFAL_BR_1p66) ? ISO15693_VCD_CODING_1_256 : ISO15693_VCD_CODING_1_4 );
 800187c:	4b07      	ldr	r3, [pc, #28]	@ (800189c <rfalSetBitRate+0x28c>)
 800187e:	789b      	ldrb	r3, [r3, #2]
 8001880:	2bed      	cmp	r3, #237	@ 0xed
 8001882:	bf0c      	ite	eq
 8001884:	2301      	moveq	r3, #1
 8001886:	2300      	movne	r3, #0
 8001888:	b2db      	uxtb	r3, r3
 800188a:	733b      	strb	r3, [r7, #12]
                    switch( gRFAL.rxBR )
 800188c:	4b03      	ldr	r3, [pc, #12]	@ (800189c <rfalSetBitRate+0x28c>)
 800188e:	78db      	ldrb	r3, [r3, #3]
 8001890:	2beb      	cmp	r3, #235	@ 0xeb
 8001892:	d105      	bne.n	80018a0 <rfalSetBitRate+0x290>
                    {
                        case RFAL_BR_52p97:                        /*  PRQA S 2880 # MISRA 2.1 - Inconsistently marked as unreachable code */
                            config.speedMode = 1;
 8001894:	2301      	movs	r3, #1
 8001896:	613b      	str	r3, [r7, #16]
                            break;
 8001898:	e005      	b.n	80018a6 <rfalSetBitRate+0x296>
 800189a:	bf00      	nop
 800189c:	200002f4 	.word	0x200002f4
                        default:
                            config.speedMode = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	613b      	str	r3, [r7, #16]
                            break;
 80018a4:	bf00      	nop
                    }
                    
                    rfalIso15693PhyConfigure(&config, &rfalIso15693StreamConfig);
 80018a6:	f107 0218 	add.w	r2, r7, #24
 80018aa:	f107 030c 	add.w	r3, r7, #12
 80018ae:	4611      	mov	r1, r2
 80018b0:	4618      	mov	r0, r3
 80018b2:	f009 f989 	bl	800abc8 <rfalIso15693PhyConfigure>
                    
                    /* MISRA 11.3 - Cannot point directly into different object type, copy to local var */
                    st25rStreamConf.din                  = rfalIso15693StreamConfig->din;
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	785b      	ldrb	r3, [r3, #1]
 80018ba:	757b      	strb	r3, [r7, #21]
                    st25rStreamConf.dout                 = rfalIso15693StreamConfig->dout;
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	789b      	ldrb	r3, [r3, #2]
 80018c0:	75bb      	strb	r3, [r7, #22]
                    st25rStreamConf.report_period_length = rfalIso15693StreamConfig->report_period_length;
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	78db      	ldrb	r3, [r3, #3]
 80018c6:	75fb      	strb	r3, [r7, #23]
                    st25rStreamConf.useBPSK              = rfalIso15693StreamConfig->useBPSK;
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	753b      	strb	r3, [r7, #20]
                    st25r3916StreamConfigure(&st25rStreamConf);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4618      	mov	r0, r3
 80018d4:	f002 ff96 	bl	8004804 <st25r3916StreamConfigure>
                }
    
                /* Set Analog configurations for this bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 80018d8:	2008      	movs	r0, #8
 80018da:	f009 f80b 	bl	800a8f4 <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 80018de:	4b95      	ldr	r3, [pc, #596]	@ (8001b34 <rfalSetBitRate+0x524>)
 80018e0:	789b      	ldrb	r3, [r3, #2]
 80018e2:	2bea      	cmp	r3, #234	@ 0xea
 80018e4:	d90b      	bls.n	80018fe <rfalSetBitRate+0x2ee>
 80018e6:	4b93      	ldr	r3, [pc, #588]	@ (8001b34 <rfalSetBitRate+0x524>)
 80018e8:	789b      	ldrb	r3, [r3, #2]
 80018ea:	011b      	lsls	r3, r3, #4
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	e00c      	b.n	8001918 <rfalSetBitRate+0x308>
 80018fe:	4b8d      	ldr	r3, [pc, #564]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001900:	789b      	ldrb	r3, [r3, #2]
 8001902:	3301      	adds	r3, #1
 8001904:	b29b      	uxth	r3, r3
 8001906:	011b      	lsls	r3, r3, #4
 8001908:	b29b      	uxth	r3, r3
 800190a:	b2db      	uxtb	r3, r3
 800190c:	b29b      	uxth	r3, r3
 800190e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001912:	f043 0301 	orr.w	r3, r3, #1
 8001916:	b29b      	uxth	r3, r3
 8001918:	4618      	mov	r0, r3
 800191a:	f008 ffeb 	bl	800a8f4 <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800191e:	4b85      	ldr	r3, [pc, #532]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001920:	78db      	ldrb	r3, [r3, #3]
 8001922:	2bea      	cmp	r3, #234	@ 0xea
 8001924:	d90b      	bls.n	800193e <rfalSetBitRate+0x32e>
 8001926:	4b83      	ldr	r3, [pc, #524]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001928:	78db      	ldrb	r3, [r3, #3]
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	b29b      	uxth	r3, r3
 800192e:	b2db      	uxtb	r3, r3
 8001930:	b29b      	uxth	r3, r3
 8001932:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001936:	f043 0302 	orr.w	r3, r3, #2
 800193a:	b29b      	uxth	r3, r3
 800193c:	e00c      	b.n	8001958 <rfalSetBitRate+0x348>
 800193e:	4b7d      	ldr	r3, [pc, #500]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001940:	78db      	ldrb	r3, [r3, #3]
 8001942:	3301      	adds	r3, #1
 8001944:	b29b      	uxth	r3, r3
 8001946:	011b      	lsls	r3, r3, #4
 8001948:	b29b      	uxth	r3, r3
 800194a:	b2db      	uxtb	r3, r3
 800194c:	b29b      	uxth	r3, r3
 800194e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001952:	f043 0302 	orr.w	r3, r3, #2
 8001956:	b29b      	uxth	r3, r3
 8001958:	4618      	mov	r0, r3
 800195a:	f008 ffcb 	bl	800a8f4 <rfalSetAnalogConfig>
                break;
 800195e:	e10a      	b.n	8001b76 <rfalSetBitRate+0x566>
        /*******************************************************************************/
        case RFAL_MODE_POLL_ACTIVE_P2P:
            
            /* Set Analog configurations for this bit rate */

        	rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 8001960:	2008      	movs	r0, #8
 8001962:	f008 ffc7 	bl	800a8f4 <rfalSetAnalogConfig>
        	rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8001966:	4b73      	ldr	r3, [pc, #460]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001968:	789b      	ldrb	r3, [r3, #2]
 800196a:	2bea      	cmp	r3, #234	@ 0xea
 800196c:	d90b      	bls.n	8001986 <rfalSetBitRate+0x376>
 800196e:	4b71      	ldr	r3, [pc, #452]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001970:	789b      	ldrb	r3, [r3, #2]
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	b29b      	uxth	r3, r3
 8001976:	b2db      	uxtb	r3, r3
 8001978:	b29b      	uxth	r3, r3
 800197a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800197e:	f043 0301 	orr.w	r3, r3, #1
 8001982:	b29b      	uxth	r3, r3
 8001984:	e00c      	b.n	80019a0 <rfalSetBitRate+0x390>
 8001986:	4b6b      	ldr	r3, [pc, #428]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001988:	789b      	ldrb	r3, [r3, #2]
 800198a:	3301      	adds	r3, #1
 800198c:	b29b      	uxth	r3, r3
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	b29b      	uxth	r3, r3
 8001992:	b2db      	uxtb	r3, r3
 8001994:	b29b      	uxth	r3, r3
 8001996:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	b29b      	uxth	r3, r3
 80019a0:	4618      	mov	r0, r3
 80019a2:	f008 ffa7 	bl	800a8f4 <rfalSetAnalogConfig>
        	rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 80019a6:	4b63      	ldr	r3, [pc, #396]	@ (8001b34 <rfalSetBitRate+0x524>)
 80019a8:	78db      	ldrb	r3, [r3, #3]
 80019aa:	2bea      	cmp	r3, #234	@ 0xea
 80019ac:	d90b      	bls.n	80019c6 <rfalSetBitRate+0x3b6>
 80019ae:	4b61      	ldr	r3, [pc, #388]	@ (8001b34 <rfalSetBitRate+0x524>)
 80019b0:	78db      	ldrb	r3, [r3, #3]
 80019b2:	011b      	lsls	r3, r3, #4
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019be:	f043 0302 	orr.w	r3, r3, #2
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	e00c      	b.n	80019e0 <rfalSetBitRate+0x3d0>
 80019c6:	4b5b      	ldr	r3, [pc, #364]	@ (8001b34 <rfalSetBitRate+0x524>)
 80019c8:	78db      	ldrb	r3, [r3, #3]
 80019ca:	3301      	adds	r3, #1
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	011b      	lsls	r3, r3, #4
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019da:	f043 0302 	orr.w	r3, r3, #2
 80019de:	b29b      	uxth	r3, r3
 80019e0:	4618      	mov	r0, r3
 80019e2:	f008 ff87 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 80019e6:	e0c6      	b.n	8001b76 <rfalSetBitRate+0x566>
        
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_ACTIVE_P2P:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 80019e8:	2009      	movs	r0, #9
 80019ea:	f008 ff83 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 80019ee:	4b51      	ldr	r3, [pc, #324]	@ (8001b34 <rfalSetBitRate+0x524>)
 80019f0:	789b      	ldrb	r3, [r3, #2]
 80019f2:	2bea      	cmp	r3, #234	@ 0xea
 80019f4:	d909      	bls.n	8001a0a <rfalSetBitRate+0x3fa>
 80019f6:	4b4f      	ldr	r3, [pc, #316]	@ (8001b34 <rfalSetBitRate+0x524>)
 80019f8:	789b      	ldrb	r3, [r3, #2]
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	4b4d      	ldr	r3, [pc, #308]	@ (8001b38 <rfalSetBitRate+0x528>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	e00a      	b.n	8001a20 <rfalSetBitRate+0x410>
 8001a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001a0c:	789b      	ldrb	r3, [r3, #2]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	011b      	lsls	r3, r3, #4
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	4b47      	ldr	r3, [pc, #284]	@ (8001b38 <rfalSetBitRate+0x528>)
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	4618      	mov	r0, r3
 8001a22:	f008 ff67 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_AP2P | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 8001a26:	4b43      	ldr	r3, [pc, #268]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001a28:	78db      	ldrb	r3, [r3, #3]
 8001a2a:	2bea      	cmp	r3, #234	@ 0xea
 8001a2c:	d909      	bls.n	8001a42 <rfalSetBitRate+0x432>
 8001a2e:	4b41      	ldr	r3, [pc, #260]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001a30:	78db      	ldrb	r3, [r3, #3]
 8001a32:	011b      	lsls	r3, r3, #4
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	4b40      	ldr	r3, [pc, #256]	@ (8001b3c <rfalSetBitRate+0x52c>)
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	e00a      	b.n	8001a58 <rfalSetBitRate+0x448>
 8001a42:	4b3c      	ldr	r3, [pc, #240]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001a44:	78db      	ldrb	r3, [r3, #3]
 8001a46:	3301      	adds	r3, #1
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	011b      	lsls	r3, r3, #4
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	4b3a      	ldr	r3, [pc, #232]	@ (8001b3c <rfalSetBitRate+0x52c>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f008 ff4b 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001a5e:	e08a      	b.n	8001b76 <rfalSetBitRate+0x566>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCA:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 8001a60:	2009      	movs	r0, #9
 8001a62:	f008 ff47 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8001a66:	4b33      	ldr	r3, [pc, #204]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001a68:	789b      	ldrb	r3, [r3, #2]
 8001a6a:	2bea      	cmp	r3, #234	@ 0xea
 8001a6c:	d909      	bls.n	8001a82 <rfalSetBitRate+0x472>
 8001a6e:	4b31      	ldr	r3, [pc, #196]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001a70:	789b      	ldrb	r3, [r3, #2]
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	4b31      	ldr	r3, [pc, #196]	@ (8001b40 <rfalSetBitRate+0x530>)
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	e00a      	b.n	8001a98 <rfalSetBitRate+0x488>
 8001a82:	4b2c      	ldr	r3, [pc, #176]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001a84:	789b      	ldrb	r3, [r3, #2]
 8001a86:	3301      	adds	r3, #1
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	4b2b      	ldr	r3, [pc, #172]	@ (8001b40 <rfalSetBitRate+0x530>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f008 ff2b 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 8001a9e:	4b25      	ldr	r3, [pc, #148]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001aa0:	78db      	ldrb	r3, [r3, #3]
 8001aa2:	2bea      	cmp	r3, #234	@ 0xea
 8001aa4:	d909      	bls.n	8001aba <rfalSetBitRate+0x4aa>
 8001aa6:	4b23      	ldr	r3, [pc, #140]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001aa8:	78db      	ldrb	r3, [r3, #3]
 8001aaa:	011b      	lsls	r3, r3, #4
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	4b24      	ldr	r3, [pc, #144]	@ (8001b44 <rfalSetBitRate+0x534>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	e00a      	b.n	8001ad0 <rfalSetBitRate+0x4c0>
 8001aba:	4b1e      	ldr	r3, [pc, #120]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001abc:	78db      	ldrb	r3, [r3, #3]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	4b1e      	ldr	r3, [pc, #120]	@ (8001b44 <rfalSetBitRate+0x534>)
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f008 ff0f 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001ad6:	e04e      	b.n	8001b76 <rfalSetBitRate+0x566>
                
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCF:
                        
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_COMMON) );
 8001ad8:	2009      	movs	r0, #9
 8001ada:	f008 ff0b 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8001ade:	4b15      	ldr	r3, [pc, #84]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001ae0:	789b      	ldrb	r3, [r3, #2]
 8001ae2:	2bea      	cmp	r3, #234	@ 0xea
 8001ae4:	d909      	bls.n	8001afa <rfalSetBitRate+0x4ea>
 8001ae6:	4b13      	ldr	r3, [pc, #76]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001ae8:	789b      	ldrb	r3, [r3, #2]
 8001aea:	011b      	lsls	r3, r3, #4
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <rfalSetBitRate+0x538>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	e00a      	b.n	8001b10 <rfalSetBitRate+0x500>
 8001afa:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001afc:	789b      	ldrb	r3, [r3, #2]
 8001afe:	3301      	adds	r3, #1
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <rfalSetBitRate+0x538>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f008 feef 	bl	800a8f4 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_LISTEN | RFAL_ANALOG_CONFIG_TECH_NFCF | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 8001b16:	4b07      	ldr	r3, [pc, #28]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001b18:	78db      	ldrb	r3, [r3, #3]
 8001b1a:	2bea      	cmp	r3, #234	@ 0xea
 8001b1c:	d918      	bls.n	8001b50 <rfalSetBitRate+0x540>
 8001b1e:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <rfalSetBitRate+0x524>)
 8001b20:	78db      	ldrb	r3, [r3, #3]
 8001b22:	011b      	lsls	r3, r3, #4
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <rfalSetBitRate+0x53c>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	e019      	b.n	8001b66 <rfalSetBitRate+0x556>
 8001b32:	bf00      	nop
 8001b34:	200002f4 	.word	0x200002f4
 8001b38:	ffff8801 	.word	0xffff8801
 8001b3c:	ffff8802 	.word	0xffff8802
 8001b40:	ffff8101 	.word	0xffff8101
 8001b44:	ffff8102 	.word	0xffff8102
 8001b48:	ffff8401 	.word	0xffff8401
 8001b4c:	ffff8402 	.word	0xffff8402
 8001b50:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <rfalSetBitRate+0x570>)
 8001b52:	78db      	ldrb	r3, [r3, #3]
 8001b54:	3301      	adds	r3, #1
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	011b      	lsls	r3, r3, #4
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <rfalSetBitRate+0x574>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f008 fec4 	bl	800a8f4 <rfalSetAnalogConfig>
            break;
 8001b6c:	e003      	b.n	8001b76 <rfalSetBitRate+0x566>
            
        /*******************************************************************************/
        case RFAL_MODE_LISTEN_NFCB:
        case RFAL_MODE_NONE:
            return RFAL_ERR_WRONG_STATE;
 8001b6e:	2321      	movs	r3, #33	@ 0x21
 8001b70:	e002      	b.n	8001b78 <rfalSetBitRate+0x568>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_NOT_IMPLEMENTED;
 8001b72:	230f      	movs	r3, #15
 8001b74:	e000      	b.n	8001b78 <rfalSetBitRate+0x568>
    }

    return RFAL_ERR_NONE;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3720      	adds	r7, #32
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	200002f4 	.word	0x200002f4
 8001b84:	ffff8402 	.word	0xffff8402

08001b88 <rfalGetBitRate>:


/*******************************************************************************/
ReturnCode rfalGetBitRate( rfalBitRate *txBR, rfalBitRate *rxBR )
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
    if( (gRFAL.state == RFAL_STATE_IDLE) || (gRFAL.mode == RFAL_MODE_NONE) )
 8001b92:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <rfalGetBitRate+0x48>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d003      	beq.n	8001ba2 <rfalGetBitRate+0x1a>
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <rfalGetBitRate+0x48>)
 8001b9c:	785b      	ldrb	r3, [r3, #1]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d101      	bne.n	8001ba6 <rfalGetBitRate+0x1e>
    {
        return RFAL_ERR_WRONG_STATE;
 8001ba2:	2321      	movs	r3, #33	@ 0x21
 8001ba4:	e00e      	b.n	8001bc4 <rfalGetBitRate+0x3c>
    }
    
    if( txBR != NULL )
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <rfalGetBitRate+0x2c>
    {
        *txBR = gRFAL.txBR;
 8001bac:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <rfalGetBitRate+0x48>)
 8001bae:	789a      	ldrb	r2, [r3, #2]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	701a      	strb	r2, [r3, #0]
    }
    
    if( rxBR != NULL )
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <rfalGetBitRate+0x3a>
    {
        *rxBR = gRFAL.rxBR;
 8001bba:	4b05      	ldr	r3, [pc, #20]	@ (8001bd0 <rfalGetBitRate+0x48>)
 8001bbc:	78da      	ldrb	r2, [r3, #3]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	701a      	strb	r2, [r3, #0]
    }
    
    return RFAL_ERR_NONE;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	200002f4 	.word	0x200002f4

08001bd4 <rfalSetErrorHandling>:


/*******************************************************************************/
void rfalSetErrorHandling( rfalEHandling eHandling )
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]
    switch(eHandling)
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d002      	beq.n	8001bea <rfalSetErrorHandling+0x16>
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d005      	beq.n	8001bf4 <rfalSetErrorHandling+0x20>
                                 (ST25R3916_REG_EMD_SUP_CONF_emd_emv_on | RFAL_EMVCO_RX_MAXLEN) );
#endif /* RFAL_SW_EMD */
            break;
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8001be8:	e00a      	b.n	8001c00 <rfalSetErrorHandling+0x2c>
            st25r3916ClrRegisterBits( ST25R3916_REG_EMD_SUP_CONF, ST25R3916_REG_EMD_SUP_CONF_emd_emv );
 8001bea:	2180      	movs	r1, #128	@ 0x80
 8001bec:	2045      	movs	r0, #69	@ 0x45
 8001bee:	f003 f8cd 	bl	8004d8c <st25r3916ClrRegisterBits>
            break;
 8001bf2:	e005      	b.n	8001c00 <rfalSetErrorHandling+0x2c>
            st25r3916ModifyRegister( ST25R3916_REG_EMD_SUP_CONF, 
 8001bf4:	2284      	movs	r2, #132	@ 0x84
 8001bf6:	218f      	movs	r1, #143	@ 0x8f
 8001bf8:	2045      	movs	r0, #69	@ 0x45
 8001bfa:	f003 f942 	bl	8004e82 <st25r3916ModifyRegister>
            break;
 8001bfe:	bf00      	nop
    }

    gRFAL.conf.eHandling = eHandling;
 8001c00:	4a03      	ldr	r2, [pc, #12]	@ (8001c10 <rfalSetErrorHandling+0x3c>)
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	71d3      	strb	r3, [r2, #7]
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	200002f4 	.word	0x200002f4

08001c14 <rfalSetFDTPoll>:
}


/*******************************************************************************/
void rfalSetFDTPoll( uint32_t FDTPoll )
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTPoll = RFAL_MIN( FDTPoll, RFAL_ST25R3916_GPT_MAX_1FC );
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a06      	ldr	r2, [pc, #24]	@ (8001c38 <rfalSetFDTPoll+0x24>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	bf28      	it	cs
 8001c24:	4613      	movcs	r3, r2
 8001c26:	4a05      	ldr	r2, [pc, #20]	@ (8001c3c <rfalSetFDTPoll+0x28>)
 8001c28:	6113      	str	r3, [r2, #16]
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	0007fff8 	.word	0x0007fff8
 8001c3c:	200002f4 	.word	0x200002f4

08001c40 <rfalSetFDTListen>:
}


/*******************************************************************************/
void rfalSetFDTListen( uint32_t FDTListen )
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTListen = RFAL_MIN( FDTListen, RFAL_ST25R3916_MRT_MAX_1FC );
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f5b3 5f7f 	cmp.w	r3, #16320	@ 0x3fc0
 8001c4e:	bf28      	it	cs
 8001c50:	f44f 537f 	movcs.w	r3, #16320	@ 0x3fc0
 8001c54:	4a03      	ldr	r2, [pc, #12]	@ (8001c64 <rfalSetFDTListen+0x24>)
 8001c56:	60d3      	str	r3, [r2, #12]
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	200002f4 	.word	0x200002f4

08001c68 <rfalSetGT>:
}


/*******************************************************************************/
void rfalSetGT( uint32_t GT )
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
    gRFAL.timings.GT = RFAL_MIN( GT, RFAL_ST25R3916_GT_MAX_1FC );
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a06      	ldr	r2, [pc, #24]	@ (8001c8c <rfalSetGT+0x24>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	bf28      	it	cs
 8001c78:	4613      	movcs	r3, r2
 8001c7a:	4a05      	ldr	r2, [pc, #20]	@ (8001c90 <rfalSetGT+0x28>)
 8001c7c:	6093      	str	r3, [r2, #8]
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	04d97480 	.word	0x04d97480
 8001c90:	200002f4 	.word	0x200002f4

08001c94 <rfalIsGTExpired>:
}


/*******************************************************************************/
bool rfalIsGTExpired( void )
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
    if( gRFAL.tmr.GT != RFAL_TIMING_NONE )
 8001c98:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <rfalIsGTExpired+0x2c>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d00c      	beq.n	8001cba <rfalIsGTExpired+0x26>
    {
        if( !rfalTimerisExpired( gRFAL.tmr.GT ) )
 8001ca0:	4b07      	ldr	r3, [pc, #28]	@ (8001cc0 <rfalIsGTExpired+0x2c>)
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f003 fc14 	bl	80054d2 <timerIsExpired>
 8001caa:	4603      	mov	r3, r0
 8001cac:	f083 0301 	eor.w	r3, r3, #1
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <rfalIsGTExpired+0x26>
        {
            return false;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	e000      	b.n	8001cbc <rfalIsGTExpired+0x28>
        }
    }    
    return true;
 8001cba:	2301      	movs	r3, #1
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	200002f4 	.word	0x200002f4

08001cc4 <rfalFieldOnAndStartGT>:


/*******************************************************************************/
ReturnCode rfalFieldOnAndStartGT( void )
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* Check if RFAL has been initialized (Oscillator should be running) and also
     * if a direct register access has been performed and left the Oscillator Off */
    if( (!st25r3916IsOscOn()) || (gRFAL.state < RFAL_STATE_INIT) )
 8001cca:	2280      	movs	r2, #128	@ 0x80
 8001ccc:	2180      	movs	r1, #128	@ 0x80
 8001cce:	2002      	movs	r0, #2
 8001cd0:	f003 f944 	bl	8004f5c <st25r3916CheckReg>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	f083 0301 	eor.w	r3, r3, #1
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d103      	bne.n	8001ce8 <rfalFieldOnAndStartGT+0x24>
 8001ce0:	4b39      	ldr	r3, [pc, #228]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d101      	bne.n	8001cec <rfalFieldOnAndStartGT+0x28>
    {
        return RFAL_ERR_WRONG_STATE;
 8001ce8:	2321      	movs	r3, #33	@ 0x21
 8001cea:	e069      	b.n	8001dc0 <rfalFieldOnAndStartGT+0xfc>
    }
    
    ret = RFAL_ERR_NONE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	80fb      	strh	r3, [r7, #6]
    
    /* Set Analog configurations for Field On event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_ON) );
 8001cf0:	2002      	movs	r0, #2
 8001cf2:	f008 fdff 	bl	800a8f4 <rfalSetAnalogConfig>
    
    /*******************************************************************************/
    /* Perform collision avoidance and turn field On if not already On */
    if( (!st25r3916IsTxEnabled()) || (!gRFAL.field) )
 8001cf6:	2208      	movs	r2, #8
 8001cf8:	2108      	movs	r1, #8
 8001cfa:	2002      	movs	r0, #2
 8001cfc:	f003 f92e 	bl	8004f5c <st25r3916CheckReg>
 8001d00:	4603      	mov	r3, r0
 8001d02:	f083 0301 	eor.w	r3, r3, #1
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d106      	bne.n	8001d1a <rfalFieldOnAndStartGT+0x56>
 8001d0c:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d0e:	791b      	ldrb	r3, [r3, #4]
 8001d10:	f083 0301 	eor.w	r3, r3, #1
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d03b      	beq.n	8001d92 <rfalFieldOnAndStartGT+0xce>
    {
        
        /* Set TARFG: 0 (75us+0ms=75us), GT is fulfilled using a SW timer */
        st25r3916WriteRegister( ST25R3916_REG_FIELD_ON_GT, 0U );
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	2055      	movs	r0, #85	@ 0x55
 8001d1e:	f002 fee5 	bl	8004aec <st25r3916WriteRegister>
        
        /* Set External Field Detector as: Collision Avoidance Detection */
        st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_manual_efd_ca );
 8001d22:	2201      	movs	r2, #1
 8001d24:	2103      	movs	r1, #3
 8001d26:	2002      	movs	r0, #2
 8001d28:	f003 f894 	bl	8004e54 <st25r3916ChangeRegisterBits>
        
        
        /* Use Thresholds set by AnalogConfig */
        ret = st25r3916PerformCollisionAvoidance( ST25R3916_CMD_INITIAL_RF_COLLISION, ST25R3916_THRESHOLD_DO_NOT_SET, ST25R3916_THRESHOLD_DO_NOT_SET, (ST25R3916_REG_AUX_nfc_n_mask & gRFAL.timings.nTRFW) );
 8001d2c:	4b26      	ldr	r3, [pc, #152]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d2e:	7d1b      	ldrb	r3, [r3, #20]
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	22ff      	movs	r2, #255	@ 0xff
 8001d38:	21ff      	movs	r1, #255	@ 0xff
 8001d3a:	20c8      	movs	r0, #200	@ 0xc8
 8001d3c:	f002 fc16 	bl	800456c <st25r3916PerformCollisionAvoidance>
 8001d40:	4603      	mov	r3, r0
 8001d42:	80fb      	strh	r3, [r7, #6]
        
        
        /* Restore External Field Detector as: Automatics */
        st25r3916ChangeRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en_fd_mask, ST25R3916_REG_OP_CONTROL_en_fd_auto_efd );
 8001d44:	2203      	movs	r2, #3
 8001d46:	2103      	movs	r1, #3
 8001d48:	2002      	movs	r0, #2
 8001d4a:	f003 f883 	bl	8004e54 <st25r3916ChangeRegisterBits>
        
        /* n * TRFW timing shall vary  Activity 2.1  3.3.1.1 */
        gRFAL.timings.nTRFW = rfalGennTRFW( gRFAL.timings.nTRFW );
 8001d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d50:	7d1b      	ldrb	r3, [r3, #20]
 8001d52:	1c5a      	adds	r2, r3, #1
 8001d54:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <rfalFieldOnAndStartGT+0x108>)
 8001d56:	fba3 1302 	umull	r1, r3, r3, r2
 8001d5a:	1ad1      	subs	r1, r2, r3
 8001d5c:	0849      	lsrs	r1, r1, #1
 8001d5e:	440b      	add	r3, r1
 8001d60:	0899      	lsrs	r1, r3, #2
 8001d62:	460b      	mov	r3, r1
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	1a5b      	subs	r3, r3, r1
 8001d68:	1ad1      	subs	r1, r2, r3
 8001d6a:	b2ca      	uxtb	r2, r1
 8001d6c:	4b16      	ldr	r3, [pc, #88]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d6e:	751a      	strb	r2, [r3, #20]
        
        gRFAL.field = st25r3916IsTxEnabled();
 8001d70:	2208      	movs	r2, #8
 8001d72:	2108      	movs	r1, #8
 8001d74:	2002      	movs	r0, #2
 8001d76:	f003 f8f1 	bl	8004f5c <st25r3916CheckReg>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d80:	711a      	strb	r2, [r3, #4]
        
        /* Only turn on Receiver and Transmitter if field was successfully turned On */
        if(gRFAL.field)
 8001d82:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d84:	791b      	ldrb	r3, [r3, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d003      	beq.n	8001d92 <rfalFieldOnAndStartGT+0xce>
        {
            st25r3916TxRxOn(); /* Enable Tx and Rx (Tx is already On)*/
 8001d8a:	2148      	movs	r1, #72	@ 0x48
 8001d8c:	2002      	movs	r0, #2
 8001d8e:	f003 f834 	bl	8004dfa <st25r3916SetRegisterBits>
        }
    }
    
    /*******************************************************************************/
    /* Start GT timer in case the GT value is set */
    if( (gRFAL.timings.GT != RFAL_TIMING_NONE) )
 8001d92:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d011      	beq.n	8001dbe <rfalFieldOnAndStartGT+0xfa>
    {
        /* Ensure that a SW timer doesn't have a lower value then the minimum  */
        rfalTimerStart( gRFAL.tmr.GT, rfalConv1fcToMs( RFAL_MAX( (gRFAL.timings.GT), RFAL_ST25R3916_GT_MIN_1FC) ) );
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f243 42f8 	movw	r2, #13560	@ 0x34f8
 8001da2:	4293      	cmp	r3, r2
 8001da4:	bf38      	it	cc
 8001da6:	4613      	movcc	r3, r2
 8001da8:	4a09      	ldr	r2, [pc, #36]	@ (8001dd0 <rfalFieldOnAndStartGT+0x10c>)
 8001daa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dae:	0b1b      	lsrs	r3, r3, #12
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 fb7f 	bl	80054b6 <timerCalculateTimer>
 8001db8:	4603      	mov	r3, r0
 8001dba:	4a03      	ldr	r2, [pc, #12]	@ (8001dc8 <rfalFieldOnAndStartGT+0x104>)
 8001dbc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
    
    return ret;
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200002f4 	.word	0x200002f4
 8001dcc:	24924925 	.word	0x24924925
 8001dd0:	4d542005 	.word	0x4d542005

08001dd4 <rfalFieldOff>:


/*******************************************************************************/
ReturnCode rfalFieldOff( void )
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
    /* Check whether a TxRx is not yet finished */
    if( gRFAL.TxRx.state != RFAL_TXRX_STATE_IDLE )
 8001dd8:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <rfalFieldOff+0x2c>)
 8001dda:	7e1b      	ldrb	r3, [r3, #24]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <rfalFieldOff+0x10>
    {
        rfalCleanupTransceive();
 8001de0:	f000 face 	bl	8002380 <rfalCleanupTransceive>
    }
    
    /* Disable Tx and Rx */
    st25r3916TxRxOff();
 8001de4:	2148      	movs	r1, #72	@ 0x48
 8001de6:	2002      	movs	r0, #2
 8001de8:	f002 ffd0 	bl	8004d8c <st25r3916ClrRegisterBits>
    
    /* Set Analog configurations for Field Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_OFF) );
 8001dec:	2003      	movs	r0, #3
 8001dee:	f008 fd81 	bl	800a8f4 <rfalSetAnalogConfig>
    gRFAL.field = false;
 8001df2:	4b03      	ldr	r3, [pc, #12]	@ (8001e00 <rfalFieldOff+0x2c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	711a      	strb	r2, [r3, #4]
    
    return RFAL_ERR_NONE;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200002f4 	.word	0x200002f4

08001e04 <rfalStartTransceive>:


/*******************************************************************************/
ReturnCode rfalStartTransceive( const rfalTransceiveContext *ctx )
{
 8001e04:	b5b0      	push	{r4, r5, r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
    uint32_t FxTAdj;  /* FWT or FDT adjustment calculation */

    /* Check for valid parameters */
    if( ctx == NULL )
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d101      	bne.n	8001e16 <rfalStartTransceive+0x12>
    {
        return RFAL_ERR_PARAM;
 8001e12:	2307      	movs	r3, #7
 8001e14:	e15c      	b.n	80020d0 <rfalStartTransceive+0x2cc>
    }
    
    /* If parity check is disabled CRC check must be disabled as well */
    if( ((ctx->flags & (uint32_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP) != 0U) && ((ctx->flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL) == 0U) )
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	f003 0310 	and.w	r3, r3, #16
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d007      	beq.n	8001e32 <rfalStartTransceive+0x2e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <rfalStartTransceive+0x2e>
    {
        return RFAL_ERR_NOTSUPP;
 8001e2e:	2318      	movs	r3, #24
 8001e30:	e14e      	b.n	80020d0 <rfalStartTransceive+0x2cc>
    }
    
    /* Ensure that RFAL is already Initialized and the mode has been set */
    if( gRFAL.state >= RFAL_STATE_MODE_SET )
 8001e32:	4b85      	ldr	r3, [pc, #532]	@ (8002048 <rfalStartTransceive+0x244>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	f240 8149 	bls.w	80020ce <rfalStartTransceive+0x2ca>
    {
        /*******************************************************************************/
        /* Check whether the field is already On, otherwise no TXE will be received  */
        if( (!st25r3916IsTxEnabled()) && ((!rfalIsModePassiveListen( gRFAL.mode )) && (ctx->txBuf != NULL)) )
 8001e3c:	2208      	movs	r2, #8
 8001e3e:	2108      	movs	r1, #8
 8001e40:	2002      	movs	r0, #2
 8001e42:	f003 f88b 	bl	8004f5c <st25r3916CheckReg>
 8001e46:	4603      	mov	r3, r0
 8001e48:	f083 0301 	eor.w	r3, r3, #1
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d011      	beq.n	8001e76 <rfalStartTransceive+0x72>
 8001e52:	4b7d      	ldr	r3, [pc, #500]	@ (8002048 <rfalStartTransceive+0x244>)
 8001e54:	785b      	ldrb	r3, [r3, #1]
 8001e56:	2b0a      	cmp	r3, #10
 8001e58:	d00d      	beq.n	8001e76 <rfalStartTransceive+0x72>
 8001e5a:	4b7b      	ldr	r3, [pc, #492]	@ (8002048 <rfalStartTransceive+0x244>)
 8001e5c:	785b      	ldrb	r3, [r3, #1]
 8001e5e:	2b0b      	cmp	r3, #11
 8001e60:	d009      	beq.n	8001e76 <rfalStartTransceive+0x72>
 8001e62:	4b79      	ldr	r3, [pc, #484]	@ (8002048 <rfalStartTransceive+0x244>)
 8001e64:	785b      	ldrb	r3, [r3, #1]
 8001e66:	2b0c      	cmp	r3, #12
 8001e68:	d005      	beq.n	8001e76 <rfalStartTransceive+0x72>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <rfalStartTransceive+0x72>
        {
            return RFAL_ERR_WRONG_STATE;
 8001e72:	2321      	movs	r3, #33	@ 0x21
 8001e74:	e12c      	b.n	80020d0 <rfalStartTransceive+0x2cc>
        }
        
        gRFAL.TxRx.ctx = *ctx;
 8001e76:	4b74      	ldr	r3, [pc, #464]	@ (8002048 <rfalStartTransceive+0x244>)
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	f103 041c 	add.w	r4, r3, #28
 8001e7e:	4615      	mov	r5, r2
 8001e80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e84:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        
        /*******************************************************************************/
        if( gRFAL.timings.FDTListen != RFAL_TIMING_NONE )
 8001e8c:	4b6e      	ldr	r3, [pc, #440]	@ (8002048 <rfalStartTransceive+0x244>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d04b      	beq.n	8001f2c <rfalStartTransceive+0x128>
        {
            /* Calculate MRT adjustment accordingly to the current mode */
            FxTAdj = RFAL_FDT_LISTEN_MRT_ADJUSTMENT;
 8001e94:	2340      	movs	r3, #64	@ 0x40
 8001e96:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 8001e98:	4b6b      	ldr	r3, [pc, #428]	@ (8002048 <rfalStartTransceive+0x244>)
 8001e9a:	785b      	ldrb	r3, [r3, #1]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d102      	bne.n	8001ea6 <rfalStartTransceive+0xa2>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	33d4      	adds	r3, #212	@ 0xd4
 8001ea4:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 8001ea6:	4b68      	ldr	r3, [pc, #416]	@ (8002048 <rfalStartTransceive+0x244>)
 8001ea8:	785b      	ldrb	r3, [r3, #1]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d102      	bne.n	8001eb4 <rfalStartTransceive+0xb0>
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	33d4      	adds	r3, #212	@ 0xd4
 8001eb2:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_B_ADJUSTMENT; }
 8001eb4:	4b64      	ldr	r3, [pc, #400]	@ (8002048 <rfalStartTransceive+0x244>)
 8001eb6:	785b      	ldrb	r3, [r3, #1]
 8001eb8:	2b03      	cmp	r3, #3
 8001eba:	d103      	bne.n	8001ec4 <rfalStartTransceive+0xc0>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001ec2:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCV)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_V_ADJUSTMENT; }
 8001ec4:	4b60      	ldr	r3, [pc, #384]	@ (8002048 <rfalStartTransceive+0x244>)
 8001ec6:	785b      	ldrb	r3, [r3, #1]
 8001ec8:	2b07      	cmp	r3, #7
 8001eca:	d102      	bne.n	8001ed2 <rfalStartTransceive+0xce>
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	3340      	adds	r3, #64	@ 0x40
 8001ed0:	60fb      	str	r3, [r7, #12]
            
            /* Ensure that MRT is using 64/fc steps */
            st25r3916ClrRegisterBits(ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_mrt_step );
 8001ed2:	2108      	movs	r1, #8
 8001ed4:	2012      	movs	r0, #18
 8001ed6:	f002 ff59 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            
            /* If Correlator is being used further adjustment is required for NFCB */
            if( gRFAL.mode == RFAL_MODE_POLL_NFCB )
 8001eda:	4b5b      	ldr	r3, [pc, #364]	@ (8002048 <rfalStartTransceive+0x244>)
 8001edc:	785b      	ldrb	r3, [r3, #1]
 8001ede:	2b03      	cmp	r3, #3
 8001ee0:	d113      	bne.n	8001f0a <rfalStartTransceive+0x106>
            {
                if( st25r3916CheckReg(ST25R3916_REG_AUX, ST25R3916_REG_AUX_dis_corr, 0x00U) )
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2104      	movs	r1, #4
 8001ee6:	200a      	movs	r0, #10
 8001ee8:	f003 f838 	bl	8004f5c <st25r3916CheckReg>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00b      	beq.n	8001f0a <rfalStartTransceive+0x106>
                {
                    FxTAdj += (uint32_t)RFAL_FDT_LISTEN_B_ADJT_CORR;                                                                                        /* Reduce FDT(Listen)                   */
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	3380      	adds	r3, #128	@ 0x80
 8001ef6:	60fb      	str	r3, [r7, #12]
                    st25r3916SetRegisterBits( ST25R3916_REG_CORR_CONF1, ST25R3916_REG_CORR_CONF1_corr_s3 );                                                 /* Ensure BPSK start to 33 pilot pulses */
 8001ef8:	2108      	movs	r1, #8
 8001efa:	204c      	movs	r0, #76	@ 0x4c
 8001efc:	f002 ff7d 	bl	8004dfa <st25r3916SetRegisterBits>
                    st25r3916ChangeRegisterBits( ST25R3916_REG_SUBC_START_TIME, ST25R3916_REG_SUBC_START_TIME_sst_mask, RFAL_FDT_LISTEN_B_ADJT_CORR_SST );  /* Set sst                              */
 8001f00:	2214      	movs	r2, #20
 8001f02:	211f      	movs	r1, #31
 8001f04:	2046      	movs	r0, #70	@ 0x46
 8001f06:	f002 ffa5 	bl	8004e54 <st25r3916ChangeRegisterBits>
                }
            }
            
            
            /* Set Minimum FDT(Listen) in which PICC is not allowed to send a response */
            st25r3916WriteRegister( ST25R3916_REG_MASK_RX_TIMER, (uint8_t)rfalConv1fcTo64fc( (FxTAdj > gRFAL.timings.FDTListen) ? RFAL_ST25R3916_MRT_MIN_1FC : (gRFAL.timings.FDTListen - FxTAdj) ) );
 8001f0a:	4b4f      	ldr	r3, [pc, #316]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d806      	bhi.n	8001f22 <rfalStartTransceive+0x11e>
 8001f14:	4b4c      	ldr	r3, [pc, #304]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	099b      	lsrs	r3, r3, #6
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	e000      	b.n	8001f24 <rfalStartTransceive+0x120>
 8001f22:	2304      	movs	r3, #4
 8001f24:	4619      	mov	r1, r3
 8001f26:	200f      	movs	r0, #15
 8001f28:	f002 fde0 	bl	8004aec <st25r3916WriteRegister>
        
        /*******************************************************************************/
        /* FDT Poll will be loaded in rfalPrepareTransceive() once the previous was expired */
        
        /*******************************************************************************/
        if( (gRFAL.TxRx.ctx.fwt != RFAL_FWT_NONE) && (gRFAL.TxRx.ctx.fwt != 0U) )
 8001f2c:	4b46      	ldr	r3, [pc, #280]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f34:	d04a      	beq.n	8001fcc <rfalStartTransceive+0x1c8>
 8001f36:	4b44      	ldr	r3, [pc, #272]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d046      	beq.n	8001fcc <rfalStartTransceive+0x1c8>
        {
            /* Ensure proper timing configuration */
            if( gRFAL.timings.FDTListen >= gRFAL.TxRx.ctx.fwt )
 8001f3e:	4b42      	ldr	r3, [pc, #264]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	4b41      	ldr	r3, [pc, #260]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d301      	bcc.n	8001f4e <rfalStartTransceive+0x14a>
            {
                return RFAL_ERR_PARAM;
 8001f4a:	2307      	movs	r3, #7
 8001f4c:	e0c0      	b.n	80020d0 <rfalStartTransceive+0x2cc>
            }
            
            FxTAdj = RFAL_FWT_ADJUSTMENT;
 8001f4e:	2340      	movs	r3, #64	@ 0x40
 8001f50:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 8001f52:	4b3d      	ldr	r3, [pc, #244]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f54:	785b      	ldrb	r3, [r3, #1]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d103      	bne.n	8001f62 <rfalStartTransceive+0x15e>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8001f60:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 8001f62:	4b39      	ldr	r3, [pc, #228]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f64:	785b      	ldrb	r3, [r3, #1]
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d103      	bne.n	8001f72 <rfalStartTransceive+0x16e>
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8001f70:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FWT_B_ADJUSTMENT;    }
 8001f72:	4b35      	ldr	r3, [pc, #212]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f74:	785b      	ldrb	r3, [r3, #1]
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	d103      	bne.n	8001f82 <rfalStartTransceive+0x17e>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f80:	60fb      	str	r3, [r7, #12]
            if( (gRFAL.mode == RFAL_MODE_POLL_NFCF) || (gRFAL.mode == RFAL_MODE_POLL_ACTIVE_P2P) )
 8001f82:	4b31      	ldr	r3, [pc, #196]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f84:	785b      	ldrb	r3, [r3, #1]
 8001f86:	2b06      	cmp	r3, #6
 8001f88:	d003      	beq.n	8001f92 <rfalStartTransceive+0x18e>
 8001f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f8c:	785b      	ldrb	r3, [r3, #1]
 8001f8e:	2b09      	cmp	r3, #9
 8001f90:	d10b      	bne.n	8001faa <rfalStartTransceive+0x1a6>
            {
                FxTAdj += (uint32_t)((gRFAL.txBR == RFAL_BR_212) ? RFAL_FWT_F_212_ADJUSTMENT : RFAL_FWT_F_424_ADJUSTMENT );
 8001f92:	4b2d      	ldr	r3, [pc, #180]	@ (8002048 <rfalStartTransceive+0x244>)
 8001f94:	789b      	ldrb	r3, [r3, #2]
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d102      	bne.n	8001fa0 <rfalStartTransceive+0x19c>
 8001f9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f9e:	e001      	b.n	8001fa4 <rfalStartTransceive+0x1a0>
 8001fa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
            }
            
            /* Ensure that the given FWT doesn't exceed NRT maximum */
            gRFAL.TxRx.ctx.fwt = RFAL_MIN( (gRFAL.TxRx.ctx.fwt + FxTAdj), RFAL_ST25R3916_NRT_MAX_1FC );
 8001faa:	4b27      	ldr	r3, [pc, #156]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	4a26      	ldr	r2, [pc, #152]	@ (800204c <rfalStartTransceive+0x248>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	bf28      	it	cs
 8001fb8:	4613      	movcs	r3, r2
 8001fba:	4a23      	ldr	r2, [pc, #140]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fbc:	6353      	str	r3, [r2, #52]	@ 0x34
            
            /* Set FWT in the NRT */
            st25r3916SetNoResponseTime( rfalConv1fcTo64fc( gRFAL.TxRx.ctx.fwt ) );
 8001fbe:	4b22      	ldr	r3, [pc, #136]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fc2:	099b      	lsrs	r3, r3, #6
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f002 fb85 	bl	80046d4 <st25r3916SetNoResponseTime>
 8001fca:	e002      	b.n	8001fd2 <rfalStartTransceive+0x1ce>
        }
        else
        {
            /* Disable NRT, no NRE will be triggered, therefore wait endlessly for Rx */
            st25r3916SetNoResponseTime( RFAL_ST25R3916_NRT_DISABLED );
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f002 fb81 	bl	80046d4 <st25r3916SetNoResponseTime>
        }
        
        
        gRFAL.state       = RFAL_STATE_TXRX;
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	701a      	strb	r2, [r3, #0]
        gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_IDLE;
 8001fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fda:	220b      	movs	r2, #11
 8001fdc:	761a      	strb	r2, [r3, #24]
        gRFAL.TxRx.status = RFAL_ERR_BUSY;
 8001fde:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	835a      	strh	r2, [r3, #26]
        


    #if RFAL_FEATURE_NFCV
        /*******************************************************************************/
        if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 8001fe4:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fe6:	785b      	ldrb	r3, [r3, #1]
 8001fe8:	2b07      	cmp	r3, #7
 8001fea:	d003      	beq.n	8001ff4 <rfalStartTransceive+0x1f0>
 8001fec:	4b16      	ldr	r3, [pc, #88]	@ (8002048 <rfalStartTransceive+0x244>)
 8001fee:	785b      	ldrb	r3, [r3, #1]
 8001ff0:	2b08      	cmp	r3, #8
 8001ff2:	d12f      	bne.n	8002054 <rfalStartTransceive+0x250>
        { /* Exchange receive buffer with internal buffer */
            gRFAL.nfcvData.origCtx = gRFAL.TxRx.ctx;
 8001ff4:	4a14      	ldr	r2, [pc, #80]	@ (8002048 <rfalStartTransceive+0x244>)
 8001ff6:	4b14      	ldr	r3, [pc, #80]	@ (8002048 <rfalStartTransceive+0x244>)
 8001ff8:	f502 7423 	add.w	r4, r2, #652	@ 0x28c
 8001ffc:	f103 051c 	add.w	r5, r3, #28
 8002000:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002002:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002004:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002008:	e884 0007 	stmia.w	r4, {r0, r1, r2}

            gRFAL.TxRx.ctx.rxBuf    = ((gRFAL.nfcvData.origCtx.rxBuf != NULL) ? gRFAL.nfcvData.codingBuffer : NULL);
 800200c:	4b0e      	ldr	r3, [pc, #56]	@ (8002048 <rfalStartTransceive+0x244>)
 800200e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <rfalStartTransceive+0x216>
 8002016:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <rfalStartTransceive+0x24c>)
 8002018:	e000      	b.n	800201c <rfalStartTransceive+0x218>
 800201a:	2300      	movs	r3, #0
 800201c:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <rfalStartTransceive+0x244>)
 800201e:	6253      	str	r3, [r2, #36]	@ 0x24
            gRFAL.TxRx.ctx.rxBufLen = (uint16_t)rfalConvBytesToBits(sizeof(gRFAL.nfcvData.codingBuffer));
 8002020:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <rfalStartTransceive+0x244>)
 8002022:	f44f 5282 	mov.w	r2, #4160	@ 0x1040
 8002026:	851a      	strh	r2, [r3, #40]	@ 0x28
            gRFAL.TxRx.ctx.flags = (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL
                                 | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP
                                 | (uint32_t)RFAL_TXRX_FLAGS_NFCIP1_OFF
                                 | (uint32_t)(gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF)
 8002028:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <rfalStartTransceive+0x244>)
 800202a:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 800202e:	f003 0308 	and.w	r3, r3, #8
                                 | (uint32_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP
                                 | (uint32_t)RFAL_TXRX_FLAGS_PAR_TX_NONE;
 8002032:	f043 0333 	orr.w	r3, r3, #51	@ 0x33
            gRFAL.TxRx.ctx.flags = (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL
 8002036:	4a04      	ldr	r2, [pc, #16]	@ (8002048 <rfalStartTransceive+0x244>)
 8002038:	6313      	str	r3, [r2, #48]	@ 0x30
          
            /* In NFCV a TxRx with a valid txBuf and txBufSize==0 indicates to send an EOF */
            /* Skip logic below that would go directly into receive                        */
            if ( gRFAL.TxRx.ctx.txBuf != NULL )
 800203a:	4b03      	ldr	r3, [pc, #12]	@ (8002048 <rfalStartTransceive+0x244>)
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <rfalStartTransceive+0x250>
            {
                return  RFAL_ERR_NONE;
 8002042:	2300      	movs	r3, #0
 8002044:	e044      	b.n	80020d0 <rfalStartTransceive+0x2cc>
 8002046:	bf00      	nop
 8002048:	200002f4 	.word	0x200002f4
 800204c:	0ffff000 	.word	0x0ffff000
 8002050:	20000374 	.word	0x20000374
    #endif /* RFAL_FEATURE_NFCV */


    #ifdef ST25R3916B
        /* Check if ST25R3916 AWS is enabled and AP2P */
        if( st25r3916CheckReg( ST25R3916_REG_AUX_MOD, ST25R3916_REG_AUX_MOD_rgs_am, ST25R3916_REG_AUX_MOD_rgs_am) && rfalIsModeActiveComm(gRFAL.mode) )
 8002054:	2204      	movs	r2, #4
 8002056:	2104      	movs	r1, #4
 8002058:	2068      	movs	r0, #104	@ 0x68
 800205a:	f002 ff7f 	bl	8004f5c <st25r3916CheckReg>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d010      	beq.n	8002086 <rfalStartTransceive+0x282>
 8002064:	4b1c      	ldr	r3, [pc, #112]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 8002066:	785b      	ldrb	r3, [r3, #1]
 8002068:	2b09      	cmp	r3, #9
 800206a:	d003      	beq.n	8002074 <rfalStartTransceive+0x270>
 800206c:	4b1a      	ldr	r3, [pc, #104]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 800206e:	785b      	ldrb	r3, [r3, #1]
 8002070:	2b0d      	cmp	r3, #13
 8002072:	d108      	bne.n	8002086 <rfalStartTransceive+0x282>
        {
            /* If ST25R3916 with AWS set again the current mode to reload AWS config */
        	rfalSetMode( gRFAL.mode, gRFAL.txBR, gRFAL.rxBR );
 8002074:	4b18      	ldr	r3, [pc, #96]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 8002076:	785b      	ldrb	r3, [r3, #1]
 8002078:	4a17      	ldr	r2, [pc, #92]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 800207a:	7891      	ldrb	r1, [r2, #2]
 800207c:	4a16      	ldr	r2, [pc, #88]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 800207e:	78d2      	ldrb	r2, [r2, #3]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff f983 	bl	800138c <rfalSetMode>
    #endif /* ST25R3916B */


        /*******************************************************************************/
        /* Check if the Transceive start performing Tx or goes directly to Rx          */
        if( (gRFAL.TxRx.ctx.txBuf == NULL) || (gRFAL.TxRx.ctx.txBufLen == 0U) )
 8002086:	4b14      	ldr	r3, [pc, #80]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <rfalStartTransceive+0x292>
 800208e:	4b12      	ldr	r3, [pc, #72]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 8002090:	8c1b      	ldrh	r3, [r3, #32]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d119      	bne.n	80020ca <rfalStartTransceive+0x2c6>
        {
            /* Clear FIFO, Clear and Enable the Interrupts */
            rfalPrepareTransceive( );
 8002096:	f000 f991 	bl	80023bc <rfalPrepareTransceive>
            
            /* In AP2P check the field status */
            if( rfalIsModeActiveComm(gRFAL.mode) )
 800209a:	4b0f      	ldr	r3, [pc, #60]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 800209c:	785b      	ldrb	r3, [r3, #1]
 800209e:	2b09      	cmp	r3, #9
 80020a0:	d003      	beq.n	80020aa <rfalStartTransceive+0x2a6>
 80020a2:	4b0d      	ldr	r3, [pc, #52]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 80020a4:	785b      	ldrb	r3, [r3, #1]
 80020a6:	2b0d      	cmp	r3, #13
 80020a8:	d106      	bne.n	80020b8 <rfalStartTransceive+0x2b4>
            {
                /* Disable our field upon a Rx reEnable, and start PPON2 manually */
                st25r3916TxOff();                
 80020aa:	2108      	movs	r1, #8
 80020ac:	2002      	movs	r0, #2
 80020ae:	f002 fe6d 	bl	8004d8c <st25r3916ClrRegisterBits>
                st25r3916ExecuteCommand( ST25R3916_CMD_START_PPON2_TIMER );
 80020b2:	20e4      	movs	r0, #228	@ 0xe4
 80020b4:	f002 fe09 	bl	8004cca <st25r3916ExecuteCommand>
            }
            
            /* No Tx done, enable the Receiver */
            st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 80020b8:	20d1      	movs	r0, #209	@ 0xd1
 80020ba:	f002 fe06 	bl	8004cca <st25r3916ExecuteCommand>

            /* Start NRT manually, if FWT = 0 (wait endlessly for Rx) chip will ignore anyhow */
            st25r3916ExecuteCommand( ST25R3916_CMD_START_NO_RESPONSE_TIMER );
 80020be:	20e3      	movs	r0, #227	@ 0xe3
 80020c0:	f002 fe03 	bl	8004cca <st25r3916ExecuteCommand>

            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_IDLE;
 80020c4:	4b04      	ldr	r3, [pc, #16]	@ (80020d8 <rfalStartTransceive+0x2d4>)
 80020c6:	2251      	movs	r2, #81	@ 0x51
 80020c8:	761a      	strb	r2, [r3, #24]
        }

        return RFAL_ERR_NONE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	e000      	b.n	80020d0 <rfalStartTransceive+0x2cc>
    }
    
    return RFAL_ERR_WRONG_STATE;
 80020ce:	2321      	movs	r3, #33	@ 0x21
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bdb0      	pop	{r4, r5, r7, pc}
 80020d8:	200002f4 	.word	0x200002f4

080020dc <rfalIsTransceiveInTx>:


/*******************************************************************************/
bool rfalIsTransceiveInTx( void )
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
    return ( (gRFAL.TxRx.state >= RFAL_TXRX_STATE_TX_IDLE) && (gRFAL.TxRx.state < RFAL_TXRX_STATE_RX_IDLE) );
 80020e0:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <rfalIsTransceiveInTx+0x2c>)
 80020e2:	7e1b      	ldrb	r3, [r3, #24]
 80020e4:	2b0a      	cmp	r3, #10
 80020e6:	d905      	bls.n	80020f4 <rfalIsTransceiveInTx+0x18>
 80020e8:	4b07      	ldr	r3, [pc, #28]	@ (8002108 <rfalIsTransceiveInTx+0x2c>)
 80020ea:	7e1b      	ldrb	r3, [r3, #24]
 80020ec:	2b50      	cmp	r3, #80	@ 0x50
 80020ee:	d801      	bhi.n	80020f4 <rfalIsTransceiveInTx+0x18>
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <rfalIsTransceiveInTx+0x1a>
 80020f4:	2300      	movs	r3, #0
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	b2db      	uxtb	r3, r3
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	200002f4 	.word	0x200002f4

0800210c <rfalIsTransceiveInRx>:


/*******************************************************************************/
bool rfalIsTransceiveInRx( void )
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
    return (gRFAL.TxRx.state >= RFAL_TXRX_STATE_RX_IDLE);
 8002110:	4b05      	ldr	r3, [pc, #20]	@ (8002128 <rfalIsTransceiveInRx+0x1c>)
 8002112:	7e1b      	ldrb	r3, [r3, #24]
 8002114:	2b50      	cmp	r3, #80	@ 0x50
 8002116:	bf8c      	ite	hi
 8002118:	2301      	movhi	r3, #1
 800211a:	2300      	movls	r3, #0
 800211c:	b2db      	uxtb	r3, r3
}
 800211e:	4618      	mov	r0, r3
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	200002f4 	.word	0x200002f4

0800212c <rfalTransceiveBlockingTx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08c      	sub	sp, #48	@ 0x30
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	607a      	str	r2, [r7, #4]
 8002136:	461a      	mov	r2, r3
 8002138:	460b      	mov	r3, r1
 800213a:	817b      	strh	r3, [r7, #10]
 800213c:	4613      	mov	r3, r2
 800213e:	813b      	strh	r3, [r7, #8]
    ReturnCode               ret;
    rfalTransceiveContext    ctx;
    rfalCreateByteFlagsTxRxContext( ctx, txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt );
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	613b      	str	r3, [r7, #16]
 8002144:	897b      	ldrh	r3, [r7, #10]
 8002146:	00db      	lsls	r3, r3, #3
 8002148:	b29b      	uxth	r3, r3
 800214a:	82bb      	strh	r3, [r7, #20]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	893b      	ldrh	r3, [r7, #8]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	b29b      	uxth	r3, r3
 8002156:	83bb      	strh	r3, [r7, #28]
 8002158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800215a:	623b      	str	r3, [r7, #32]
 800215c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002162:	62bb      	str	r3, [r7, #40]	@ 0x28
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 8002164:	f107 0310 	add.w	r3, r7, #16
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fe4b 	bl	8001e04 <rfalStartTransceive>
 800216e:	4603      	mov	r3, r0
 8002170:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8002172:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <rfalTransceiveBlockingTx+0x50>
 8002178:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800217a:	e002      	b.n	8002182 <rfalTransceiveBlockingTx+0x56>

    return rfalTransceiveRunBlockingTx();
 800217c:	f000 f805 	bl	800218a <rfalTransceiveRunBlockingTx>
 8002180:	4603      	mov	r3, r0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3730      	adds	r7, #48	@ 0x30
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <rfalTransceiveRunBlockingTx>:


/*******************************************************************************/
static ReturnCode rfalTransceiveRunBlockingTx( void )
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
    ReturnCode ret;

    do{
        rfalWorker();
 8002190:	f000 f8a6 	bl	80022e0 <rfalWorker>
        ret = rfalGetTransceiveStatus();
 8002194:	f000 f892 	bl	80022bc <rfalGetTransceiveStatus>
 8002198:	4603      	mov	r3, r0
 800219a:	80fb      	strh	r3, [r7, #6]
    }
    while( (rfalIsTransceiveInTx()) && (ret == RFAL_ERR_BUSY) );
 800219c:	f7ff ff9e 	bl	80020dc <rfalIsTransceiveInTx>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d002      	beq.n	80021ac <rfalTransceiveRunBlockingTx+0x22>
 80021a6:	88fb      	ldrh	r3, [r7, #6]
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d0f1      	beq.n	8002190 <rfalTransceiveRunBlockingTx+0x6>


    if( rfalIsTransceiveInRx() )
 80021ac:	f7ff ffae 	bl	800210c <rfalIsTransceiveInRx>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <rfalTransceiveRunBlockingTx+0x30>
    {
        return RFAL_ERR_NONE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e000      	b.n	80021bc <rfalTransceiveRunBlockingTx+0x32>
    }
    return ret;
 80021ba:	88fb      	ldrh	r3, [r7, #6]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <rfalTransceiveBlockingRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingRx( void )
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    do{
        rfalWorker();
 80021ca:	f000 f889 	bl	80022e0 <rfalWorker>
        ret = rfalGetTransceiveStatus();
 80021ce:	f000 f875 	bl	80022bc <rfalGetTransceiveStatus>
 80021d2:	4603      	mov	r3, r0
 80021d4:	80fb      	strh	r3, [r7, #6]
    }
    while( (rfalIsTransceiveInRx()) || (ret == RFAL_ERR_BUSY) );
 80021d6:	f7ff ff99 	bl	800210c <rfalIsTransceiveInRx>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1f4      	bne.n	80021ca <rfalTransceiveBlockingRx+0x6>
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d0f1      	beq.n	80021ca <rfalTransceiveBlockingRx+0x6>
        
    return ret;
 80021e6:	88fb      	ldrh	r3, [r7, #6]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <rfalTransceiveBlockingTxRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTxRx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	@ 0x28
 80021f4:	af04      	add	r7, sp, #16
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	607a      	str	r2, [r7, #4]
 80021fa:	461a      	mov	r2, r3
 80021fc:	460b      	mov	r3, r1
 80021fe:	817b      	strh	r3, [r7, #10]
 8002200:	4613      	mov	r3, r2
 8002202:	813b      	strh	r3, [r7, #8]
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt ) );
 8002204:	893a      	ldrh	r2, [r7, #8]
 8002206:	8979      	ldrh	r1, [r7, #10]
 8002208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800220a:	9302      	str	r3, [sp, #8]
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	6a3b      	ldr	r3, [r7, #32]
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	4613      	mov	r3, r2
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f7ff ff87 	bl	800212c <rfalTransceiveBlockingTx>
 800221e:	4603      	mov	r3, r0
 8002220:	82fb      	strh	r3, [r7, #22]
 8002222:	8afb      	ldrh	r3, [r7, #22]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <rfalTransceiveBlockingTxRx+0x3c>
 8002228:	8afb      	ldrh	r3, [r7, #22]
 800222a:	e00e      	b.n	800224a <rfalTransceiveBlockingTxRx+0x5a>
    ret = rfalTransceiveBlockingRx();
 800222c:	f7ff ffca 	bl	80021c4 <rfalTransceiveBlockingRx>
 8002230:	4603      	mov	r3, r0
 8002232:	82fb      	strh	r3, [r7, #22]
    
    /* Convert received bits to bytes */
    if( actLen != NULL )
 8002234:	6a3b      	ldr	r3, [r7, #32]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d006      	beq.n	8002248 <rfalTransceiveBlockingTxRx+0x58>
    {
        *actLen = rfalConvBitsToBytes(*actLen);
 800223a:	6a3b      	ldr	r3, [r7, #32]
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	3307      	adds	r3, #7
 8002240:	08db      	lsrs	r3, r3, #3
 8002242:	b29a      	uxth	r2, r3
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	801a      	strh	r2, [r3, #0]
    }
    
    return ret;
 8002248:	8afb      	ldrh	r3, [r7, #22]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <rfalRunTransceiveWorker>:


/*******************************************************************************/
static ReturnCode rfalRunTransceiveWorker( void )
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
    if( gRFAL.state == RFAL_STATE_TXRX )
 8002258:	4b17      	ldr	r3, [pc, #92]	@ (80022b8 <rfalRunTransceiveWorker+0x64>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b03      	cmp	r3, #3
 800225e:	d127      	bne.n	80022b0 <rfalRunTransceiveWorker+0x5c>
    {
        /*******************************************************************************/
        /* Check Transceive Sanity Timer has expired */
        if( gRFAL.tmr.txRx != RFAL_TIMING_NONE )
 8002260:	4b15      	ldr	r3, [pc, #84]	@ (80022b8 <rfalRunTransceiveWorker+0x64>)
 8002262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00d      	beq.n	8002284 <rfalRunTransceiveWorker+0x30>
        {
            if( rfalTimerisExpired( gRFAL.tmr.txRx ) )
 8002268:	4b13      	ldr	r3, [pc, #76]	@ (80022b8 <rfalRunTransceiveWorker+0x64>)
 800226a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226c:	4618      	mov	r0, r3
 800226e:	f003 f930 	bl	80054d2 <timerIsExpired>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d005      	beq.n	8002284 <rfalRunTransceiveWorker+0x30>
            {
                /* If sanity timer has expired abort ongoing transceive and signal error */
                gRFAL.TxRx.status = RFAL_ERR_IO;
 8002278:	4b0f      	ldr	r3, [pc, #60]	@ (80022b8 <rfalRunTransceiveWorker+0x64>)
 800227a:	2203      	movs	r2, #3
 800227c:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800227e:	4b0e      	ldr	r3, [pc, #56]	@ (80022b8 <rfalRunTransceiveWorker+0x64>)
 8002280:	225a      	movs	r2, #90	@ 0x5a
 8002282:	761a      	strb	r2, [r3, #24]
            }
        }
        
        /*******************************************************************************/
        /* Run Tx or Rx state machines */
        if( rfalIsTransceiveInTx() )
 8002284:	f7ff ff2a 	bl	80020dc <rfalIsTransceiveInTx>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d005      	beq.n	800229a <rfalRunTransceiveWorker+0x46>
        {
            rfalTransceiveTx();
 800228e:	f000 f989 	bl	80025a4 <rfalTransceiveTx>
            return rfalGetTransceiveStatus();
 8002292:	f000 f813 	bl	80022bc <rfalGetTransceiveStatus>
 8002296:	4603      	mov	r3, r0
 8002298:	e00b      	b.n	80022b2 <rfalRunTransceiveWorker+0x5e>
        }
        if( rfalIsTransceiveInRx() )
 800229a:	f7ff ff37 	bl	800210c <rfalIsTransceiveInRx>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <rfalRunTransceiveWorker+0x5c>
        {
            rfalTransceiveRx();
 80022a4:	f000 fbd6 	bl	8002a54 <rfalTransceiveRx>
            return rfalGetTransceiveStatus();
 80022a8:	f000 f808 	bl	80022bc <rfalGetTransceiveStatus>
 80022ac:	4603      	mov	r3, r0
 80022ae:	e000      	b.n	80022b2 <rfalRunTransceiveWorker+0x5e>
        }
    }    
    return RFAL_ERR_WRONG_STATE;
 80022b0:	2321      	movs	r3, #33	@ 0x21
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	200002f4 	.word	0x200002f4

080022bc <rfalGetTransceiveStatus>:
}


/*******************************************************************************/
ReturnCode rfalGetTransceiveStatus( void )
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
    return ((gRFAL.TxRx.state == RFAL_TXRX_STATE_IDLE) ? gRFAL.TxRx.status : RFAL_ERR_BUSY);
 80022c0:	4b06      	ldr	r3, [pc, #24]	@ (80022dc <rfalGetTransceiveStatus+0x20>)
 80022c2:	7e1b      	ldrb	r3, [r3, #24]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d102      	bne.n	80022ce <rfalGetTransceiveStatus+0x12>
 80022c8:	4b04      	ldr	r3, [pc, #16]	@ (80022dc <rfalGetTransceiveStatus+0x20>)
 80022ca:	8b5b      	ldrh	r3, [r3, #26]
 80022cc:	e000      	b.n	80022d0 <rfalGetTransceiveStatus+0x14>
 80022ce:	2302      	movs	r3, #2
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	200002f4 	.word	0x200002f4

080022e0 <rfalWorker>:
}


/*******************************************************************************/
void rfalWorker( void )
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	/* ----------------------------------------------------------*/
	PollCANRx();
 80022e4:	f7fe fc64 	bl	8000bb0 <PollCANRx>
	/*-----------------------------------------------------------*/

	platformProtectWorker();               /* Protect RFAL Worker/Task/Process */
    switch( gRFAL.state )
 80022e8:	4b07      	ldr	r3, [pc, #28]	@ (8002308 <rfalWorker+0x28>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d002      	beq.n	80022f6 <rfalWorker+0x16>
 80022f0:	2b04      	cmp	r3, #4
 80022f2:	d003      	beq.n	80022fc <rfalWorker+0x1c>
    #endif /* RFAL_FEATURE_WAKEUP_MODE */
            
        /* Nothing to be done */
        default:            
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 80022f4:	e005      	b.n	8002302 <rfalWorker+0x22>
            rfalRunTransceiveWorker();
 80022f6:	f7ff ffad 	bl	8002254 <rfalRunTransceiveWorker>
            break;
 80022fa:	e002      	b.n	8002302 <rfalWorker+0x22>
            rfalRunListenModeWorker();
 80022fc:	f001 fa56 	bl	80037ac <rfalRunListenModeWorker>
            break;
 8002300:	bf00      	nop
    }
    
    platformUnprotectWorker();             /* Unprotect RFAL Worker/Task/Process */
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	200002f4 	.word	0x200002f4

0800230c <rfalErrorHandling>:


/*******************************************************************************/
static void rfalErrorHandling( void )
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
    uint16_t fifoBytesToRead;
 
    fifoBytesToRead = rfalFIFOStatusGetNumBytes();
 8002312:	f000 ff4f 	bl	80031b4 <rfalFIFOStatusGetNumBytes>
 8002316:	4603      	mov	r3, r0
 8002318:	80fb      	strh	r3, [r7, #6]
    

    /*******************************************************************************/
    /* ISO14443A Mode                                                              */
    /*******************************************************************************/
    if( gRFAL.mode == RFAL_MODE_POLL_NFCA )
 800231a:	4b18      	ldr	r3, [pc, #96]	@ (800237c <rfalErrorHandling+0x70>)
 800231c:	785b      	ldrb	r3, [r3, #1]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d127      	bne.n	8002372 <rfalErrorHandling+0x66>
        
        /*******************************************************************************/
        /* If we received a frame with a incomplete byte we`ll raise a specific error  *
         * ( support for T2T 4 bit ACK / NAK, MIFARE and Kovio )                       */    
        /*******************************************************************************/
        if( (gRFAL.TxRx.status == RFAL_ERR_PAR) || (gRFAL.TxRx.status == RFAL_ERR_CRC) )
 8002322:	4b16      	ldr	r3, [pc, #88]	@ (800237c <rfalErrorHandling+0x70>)
 8002324:	8b5b      	ldrh	r3, [r3, #26]
 8002326:	2b1b      	cmp	r3, #27
 8002328:	d003      	beq.n	8002332 <rfalErrorHandling+0x26>
 800232a:	4b14      	ldr	r3, [pc, #80]	@ (800237c <rfalErrorHandling+0x70>)
 800232c:	8b5b      	ldrh	r3, [r3, #26]
 800232e:	2b15      	cmp	r3, #21
 8002330:	d11f      	bne.n	8002372 <rfalErrorHandling+0x66>
        {
            if( (rfalFIFOStatusIsIncompleteByte()) && (fifoBytesToRead == RFAL_RX_INC_BYTE_LEN) )
 8002332:	f000 ff59 	bl	80031e8 <rfalFIFOStatusIsIncompleteByte>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d01a      	beq.n	8002372 <rfalErrorHandling+0x66>
 800233c:	88fb      	ldrh	r3, [r7, #6]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d117      	bne.n	8002372 <rfalErrorHandling+0x66>
            {
                st25r3916ReadFifo( (uint8_t*)(gRFAL.TxRx.ctx.rxBuf), fifoBytesToRead );
 8002342:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <rfalErrorHandling+0x70>)
 8002344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002346:	88fa      	ldrh	r2, [r7, #6]
 8002348:	4611      	mov	r1, r2
 800234a:	4618      	mov	r0, r3
 800234c:	f002 fc3b 	bl	8004bc6 <st25r3916ReadFifo>
                if( (gRFAL.TxRx.ctx.rxRcvdLen) != NULL )
 8002350:	4b0a      	ldr	r3, [pc, #40]	@ (800237c <rfalErrorHandling+0x70>)
 8002352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002354:	2b00      	cmp	r3, #0
 8002356:	d006      	beq.n	8002366 <rfalErrorHandling+0x5a>
                {
                    *gRFAL.TxRx.ctx.rxRcvdLen = rfalFIFOGetNumIncompleteBits();
 8002358:	f000 ff6a 	bl	8003230 <rfalFIFOGetNumIncompleteBits>
 800235c:	4603      	mov	r3, r0
 800235e:	461a      	mov	r2, r3
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <rfalErrorHandling+0x70>)
 8002362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002364:	801a      	strh	r2, [r3, #0]
                }
                
                gRFAL.TxRx.status = RFAL_ERR_INCOMPLETE_BYTE;
 8002366:	4b05      	ldr	r3, [pc, #20]	@ (800237c <rfalErrorHandling+0x70>)
 8002368:	2228      	movs	r2, #40	@ 0x28
 800236a:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800236c:	4b03      	ldr	r3, [pc, #12]	@ (800237c <rfalErrorHandling+0x70>)
 800236e:	225a      	movs	r2, #90	@ 0x5a
 8002370:	761a      	strb	r2, [r3, #24]
            }
        }
    }
    
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	200002f4 	.word	0x200002f4

08002380 <rfalCleanupTransceive>:


/*******************************************************************************/
static void rfalCleanupTransceive( void )
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    
    /* Restore default settings on NFCIP1 mode, Receiving parity + CRC bits and manual Tx Parity*/
    st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0) );
 8002384:	21e0      	movs	r1, #224	@ 0xe0
 8002386:	2005      	movs	r0, #5
 8002388:	f002 fd00 	bl	8004d8c <st25r3916ClrRegisterBits>
    
    /* Restore AGC enabled */
    st25r3916SetRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 800238c:	2108      	movs	r1, #8
 800238e:	200c      	movs	r0, #12
 8002390:	f002 fd33 	bl	8004dfa <st25r3916SetRegisterBits>
    /* Transceive timers                                                           */
    /*******************************************************************************/
    rfalTimerDestroy( gRFAL.tmr.txRx );
    rfalTimerDestroy( gRFAL.tmr.RXE );
    rfalTimerDestroy( gRFAL.tmr.PPON2 );
    gRFAL.tmr.txRx   = RFAL_TIMING_NONE;
 8002394:	4b08      	ldr	r3, [pc, #32]	@ (80023b8 <rfalCleanupTransceive+0x38>)
 8002396:	2200      	movs	r2, #0
 8002398:	64da      	str	r2, [r3, #76]	@ 0x4c
    gRFAL.tmr.RXE    = RFAL_TIMING_NONE;
 800239a:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <rfalCleanupTransceive+0x38>)
 800239c:	2200      	movs	r2, #0
 800239e:	645a      	str	r2, [r3, #68]	@ 0x44
    gRFAL.tmr.PPON2  = RFAL_TIMING_NONE;
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <rfalCleanupTransceive+0x38>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	649a      	str	r2, [r3, #72]	@ 0x48
    
    
    /*******************************************************************************/
    /* Execute Post Transceive Callback                                            */
    /*******************************************************************************/
    if( gRFAL.callbacks.postTxRx != NULL )
 80023a6:	4b04      	ldr	r3, [pc, #16]	@ (80023b8 <rfalCleanupTransceive+0x38>)
 80023a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d002      	beq.n	80023b4 <rfalCleanupTransceive+0x34>
    {
        gRFAL.callbacks.postTxRx();
 80023ae:	4b02      	ldr	r3, [pc, #8]	@ (80023b8 <rfalCleanupTransceive+0x38>)
 80023b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b2:	4798      	blx	r3
    }
    /*******************************************************************************/

}
 80023b4:	bf00      	nop
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	200002f4 	.word	0x200002f4

080023bc <rfalPrepareTransceive>:


/*******************************************************************************/
static void rfalPrepareTransceive( void )
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
    uint32_t maskInterrupts;
    uint8_t  reg;
    /* If we are in RW or AP2P mode */
    if( !rfalIsModePassiveListen( gRFAL.mode ) )
 80023c2:	4b75      	ldr	r3, [pc, #468]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80023c4:	785b      	ldrb	r3, [r3, #1]
 80023c6:	2b0a      	cmp	r3, #10
 80023c8:	d00e      	beq.n	80023e8 <rfalPrepareTransceive+0x2c>
 80023ca:	4b73      	ldr	r3, [pc, #460]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80023cc:	785b      	ldrb	r3, [r3, #1]
 80023ce:	2b0b      	cmp	r3, #11
 80023d0:	d00a      	beq.n	80023e8 <rfalPrepareTransceive+0x2c>
 80023d2:	4b71      	ldr	r3, [pc, #452]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80023d4:	785b      	ldrb	r3, [r3, #1]
 80023d6:	2b0c      	cmp	r3, #12
 80023d8:	d006      	beq.n	80023e8 <rfalPrepareTransceive+0x2c>
    {
        /* Reset receive logic with STOP command */
        st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 80023da:	20c2      	movs	r0, #194	@ 0xc2
 80023dc:	f002 fc75 	bl	8004cca <st25r3916ExecuteCommand>
    
        /* Reset Rx Gain */
        st25r3916ExecuteCommand( ST25R3916_CMD_RESET_RXGAIN );
 80023e0:	20d5      	movs	r0, #213	@ 0xd5
 80023e2:	f002 fc72 	bl	8004cca <st25r3916ExecuteCommand>
 80023e6:	e002      	b.n	80023ee <rfalPrepareTransceive+0x32>
    }
    else
    {
        /* In Passive Listen Mode do not use STOP as it stops FDT timer */
        st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 80023e8:	20db      	movs	r0, #219	@ 0xdb
 80023ea:	f002 fc6e 	bl	8004cca <st25r3916ExecuteCommand>
    
    /*******************************************************************************/
    /* FDT Poll                                                                    */
    /*******************************************************************************/
    
    if( gRFAL.timings.FDTPoll != RFAL_TIMING_NONE )
 80023ee:	4b6a      	ldr	r3, [pc, #424]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d029      	beq.n	800244a <rfalPrepareTransceive+0x8e>
    {
        /* In Passive communications General Purpose Timer is used to measure FDT Poll */
        if( rfalIsModePassiveComm( gRFAL.mode ) )  /* Passive Comms */
 80023f6:	4b68      	ldr	r3, [pc, #416]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80023f8:	785b      	ldrb	r3, [r3, #1]
 80023fa:	2b09      	cmp	r3, #9
 80023fc:	d019      	beq.n	8002432 <rfalPrepareTransceive+0x76>
 80023fe:	4b66      	ldr	r3, [pc, #408]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002400:	785b      	ldrb	r3, [r3, #1]
 8002402:	2b0d      	cmp	r3, #13
 8002404:	d015      	beq.n	8002432 <rfalPrepareTransceive+0x76>
        {
            /* Configure GPT to start at RX end */
            st25r3916SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( ((gRFAL.timings.FDTPoll < RFAL_FDT_POLL_ADJUSTMENT) ? gRFAL.timings.FDTPoll : (gRFAL.timings.FDTPoll - RFAL_FDT_POLL_ADJUSTMENT)) ), ST25R3916_REG_TIMER_EMV_CONTROL_gptc_erx );
 8002406:	4b64      	ldr	r3, [pc, #400]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	f240 423b 	movw	r2, #1083	@ 0x43b
 800240e:	4293      	cmp	r3, r2
 8002410:	d804      	bhi.n	800241c <rfalPrepareTransceive+0x60>
 8002412:	4b61      	ldr	r3, [pc, #388]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	08db      	lsrs	r3, r3, #3
 8002418:	b29b      	uxth	r3, r3
 800241a:	e005      	b.n	8002428 <rfalPrepareTransceive+0x6c>
 800241c:	4b5e      	ldr	r3, [pc, #376]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 8002424:	08db      	lsrs	r3, r3, #3
 8002426:	b29b      	uxth	r3, r3
 8002428:	2120      	movs	r1, #32
 800242a:	4618      	mov	r0, r3
 800242c:	f002 f9a7 	bl	800477e <st25r3916SetStartGPTimer>
 8002430:	e00b      	b.n	800244a <rfalPrepareTransceive+0x8e>
        }
        /* In Active Poller mode GT PPON1 is used to ensure FDT Poll */
        else if( gRFAL.mode == RFAL_MODE_POLL_ACTIVE_P2P )
 8002432:	4b59      	ldr	r3, [pc, #356]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002434:	785b      	ldrb	r3, [r3, #1]
 8002436:	2b09      	cmp	r3, #9
 8002438:	d107      	bne.n	800244a <rfalPrepareTransceive+0x8e>
        {
            st25r3916WriteRegister( ST25R3916_REG_FIELD_ON_GT, (uint8_t)rfalConv1fcTo2018fc(gRFAL.timings.FDTPoll) );
 800243a:	4b57      	ldr	r3, [pc, #348]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	0adb      	lsrs	r3, r3, #11
 8002440:	b2db      	uxtb	r3, r3
 8002442:	4619      	mov	r1, r3
 8002444:	2055      	movs	r0, #85	@ 0x55
 8002446:	f002 fb51 	bl	8004aec <st25r3916WriteRegister>
    }

    /*******************************************************************************/
    /* Execute Pre Transceive Callback                                             */
    /*******************************************************************************/
    if( gRFAL.callbacks.preTxRx != NULL )
 800244a:	4b53      	ldr	r3, [pc, #332]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 800244c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800244e:	2b00      	cmp	r3, #0
 8002450:	d002      	beq.n	8002458 <rfalPrepareTransceive+0x9c>
    {
        gRFAL.callbacks.preTxRx();
 8002452:	4b51      	ldr	r3, [pc, #324]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002456:	4798      	blx	r3
    }
    /*******************************************************************************/
    
    
    maskInterrupts = ( ST25R3916_IRQ_MASK_FWL  | ST25R3916_IRQ_MASK_TXE  |
 8002458:	4b50      	ldr	r3, [pc, #320]	@ (800259c <rfalPrepareTransceive+0x1e0>)
 800245a:	607b      	str	r3, [r7, #4]
    
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    
    reg = (ST25R3916_REG_ISO14443A_NFC_no_tx_par_off | ST25R3916_REG_ISO14443A_NFC_no_rx_par_off | ST25R3916_REG_ISO14443A_NFC_nfc_f0_off);
 800245c:	2300      	movs	r3, #0
 800245e:	70fb      	strb	r3, [r7, #3]
    
    /* Check if NFCIP1 mode is to be enabled */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCIP1_ON) != 0U )
 8002460:	4b4d      	ldr	r3, [pc, #308]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <rfalPrepareTransceive+0xb8>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_nfc_f0;
 800246c:	78fb      	ldrb	r3, [r7, #3]
 800246e:	f043 0320 	orr.w	r3, r3, #32
 8002472:	70fb      	strb	r3, [r7, #3]
    }
    
    /* Check if Parity check is to be skipped and to keep the parity + CRC bits in FIFO */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP) != 0U )
 8002474:	4b48      	ldr	r3, [pc, #288]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002478:	f003 0310 	and.w	r3, r3, #16
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <rfalPrepareTransceive+0xcc>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_no_rx_par;
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002486:	70fb      	strb	r3, [r7, #3]
    }

    /* Check if automatic Parity bits is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_PAR_TX_NONE) != 0U )
 8002488:	4b43      	ldr	r3, [pc, #268]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 800248a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248c:	f003 0320 	and.w	r3, r3, #32
 8002490:	2b00      	cmp	r3, #0
 8002492:	d003      	beq.n	800249c <rfalPrepareTransceive+0xe0>
    {
        reg |= ST25R3916_REG_ISO14443A_NFC_no_tx_par;
 8002494:	78fb      	ldrb	r3, [r7, #3]
 8002496:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800249a:	70fb      	strb	r3, [r7, #3]
    }
    
    /* Apply current TxRx flags on ISO14443A and NFC 106kb/s Settings Register */
    st25r3916ChangeRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0), reg );
 800249c:	78fb      	ldrb	r3, [r7, #3]
 800249e:	461a      	mov	r2, r3
 80024a0:	21e0      	movs	r1, #224	@ 0xe0
 80024a2:	2005      	movs	r0, #5
 80024a4:	f002 fcd6 	bl	8004e54 <st25r3916ChangeRegisterBits>
    
    
    
    /* Check if CRC is to be checked automatically upon reception */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL) != 0U )
 80024a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80024aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d004      	beq.n	80024be <rfalPrepareTransceive+0x102>
    {
        st25r3916SetRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_no_crc_rx );
 80024b4:	2180      	movs	r1, #128	@ 0x80
 80024b6:	200a      	movs	r0, #10
 80024b8:	f002 fc9f 	bl	8004dfa <st25r3916SetRegisterBits>
 80024bc:	e003      	b.n	80024c6 <rfalPrepareTransceive+0x10a>
    }
    else
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_no_crc_rx );
 80024be:	2180      	movs	r1, #128	@ 0x80
 80024c0:	200a      	movs	r0, #10
 80024c2:	f002 fc63 	bl	8004d8c <st25r3916ClrRegisterBits>
    }
    
    
    /* Check if AGC is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF) != 0U )
 80024c6:	4b34      	ldr	r3, [pc, #208]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	f003 0308 	and.w	r3, r3, #8
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d004      	beq.n	80024dc <rfalPrepareTransceive+0x120>
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 80024d2:	2108      	movs	r1, #8
 80024d4:	200c      	movs	r0, #12
 80024d6:	f002 fc59 	bl	8004d8c <st25r3916ClrRegisterBits>
 80024da:	e003      	b.n	80024e4 <rfalPrepareTransceive+0x128>
    }
    else
    {
        st25r3916SetRegisterBits( ST25R3916_REG_RX_CONF2, ST25R3916_REG_RX_CONF2_agc_en );
 80024dc:	2108      	movs	r1, #8
 80024de:	200c      	movs	r0, #12
 80024e0:	f002 fc8b 	bl	8004dfa <st25r3916SetRegisterBits>
    

    /*******************************************************************************/
    /* EMVCo NRT mode                                                              */
    /*******************************************************************************/
    if( gRFAL.conf.eHandling == RFAL_ERRORHANDLING_EMD )
 80024e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 80024e6:	79db      	ldrb	r3, [r3, #7]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d108      	bne.n	80024fe <rfalPrepareTransceive+0x142>
    {
        st25r3916SetRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_emv );
 80024ec:	2102      	movs	r1, #2
 80024ee:	2012      	movs	r0, #18
 80024f0:	f002 fc83 	bl	8004dfa <st25r3916SetRegisterBits>
        maskInterrupts |= ST25R3916_IRQ_MASK_RX_REST;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f043 0302 	orr.w	r3, r3, #2
 80024fa:	607b      	str	r3, [r7, #4]
 80024fc:	e003      	b.n	8002506 <rfalPrepareTransceive+0x14a>
    }
    else
    {
        st25r3916ClrRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_emv );
 80024fe:	2102      	movs	r1, #2
 8002500:	2012      	movs	r0, #18
 8002502:	f002 fc43 	bl	8004d8c <st25r3916ClrRegisterBits>
    }
    /*******************************************************************************/
    
    /* In Passive Listen mode additionally enable External Field interrupts  */    
    if( rfalIsModePassiveListen( gRFAL.mode ) )
 8002506:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002508:	785b      	ldrb	r3, [r3, #1]
 800250a:	2b0a      	cmp	r3, #10
 800250c:	d007      	beq.n	800251e <rfalPrepareTransceive+0x162>
 800250e:	4b22      	ldr	r3, [pc, #136]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002510:	785b      	ldrb	r3, [r3, #1]
 8002512:	2b0b      	cmp	r3, #11
 8002514:	d003      	beq.n	800251e <rfalPrepareTransceive+0x162>
 8002516:	4b20      	ldr	r3, [pc, #128]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002518:	785b      	ldrb	r3, [r3, #1]
 800251a:	2b0c      	cmp	r3, #12
 800251c:	d103      	bne.n	8002526 <rfalPrepareTransceive+0x16a>
    {
        maskInterrupts |= ( ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_F );      /* Enable external Field interrupts to detect Link Loss and SENF_REQ auto responses */
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f043 2308 	orr.w	r3, r3, #134219776	@ 0x8000800
 8002524:	607b      	str	r3, [r7, #4]
    }
    
    /* In Active comms enable also External Field interrupts and set RF Collsion Avoidance */
    if( rfalIsModeActiveComm( gRFAL.mode ) )
 8002526:	4b1c      	ldr	r3, [pc, #112]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002528:	785b      	ldrb	r3, [r3, #1]
 800252a:	2b09      	cmp	r3, #9
 800252c:	d003      	beq.n	8002536 <rfalPrepareTransceive+0x17a>
 800252e:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002530:	785b      	ldrb	r3, [r3, #1]
 8002532:	2b0d      	cmp	r3, #13
 8002534:	d10a      	bne.n	800254c <rfalPrepareTransceive+0x190>
    {
        maskInterrupts |= ( ST25R3916_IRQ_MASK_EOF  | ST25R3916_IRQ_MASK_EON  | ST25R3916_IRQ_MASK_PPON2 | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_CAC );
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800253c:	f443 53f0 	orr.w	r3, r3, #7680	@ 0x1e00
 8002540:	607b      	str	r3, [r7, #4]
        
        /* Set n=0 for subsequent RF Collision Avoidance */
        st25r3916ChangeRegisterBits(ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_n_mask, 0);
 8002542:	2200      	movs	r2, #0
 8002544:	2103      	movs	r1, #3
 8002546:	200a      	movs	r0, #10
 8002548:	f002 fc84 	bl	8004e54 <st25r3916ChangeRegisterBits>
    }
    
    /*******************************************************************************/
    /* Start transceive Sanity Timer if a FWT is used */
    if( (gRFAL.TxRx.ctx.fwt != RFAL_FWT_NONE) && (gRFAL.TxRx.ctx.fwt != 0U) )
 800254c:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 800254e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002554:	d013      	beq.n	800257e <rfalPrepareTransceive+0x1c2>
 8002556:	4b10      	ldr	r3, [pc, #64]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00f      	beq.n	800257e <rfalPrepareTransceive+0x1c2>
    {
        rfalTimerStart( gRFAL.tmr.txRx, rfalCalcSanityTmr( gRFAL.TxRx.ctx.fwt ) );
 800255e:	4b0e      	ldr	r3, [pc, #56]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 8002560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002562:	4a0f      	ldr	r2, [pc, #60]	@ (80025a0 <rfalPrepareTransceive+0x1e4>)
 8002564:	fba2 2303 	umull	r2, r3, r2, r3
 8002568:	0b1b      	lsrs	r3, r3, #12
 800256a:	b29b      	uxth	r3, r3
 800256c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002570:	b29b      	uxth	r3, r3
 8002572:	4618      	mov	r0, r3
 8002574:	f002 ff9f 	bl	80054b6 <timerCalculateTimer>
 8002578:	4603      	mov	r3, r0
 800257a:	4a07      	ldr	r2, [pc, #28]	@ (8002598 <rfalPrepareTransceive+0x1dc>)
 800257c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    /*******************************************************************************/
    

    /*******************************************************************************/
    /* Clear and enable these interrupts */
    st25r3916GetInterrupt( maskInterrupts );
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f002 fe7e 	bl	8005280 <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( maskInterrupts );
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f002 fec5 	bl	8005314 <st25r3916EnableInterrupts>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 800258a:	f000 fe05 	bl	8003198 <rfalFIFOStatusClear>
}
 800258e:	bf00      	nop
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	200002f4 	.word	0x200002f4
 800259c:	00f04078 	.word	0x00f04078
 80025a0:	4d542005 	.word	0x4d542005

080025a4 <rfalTransceiveTx>:


/*******************************************************************************/
static void rfalTransceiveTx( void )
{
 80025a4:	b5b0      	push	{r4, r5, r7, lr}
 80025a6:	b08a      	sub	sp, #40	@ 0x28
 80025a8:	af06      	add	r7, sp, #24
    volatile uint32_t irqs;
    uint16_t          tmp;
    ReturnCode        ret;
    
    /* Suppress warning in case NFC-V feature is disabled */
    ret = RFAL_ERR_NONE;
 80025aa:	2300      	movs	r3, #0
 80025ac:	81fb      	strh	r3, [r7, #14]
    RFAL_NO_WARNING( ret );
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 80025ae:	2300      	movs	r3, #0
 80025b0:	60bb      	str	r3, [r7, #8]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 80025b2:	4b9d      	ldr	r3, [pc, #628]	@ (8002828 <rfalTransceiveTx+0x284>)
 80025b4:	7e1a      	ldrb	r2, [r3, #24]
 80025b6:	4b9c      	ldr	r3, [pc, #624]	@ (8002828 <rfalTransceiveTx+0x284>)
 80025b8:	7e5b      	ldrb	r3, [r3, #25]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d003      	beq.n	80025c6 <rfalTransceiveTx+0x22>
    {
        #if 0 /* Debug purposes */
            rfalLogD( "RFAL: lastSt: %d curSt: %d \r\n", gRFAL.TxRx.lastState, gRFAL.TxRx.state );
        #endif

        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 80025be:	4b9a      	ldr	r3, [pc, #616]	@ (8002828 <rfalTransceiveTx+0x284>)
 80025c0:	7e1a      	ldrb	r2, [r3, #24]
 80025c2:	4b99      	ldr	r3, [pc, #612]	@ (8002828 <rfalTransceiveTx+0x284>)
 80025c4:	765a      	strb	r2, [r3, #25]
    }

    switch( gRFAL.TxRx.state )
 80025c6:	4b98      	ldr	r3, [pc, #608]	@ (8002828 <rfalTransceiveTx+0x284>)
 80025c8:	7e1b      	ldrb	r3, [r3, #24]
 80025ca:	3b0b      	subs	r3, #11
 80025cc:	2b09      	cmp	r3, #9
 80025ce:	f200 8223 	bhi.w	8002a18 <rfalTransceiveTx+0x474>
 80025d2:	a201      	add	r2, pc, #4	@ (adr r2, 80025d8 <rfalTransceiveTx+0x34>)
 80025d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d8:	08002601 	.word	0x08002601
 80025dc:	08002607 	.word	0x08002607
 80025e0:	08002625 	.word	0x08002625
 80025e4:	0800264d 	.word	0x0800264d
 80025e8:	0800279f 	.word	0x0800279f
 80025ec:	080027ed 	.word	0x080027ed
 80025f0:	0800283d 	.word	0x0800283d
 80025f4:	08002969 	.word	0x08002969
 80025f8:	080029a3 	.word	0x080029a3
 80025fc:	080029ef 	.word	0x080029ef
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_IDLE:
            
            /* Nothing to do */
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_GT ;
 8002600:	4b89      	ldr	r3, [pc, #548]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002602:	220c      	movs	r2, #12
 8002604:	761a      	strb	r2, [r3, #24]
            
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_GT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( !rfalIsGTExpired() )
 8002606:	f7ff fb45 	bl	8001c94 <rfalIsGTExpired>
 800260a:	4603      	mov	r3, r0
 800260c:	f083 0301 	eor.w	r3, r3, #1
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	f040 8207 	bne.w	8002a26 <rfalTransceiveTx+0x482>
            {
                break;
            }
            
            rfalTimerDestroy( gRFAL.tmr.GT );
            gRFAL.tmr.GT = RFAL_TIMING_NONE;
 8002618:	4b83      	ldr	r3, [pc, #524]	@ (8002828 <rfalTransceiveTx+0x284>)
 800261a:	2200      	movs	r2, #0
 800261c:	641a      	str	r2, [r3, #64]	@ 0x40
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_FDT;
 800261e:	4b82      	ldr	r3, [pc, #520]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002620:	220d      	movs	r2, #13
 8002622:	761a      	strb	r2, [r3, #24]
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_FDT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Only in Passive communications GPT is used to measure FDT Poll */
            if( rfalIsModePassiveComm( gRFAL.mode ) )
 8002624:	4b80      	ldr	r3, [pc, #512]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002626:	785b      	ldrb	r3, [r3, #1]
 8002628:	2b09      	cmp	r3, #9
 800262a:	d00c      	beq.n	8002646 <rfalTransceiveTx+0xa2>
 800262c:	4b7e      	ldr	r3, [pc, #504]	@ (8002828 <rfalTransceiveTx+0x284>)
 800262e:	785b      	ldrb	r3, [r3, #1]
 8002630:	2b0d      	cmp	r3, #13
 8002632:	d008      	beq.n	8002646 <rfalTransceiveTx+0xa2>
            {
                if( st25r3916IsGPTRunning() )
 8002634:	2204      	movs	r2, #4
 8002636:	2104      	movs	r1, #4
 8002638:	2024      	movs	r0, #36	@ 0x24
 800263a:	f002 fc8f 	bl	8004f5c <st25r3916CheckReg>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	f040 81f2 	bne.w	8002a2a <rfalTransceiveTx+0x486>
                {                
                   break;
                }
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_PREP_TX;
 8002646:	4b78      	ldr	r3, [pc, #480]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002648:	220e      	movs	r2, #14
 800264a:	761a      	strb	r2, [r3, #24]
        
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_PREP_TX:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Clear FIFO, Clear and Enable the Interrupts */
        	rfalPrepareTransceive();
 800264c:	f7ff feb6 	bl	80023bc <rfalPrepareTransceive>
            /* ST25R3916 has a fixed FIFO water level */
            gRFAL.fifo.expWL = RFAL_FIFO_OUT_WL;
 8002650:	4b75      	ldr	r3, [pc, #468]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002652:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8002656:	871a      	strh	r2, [r3, #56]	@ 0x38

        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* In NFC-V streaming mode, the FIFO needs to be loaded with the coded bits    */
            if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 8002658:	4b73      	ldr	r3, [pc, #460]	@ (8002828 <rfalTransceiveTx+0x284>)
 800265a:	785b      	ldrb	r3, [r3, #1]
 800265c:	2b07      	cmp	r3, #7
 800265e:	d003      	beq.n	8002668 <rfalTransceiveTx+0xc4>
 8002660:	4b71      	ldr	r3, [pc, #452]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002662:	785b      	ldrb	r3, [r3, #1]
 8002664:	2b08      	cmp	r3, #8
 8002666:	d151      	bne.n	800270c <rfalTransceiveTx+0x168>
                /* Debugging code: output the payload bits by writing into the FIFO and subsequent clearing */
                st25r3916WriteFifo(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen));
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
#endif
                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                gRFAL.nfcvData.nfcvOffset = 0;
 8002668:	4b6f      	ldr	r3, [pc, #444]	@ (8002828 <rfalTransceiveTx+0x284>)
 800266a:	2200      	movs	r2, #0
 800266c:	f8a3 2288 	strh.w	r2, [r3, #648]	@ 0x288
                ret = rfalIso15693VCDCode(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen), (((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U)?false:true),(((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL) != 0U)?false:true), (RFAL_MODE_POLL_PICOPASS == gRFAL.mode),
 8002670:	4b6d      	ldr	r3, [pc, #436]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002672:	69d8      	ldr	r0, [r3, #28]
 8002674:	4b6c      	ldr	r3, [pc, #432]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002676:	8c1b      	ldrh	r3, [r3, #32]
 8002678:	3307      	adds	r3, #7
 800267a:	08db      	lsrs	r3, r3, #3
 800267c:	b299      	uxth	r1, r3
 800267e:	4b6a      	ldr	r3, [pc, #424]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002680:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	2b00      	cmp	r3, #0
 800268a:	bf0c      	ite	eq
 800268c:	2301      	moveq	r3, #1
 800268e:	2300      	movne	r3, #0
 8002690:	b2da      	uxtb	r2, r3
 8002692:	4b65      	ldr	r3, [pc, #404]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002694:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 8002698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800269c:	2b00      	cmp	r3, #0
 800269e:	bf0c      	ite	eq
 80026a0:	2301      	moveq	r3, #1
 80026a2:	2300      	movne	r3, #0
 80026a4:	b2dc      	uxtb	r4, r3
 80026a6:	4b60      	ldr	r3, [pc, #384]	@ (8002828 <rfalTransceiveTx+0x284>)
 80026a8:	785b      	ldrb	r3, [r3, #1]
 80026aa:	2b08      	cmp	r3, #8
 80026ac:	bf0c      	ite	eq
 80026ae:	2301      	moveq	r3, #1
 80026b0:	2300      	movne	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	4d5d      	ldr	r5, [pc, #372]	@ (800282c <rfalTransceiveTx+0x288>)
 80026b6:	9505      	str	r5, [sp, #20]
 80026b8:	f44f 7500 	mov.w	r5, #512	@ 0x200
 80026bc:	9504      	str	r5, [sp, #16]
 80026be:	4d5c      	ldr	r5, [pc, #368]	@ (8002830 <rfalTransceiveTx+0x28c>)
 80026c0:	9503      	str	r5, [sp, #12]
 80026c2:	4d5c      	ldr	r5, [pc, #368]	@ (8002834 <rfalTransceiveTx+0x290>)
 80026c4:	9502      	str	r5, [sp, #8]
 80026c6:	4d5c      	ldr	r5, [pc, #368]	@ (8002838 <rfalTransceiveTx+0x294>)
 80026c8:	9501      	str	r5, [sp, #4]
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	4623      	mov	r3, r4
 80026ce:	f008 faa1 	bl	800ac14 <rfalIso15693VCDCode>
 80026d2:	4603      	mov	r3, r0
 80026d4:	81fb      	strh	r3, [r7, #14]
                          &gRFAL.fifo.bytesTotal, &gRFAL.nfcvData.nfcvOffset, gRFAL.nfcvData.codingBuffer, RFAL_MIN( (uint16_t)ST25R3916_FIFO_DEPTH, (uint16_t)sizeof(gRFAL.nfcvData.codingBuffer) ), &gRFAL.fifo.bytesWritten);

                if( (ret != RFAL_ERR_NONE) && (ret != RFAL_ERR_AGAIN) )
 80026d6:	89fb      	ldrh	r3, [r7, #14]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d009      	beq.n	80026f0 <rfalTransceiveTx+0x14c>
 80026dc:	89fb      	ldrh	r3, [r7, #14]
 80026de:	2b0d      	cmp	r3, #13
 80026e0:	d006      	beq.n	80026f0 <rfalTransceiveTx+0x14c>
                {
                    gRFAL.TxRx.status = ret;
 80026e2:	4a51      	ldr	r2, [pc, #324]	@ (8002828 <rfalTransceiveTx+0x284>)
 80026e4:	89fb      	ldrh	r3, [r7, #14]
 80026e6:	8353      	strh	r3, [r2, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 80026e8:	4b4f      	ldr	r3, [pc, #316]	@ (8002828 <rfalTransceiveTx+0x284>)
 80026ea:	2214      	movs	r2, #20
 80026ec:	761a      	strb	r2, [r3, #24]
                    break;
 80026ee:	e1a5      	b.n	8002a3c <rfalTransceiveTx+0x498>
                }
                /* Set the number of full bytes and bits to be transmitted */
                st25r3916SetNumTxBits( (uint16_t)rfalConvBytesToBits(gRFAL.fifo.bytesTotal) );
 80026f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002828 <rfalTransceiveTx+0x284>)
 80026f2:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	4618      	mov	r0, r3
 80026fa:	f001 ffb5 	bl	8004668 <st25r3916SetNumTxBits>

                /* Load FIFO with coded bytes */
                st25r3916WriteFifo( gRFAL.nfcvData.codingBuffer, gRFAL.fifo.bytesWritten );
 80026fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002700:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002702:	4619      	mov	r1, r3
 8002704:	484a      	ldr	r0, [pc, #296]	@ (8002830 <rfalTransceiveTx+0x28c>)
 8002706:	f002 fa3b 	bl	8004b80 <st25r3916WriteFifo>
 800270a:	e01d      	b.n	8002748 <rfalTransceiveTx+0x1a4>
            /*******************************************************************************/
            else
        #endif /* RFAL_FEATURE_NFCV */
            {
                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                gRFAL.fifo.bytesTotal = (uint16_t)rfalCalcNumBytes(gRFAL.TxRx.ctx.txBufLen);
 800270c:	4b46      	ldr	r3, [pc, #280]	@ (8002828 <rfalTransceiveTx+0x284>)
 800270e:	8c1b      	ldrh	r3, [r3, #32]
 8002710:	3307      	adds	r3, #7
 8002712:	08db      	lsrs	r3, r3, #3
 8002714:	b29a      	uxth	r2, r3
 8002716:	4b44      	ldr	r3, [pc, #272]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002718:	875a      	strh	r2, [r3, #58]	@ 0x3a
                
                /* Set the number of full bytes and bits to be transmitted */
                st25r3916SetNumTxBits( gRFAL.TxRx.ctx.txBufLen );
 800271a:	4b43      	ldr	r3, [pc, #268]	@ (8002828 <rfalTransceiveTx+0x284>)
 800271c:	8c1b      	ldrh	r3, [r3, #32]
 800271e:	4618      	mov	r0, r3
 8002720:	f001 ffa2 	bl	8004668 <st25r3916SetNumTxBits>
                
                /* Load FIFO with total length or FIFO's maximum */
                gRFAL.fifo.bytesWritten = RFAL_MIN( gRFAL.fifo.bytesTotal, ST25R3916_FIFO_DEPTH );
 8002724:	4b40      	ldr	r3, [pc, #256]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002726:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800272c:	bf28      	it	cs
 800272e:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8002732:	b29a      	uxth	r2, r3
 8002734:	4b3c      	ldr	r3, [pc, #240]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002736:	879a      	strh	r2, [r3, #60]	@ 0x3c
                st25r3916WriteFifo( gRFAL.TxRx.ctx.txBuf, gRFAL.fifo.bytesWritten );
 8002738:	4b3b      	ldr	r3, [pc, #236]	@ (8002828 <rfalTransceiveTx+0x284>)
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	4a3a      	ldr	r2, [pc, #232]	@ (8002828 <rfalTransceiveTx+0x284>)
 800273e:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8002740:	4611      	mov	r1, r2
 8002742:	4618      	mov	r0, r3
 8002744:	f002 fa1c 	bl	8004b80 <st25r3916WriteFifo>
            }
        
            /*Check if Observation Mode is enabled and set it on ST25R391x */
            rfalCheckEnableObsModeTx();
 8002748:	4b37      	ldr	r3, [pc, #220]	@ (8002828 <rfalTransceiveTx+0x284>)
 800274a:	795b      	ldrb	r3, [r3, #5]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d008      	beq.n	8002762 <rfalTransceiveTx+0x1be>
 8002750:	4b35      	ldr	r3, [pc, #212]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002752:	795b      	ldrb	r3, [r3, #5]
 8002754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002758:	b2db      	uxtb	r3, r3
 800275a:	4619      	mov	r1, r3
 800275c:	2001      	movs	r0, #1
 800275e:	f002 faf0 	bl	8004d42 <st25r3916WriteTestRegister>
            
            
            /*******************************************************************************/
            /* If we're in Passive Listen mode ensure that the external field is still On  */
            if( rfalIsModePassiveListen(gRFAL.mode) )
 8002762:	4b31      	ldr	r3, [pc, #196]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002764:	785b      	ldrb	r3, [r3, #1]
 8002766:	2b0a      	cmp	r3, #10
 8002768:	d007      	beq.n	800277a <rfalTransceiveTx+0x1d6>
 800276a:	4b2f      	ldr	r3, [pc, #188]	@ (8002828 <rfalTransceiveTx+0x284>)
 800276c:	785b      	ldrb	r3, [r3, #1]
 800276e:	2b0b      	cmp	r3, #11
 8002770:	d003      	beq.n	800277a <rfalTransceiveTx+0x1d6>
 8002772:	4b2d      	ldr	r3, [pc, #180]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002774:	785b      	ldrb	r3, [r3, #1]
 8002776:	2b0c      	cmp	r3, #12
 8002778:	d10e      	bne.n	8002798 <rfalTransceiveTx+0x1f4>
            {
                if( !rfalIsExtFieldOn() )
 800277a:	f000 fe65 	bl	8003448 <rfalIsExtFieldOn>
 800277e:	4603      	mov	r3, r0
 8002780:	f083 0301 	eor.w	r3, r3, #1
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d006      	beq.n	8002798 <rfalTransceiveTx+0x1f4>
                {
                    gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 800278a:	4b27      	ldr	r3, [pc, #156]	@ (8002828 <rfalTransceiveTx+0x284>)
 800278c:	2225      	movs	r2, #37	@ 0x25
 800278e:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8002790:	4b25      	ldr	r3, [pc, #148]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002792:	2214      	movs	r2, #20
 8002794:	761a      	strb	r2, [r3, #24]
                    break;
 8002796:	e151      	b.n	8002a3c <rfalTransceiveTx+0x498>
                }
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_TRANSMIT;
 8002798:	4b23      	ldr	r3, [pc, #140]	@ (8002828 <rfalTransceiveTx+0x284>)
 800279a:	220f      	movs	r2, #15
 800279c:	761a      	strb	r2, [r3, #24]
        case RFAL_TXRX_STATE_TX_TRANSMIT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */            

            /*******************************************************************************/
            /* Execute Sync Transceive Callback                                             */
            /*******************************************************************************/
        	if( gRFAL.callbacks.syncTxRx != NULL )
 800279e:	4b22      	ldr	r3, [pc, #136]	@ (8002828 <rfalTransceiveTx+0x284>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d009      	beq.n	80027ba <rfalTransceiveTx+0x216>
            {
                /* If set, wait for sync callback to signal sync/trigger transmission */

            	if( !gRFAL.callbacks.syncTxRx() )
 80027a6:	4b20      	ldr	r3, [pc, #128]	@ (8002828 <rfalTransceiveTx+0x284>)
 80027a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027aa:	4798      	blx	r3
 80027ac:	4603      	mov	r3, r0
 80027ae:	f083 0301 	eor.w	r3, r3, #1
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f040 813a 	bne.w	8002a2e <rfalTransceiveTx+0x48a>
                }
            }
            
            /*******************************************************************************/
            /* Trigger/Start transmission                                                  */
            if( (gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U )
 80027ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002828 <rfalTransceiveTx+0x284>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <rfalTransceiveTx+0x22a>
            {
                st25r3916ExecuteCommand( ST25R3916_CMD_TRANSMIT_WITHOUT_CRC );
 80027c6:	20c5      	movs	r0, #197	@ 0xc5
 80027c8:	f002 fa7f 	bl	8004cca <st25r3916ExecuteCommand>
 80027cc:	e002      	b.n	80027d4 <rfalTransceiveTx+0x230>
            }
            else
            {
                st25r3916ExecuteCommand( ST25R3916_CMD_TRANSMIT_WITH_CRC );
 80027ce:	20c4      	movs	r0, #196	@ 0xc4
 80027d0:	f002 fa7b 	bl	8004cca <st25r3916ExecuteCommand>
            }
             
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 80027d4:	4b14      	ldr	r3, [pc, #80]	@ (8002828 <rfalTransceiveTx+0x284>)
 80027d6:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 80027d8:	4b13      	ldr	r3, [pc, #76]	@ (8002828 <rfalTransceiveTx+0x284>)
 80027da:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80027dc:	429a      	cmp	r2, r3
 80027de:	d201      	bcs.n	80027e4 <rfalTransceiveTx+0x240>
 80027e0:	2210      	movs	r2, #16
 80027e2:	e000      	b.n	80027e6 <rfalTransceiveTx+0x242>
 80027e4:	2212      	movs	r2, #18
 80027e6:	4b10      	ldr	r3, [pc, #64]	@ (8002828 <rfalTransceiveTx+0x284>)
 80027e8:	761a      	strb	r2, [r3, #24]
            break;
 80027ea:	e127      	b.n	8002a3c <rfalTransceiveTx+0x498>

        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_WL:
            
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_TXE) );
 80027ec:	2048      	movs	r0, #72	@ 0x48
 80027ee:	f002 fd47 	bl	8005280 <st25r3916GetInterrupt>
 80027f2:	4603      	mov	r3, r0
 80027f4:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 811a 	beq.w	8002a32 <rfalTransceiveTx+0x48e>
            {
               break;  /* No interrupt to process */
            }
            
            if( ((irqs & ST25R3916_IRQ_MASK_FWL) != 0U) && ((irqs & ST25R3916_IRQ_MASK_TXE) == 0U) )
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002804:	2b00      	cmp	r3, #0
 8002806:	d008      	beq.n	800281a <rfalTransceiveTx+0x276>
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	f003 0308 	and.w	r3, r3, #8
 800280e:	2b00      	cmp	r3, #0
 8002810:	d103      	bne.n	800281a <rfalTransceiveTx+0x276>
            {
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_RELOAD_FIFO;
 8002812:	4b05      	ldr	r3, [pc, #20]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002814:	2211      	movs	r2, #17
 8002816:	761a      	strb	r2, [r3, #24]
 8002818:	e010      	b.n	800283c <rfalTransceiveTx+0x298>
            }
            else
            {
                gRFAL.TxRx.status = RFAL_ERR_IO;
 800281a:	4b03      	ldr	r3, [pc, #12]	@ (8002828 <rfalTransceiveTx+0x284>)
 800281c:	2203      	movs	r2, #3
 800281e:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8002820:	4b01      	ldr	r3, [pc, #4]	@ (8002828 <rfalTransceiveTx+0x284>)
 8002822:	2214      	movs	r2, #20
 8002824:	761a      	strb	r2, [r3, #24]
                break;
 8002826:	e109      	b.n	8002a3c <rfalTransceiveTx+0x498>
 8002828:	200002f4 	.word	0x200002f4
 800282c:	20000330 	.word	0x20000330
 8002830:	20000374 	.word	0x20000374
 8002834:	2000057c 	.word	0x2000057c
 8002838:	2000032e 	.word	0x2000032e
        case RFAL_TXRX_STATE_TX_RELOAD_FIFO:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* In NFC-V streaming mode, the FIFO needs to be loaded with the coded bits    */
            if( (RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode) )
 800283c:	4b81      	ldr	r3, [pc, #516]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 800283e:	785b      	ldrb	r3, [r3, #1]
 8002840:	2b07      	cmp	r3, #7
 8002842:	d003      	beq.n	800284c <rfalTransceiveTx+0x2a8>
 8002844:	4b7f      	ldr	r3, [pc, #508]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002846:	785b      	ldrb	r3, [r3, #1]
 8002848:	2b08      	cmp	r3, #8
 800284a:	d162      	bne.n	8002912 <rfalTransceiveTx+0x36e>
            {
                uint16_t maxLen;
                                                
                /* Load FIFO with the remaining length or maximum available (which fit on the coding buffer) */
                maxLen = (uint16_t)RFAL_MIN( (gRFAL.fifo.bytesTotal - gRFAL.fifo.bytesWritten), gRFAL.fifo.expWL);
 800284c:	4b7d      	ldr	r3, [pc, #500]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 800284e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002850:	461a      	mov	r2, r3
 8002852:	4b7c      	ldr	r3, [pc, #496]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002854:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	4a7a      	ldr	r2, [pc, #488]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 800285a:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 800285c:	4293      	cmp	r3, r2
 800285e:	da06      	bge.n	800286e <rfalTransceiveTx+0x2ca>
 8002860:	4b78      	ldr	r3, [pc, #480]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002862:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002864:	4b77      	ldr	r3, [pc, #476]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002866:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	b29b      	uxth	r3, r3
 800286c:	e001      	b.n	8002872 <rfalTransceiveTx+0x2ce>
 800286e:	4b75      	ldr	r3, [pc, #468]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002870:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8002872:	81bb      	strh	r3, [r7, #12]
                maxLen = (uint16_t)RFAL_MIN( maxLen, sizeof(gRFAL.nfcvData.codingBuffer) );
 8002874:	89bb      	ldrh	r3, [r7, #12]
 8002876:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 800287a:	bf28      	it	cs
 800287c:	f44f 7302 	movcs.w	r3, #520	@ 0x208
 8002880:	81bb      	strh	r3, [r7, #12]
                tmp    = 0;
 8002882:	2300      	movs	r3, #0
 8002884:	80fb      	strh	r3, [r7, #6]

                /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
                ret = rfalIso15693VCDCode(gRFAL.TxRx.ctx.txBuf, rfalConvBitsToBytes(gRFAL.TxRx.ctx.txBufLen), (((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U)?false:true),(((gRFAL.nfcvData.origCtx.flags & (uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL) != 0U)?false:true), (RFAL_MODE_POLL_PICOPASS == gRFAL.mode),
 8002886:	4b6f      	ldr	r3, [pc, #444]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002888:	69d8      	ldr	r0, [r3, #28]
 800288a:	4b6e      	ldr	r3, [pc, #440]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 800288c:	8c1b      	ldrh	r3, [r3, #32]
 800288e:	3307      	adds	r3, #7
 8002890:	08db      	lsrs	r3, r3, #3
 8002892:	b299      	uxth	r1, r3
 8002894:	4b6b      	ldr	r3, [pc, #428]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002896:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	bf0c      	ite	eq
 80028a2:	2301      	moveq	r3, #1
 80028a4:	2300      	movne	r3, #0
 80028a6:	b2dc      	uxtb	r4, r3
 80028a8:	4b66      	ldr	r3, [pc, #408]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80028aa:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 80028ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	bf0c      	ite	eq
 80028b6:	2301      	moveq	r3, #1
 80028b8:	2300      	movne	r3, #0
 80028ba:	b2dd      	uxtb	r5, r3
 80028bc:	4b61      	ldr	r3, [pc, #388]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80028be:	785b      	ldrb	r3, [r3, #1]
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	bf0c      	ite	eq
 80028c4:	2301      	moveq	r3, #1
 80028c6:	2300      	movne	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	1dba      	adds	r2, r7, #6
 80028cc:	9205      	str	r2, [sp, #20]
 80028ce:	89ba      	ldrh	r2, [r7, #12]
 80028d0:	9204      	str	r2, [sp, #16]
 80028d2:	4a5d      	ldr	r2, [pc, #372]	@ (8002a48 <rfalTransceiveTx+0x4a4>)
 80028d4:	9203      	str	r2, [sp, #12]
 80028d6:	4a5d      	ldr	r2, [pc, #372]	@ (8002a4c <rfalTransceiveTx+0x4a8>)
 80028d8:	9202      	str	r2, [sp, #8]
 80028da:	4a5d      	ldr	r2, [pc, #372]	@ (8002a50 <rfalTransceiveTx+0x4ac>)
 80028dc:	9201      	str	r2, [sp, #4]
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	462b      	mov	r3, r5
 80028e2:	4622      	mov	r2, r4
 80028e4:	f008 f996 	bl	800ac14 <rfalIso15693VCDCode>
 80028e8:	4603      	mov	r3, r0
 80028ea:	81fb      	strh	r3, [r7, #14]
                          &gRFAL.fifo.bytesTotal, &gRFAL.nfcvData.nfcvOffset, gRFAL.nfcvData.codingBuffer, maxLen, &tmp);

                if( (ret != RFAL_ERR_NONE) && (ret != RFAL_ERR_AGAIN) )
 80028ec:	89fb      	ldrh	r3, [r7, #14]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d009      	beq.n	8002906 <rfalTransceiveTx+0x362>
 80028f2:	89fb      	ldrh	r3, [r7, #14]
 80028f4:	2b0d      	cmp	r3, #13
 80028f6:	d006      	beq.n	8002906 <rfalTransceiveTx+0x362>
                {
                    gRFAL.TxRx.status = ret;
 80028f8:	4a52      	ldr	r2, [pc, #328]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80028fa:	89fb      	ldrh	r3, [r7, #14]
 80028fc:	8353      	strh	r3, [r2, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 80028fe:	4b51      	ldr	r3, [pc, #324]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002900:	2214      	movs	r2, #20
 8002902:	761a      	strb	r2, [r3, #24]
                    break;
 8002904:	e09a      	b.n	8002a3c <rfalTransceiveTx+0x498>
                }

                /* Load FIFO with coded bytes */
                st25r3916WriteFifo( gRFAL.nfcvData.codingBuffer, tmp );
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	4619      	mov	r1, r3
 800290a:	484f      	ldr	r0, [pc, #316]	@ (8002a48 <rfalTransceiveTx+0x4a4>)
 800290c:	f002 f938 	bl	8004b80 <st25r3916WriteFifo>
            {
 8002910:	e017      	b.n	8002942 <rfalTransceiveTx+0x39e>
            /*******************************************************************************/
            else
        #endif /* RFAL_FEATURE_NFCV */
            {
                /* Load FIFO with the remaining length or maximum available */
                tmp = RFAL_MIN( (gRFAL.fifo.bytesTotal - gRFAL.fifo.bytesWritten), gRFAL.fifo.expWL);       /* tmp holds the number of bytes written on this iteration */
 8002912:	4b4c      	ldr	r3, [pc, #304]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002914:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8002916:	461a      	mov	r2, r3
 8002918:	4b4a      	ldr	r3, [pc, #296]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 800291a:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 800291c:	4619      	mov	r1, r3
 800291e:	4b49      	ldr	r3, [pc, #292]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002920:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002922:	1acb      	subs	r3, r1, r3
 8002924:	4293      	cmp	r3, r2
 8002926:	bfa8      	it	ge
 8002928:	4613      	movge	r3, r2
 800292a:	b29b      	uxth	r3, r3
 800292c:	80fb      	strh	r3, [r7, #6]
                st25r3916WriteFifo( &gRFAL.TxRx.ctx.txBuf[gRFAL.fifo.bytesWritten], tmp );
 800292e:	4b45      	ldr	r3, [pc, #276]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	4a44      	ldr	r2, [pc, #272]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002934:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8002936:	4413      	add	r3, r2
 8002938:	88fa      	ldrh	r2, [r7, #6]
 800293a:	4611      	mov	r1, r2
 800293c:	4618      	mov	r0, r3
 800293e:	f002 f91f 	bl	8004b80 <st25r3916WriteFifo>
            }
            
            /* Update total written bytes to FIFO */
            gRFAL.fifo.bytesWritten += tmp;
 8002942:	4b40      	ldr	r3, [pc, #256]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002944:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8002946:	88fb      	ldrh	r3, [r7, #6]
 8002948:	4413      	add	r3, r2
 800294a:	b29a      	uxth	r2, r3
 800294c:	4b3d      	ldr	r3, [pc, #244]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 800294e:	879a      	strh	r2, [r3, #60]	@ 0x3c
            
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 8002950:	4b3c      	ldr	r3, [pc, #240]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002952:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8002954:	4b3b      	ldr	r3, [pc, #236]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002956:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002958:	429a      	cmp	r2, r3
 800295a:	d201      	bcs.n	8002960 <rfalTransceiveTx+0x3bc>
 800295c:	2210      	movs	r2, #16
 800295e:	e000      	b.n	8002962 <rfalTransceiveTx+0x3be>
 8002960:	2212      	movs	r2, #18
 8002962:	4b38      	ldr	r3, [pc, #224]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002964:	761a      	strb	r2, [r3, #24]
            break;
 8002966:	e069      	b.n	8002a3c <rfalTransceiveTx+0x498>
            
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_TXE:
           
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_TXE) );
 8002968:	2048      	movs	r0, #72	@ 0x48
 800296a:	f002 fc89 	bl	8005280 <st25r3916GetInterrupt>
 800296e:	4603      	mov	r3, r0
 8002970:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d05e      	beq.n	8002a36 <rfalTransceiveTx+0x492>
            {
               break;  /* No interrupt to process */
            }
                        
            
            if( (irqs & ST25R3916_IRQ_MASK_TXE) != 0U )
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <rfalTransceiveTx+0x3e6>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_DONE;
 8002982:	4b30      	ldr	r3, [pc, #192]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002984:	2213      	movs	r2, #19
 8002986:	761a      	strb	r2, [r3, #24]
 8002988:	e00b      	b.n	80029a2 <rfalTransceiveTx+0x3fe>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_FWL) != 0U )
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002990:	2b00      	cmp	r3, #0
 8002992:	d152      	bne.n	8002a3a <rfalTransceiveTx+0x496>
            {
                break;  /* Ignore ST25R3916 FIFO WL if total TxLen is already on the FIFO */
            }
            else
            {
               gRFAL.TxRx.status = RFAL_ERR_IO;
 8002994:	4b2b      	ldr	r3, [pc, #172]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002996:	2203      	movs	r2, #3
 8002998:	835a      	strh	r2, [r3, #26]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 800299a:	4b2a      	ldr	r3, [pc, #168]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 800299c:	2214      	movs	r2, #20
 800299e:	761a      	strb	r2, [r3, #24]
               break;
 80029a0:	e04c      	b.n	8002a3c <rfalTransceiveTx+0x498>
                           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* If no rxBuf is provided do not wait/expect Rx */
            if( gRFAL.TxRx.ctx.rxBuf == NULL )
 80029a2:	4b28      	ldr	r3, [pc, #160]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d110      	bne.n	80029cc <rfalTransceiveTx+0x428>
            {
                /*Check if Observation Mode was enabled and disable it on ST25R391x */
                rfalCheckDisableObsMode();
 80029aa:	4b26      	ldr	r3, [pc, #152]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029ac:	799b      	ldrb	r3, [r3, #6]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <rfalTransceiveTx+0x416>
 80029b2:	2140      	movs	r1, #64	@ 0x40
 80029b4:	2001      	movs	r0, #1
 80029b6:	f002 f9c4 	bl	8004d42 <st25r3916WriteTestRegister>
                
                /* Clean up Transceive */
                rfalCleanupTransceive();
 80029ba:	f7ff fce1 	bl	8002380 <rfalCleanupTransceive>
                                
                gRFAL.TxRx.status = RFAL_ERR_NONE;
 80029be:	4b21      	ldr	r3, [pc, #132]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  =  RFAL_TXRX_STATE_IDLE;
 80029c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	761a      	strb	r2, [r3, #24]
                break;
 80029ca:	e037      	b.n	8002a3c <rfalTransceiveTx+0x498>
            }
            
            rfalCheckEnableObsModeRx();
 80029cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029ce:	799b      	ldrb	r3, [r3, #6]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d008      	beq.n	80029e6 <rfalTransceiveTx+0x442>
 80029d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029d6:	799b      	ldrb	r3, [r3, #6]
 80029d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	4619      	mov	r1, r3
 80029e0:	2001      	movs	r0, #1
 80029e2:	f002 f9ae 	bl	8004d42 <st25r3916WriteTestRegister>
            
            /* Goto Rx */
            gRFAL.TxRx.state  =  RFAL_TXRX_STATE_RX_IDLE;
 80029e6:	4b17      	ldr	r3, [pc, #92]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029e8:	2251      	movs	r2, #81	@ 0x51
 80029ea:	761a      	strb	r2, [r3, #24]
            break;
 80029ec:	e026      	b.n	8002a3c <rfalTransceiveTx+0x498>
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_FAIL:
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 80029ee:	4b15      	ldr	r3, [pc, #84]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029f0:	8b5b      	ldrh	r3, [r3, #26]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d102      	bne.n	80029fc <rfalTransceiveTx+0x458>
            {                
                gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 80029f6:	4b13      	ldr	r3, [pc, #76]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029f8:	2208      	movs	r2, #8
 80029fa:	835a      	strh	r2, [r3, #26]
            }
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 80029fc:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 80029fe:	799b      	ldrb	r3, [r3, #6]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <rfalTransceiveTx+0x468>
 8002a04:	2140      	movs	r1, #64	@ 0x40
 8002a06:	2001      	movs	r0, #1
 8002a08:	f002 f99b 	bl	8004d42 <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 8002a0c:	f7ff fcb8 	bl	8002380 <rfalCleanupTransceive>
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 8002a10:	4b0c      	ldr	r3, [pc, #48]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	761a      	strb	r2, [r3, #24]
            break;
 8002a16:	e011      	b.n	8002a3c <rfalTransceiveTx+0x498>
        
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 8002a18:	4b0a      	ldr	r3, [pc, #40]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002a1a:	2208      	movs	r2, #8
 8002a1c:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <rfalTransceiveTx+0x4a0>)
 8002a20:	2214      	movs	r2, #20
 8002a22:	761a      	strb	r2, [r3, #24]
            break;
 8002a24:	e00a      	b.n	8002a3c <rfalTransceiveTx+0x498>
                break;
 8002a26:	bf00      	nop
 8002a28:	e008      	b.n	8002a3c <rfalTransceiveTx+0x498>
                   break;
 8002a2a:	bf00      	nop
 8002a2c:	e006      	b.n	8002a3c <rfalTransceiveTx+0x498>
                    break;
 8002a2e:	bf00      	nop
 8002a30:	e004      	b.n	8002a3c <rfalTransceiveTx+0x498>
               break;  /* No interrupt to process */
 8002a32:	bf00      	nop
 8002a34:	e002      	b.n	8002a3c <rfalTransceiveTx+0x498>
               break;  /* No interrupt to process */
 8002a36:	bf00      	nop
 8002a38:	e000      	b.n	8002a3c <rfalTransceiveTx+0x498>
                break;  /* Ignore ST25R3916 FIFO WL if total TxLen is already on the FIFO */
 8002a3a:	bf00      	nop
    }

}
 8002a3c:	bf00      	nop
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bdb0      	pop	{r4, r5, r7, pc}
 8002a44:	200002f4 	.word	0x200002f4
 8002a48:	20000374 	.word	0x20000374
 8002a4c:	2000057c 	.word	0x2000057c
 8002a50:	2000032e 	.word	0x2000032e

08002a54 <rfalTransceiveRx>:


/*******************************************************************************/
static void rfalTransceiveRx( void )
{
 8002a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a56:	b089      	sub	sp, #36	@ 0x24
 8002a58:	af04      	add	r7, sp, #16
    volatile uint32_t irqs;
    uint16_t          tmp;
    uint16_t          aux;
    
    irqs = ST25R3916_IRQ_MASK_NONE;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	607b      	str	r3, [r7, #4]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 8002a5e:	4b9f      	ldr	r3, [pc, #636]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002a60:	7e1a      	ldrb	r2, [r3, #24]
 8002a62:	4b9e      	ldr	r3, [pc, #632]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002a64:	7e5b      	ldrb	r3, [r3, #25]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d003      	beq.n	8002a72 <rfalTransceiveRx+0x1e>
    {
        #if 0 /* Debug purposes */
            rfalLogD( "RFAL: lastSt: %d curSt: %d \r\n", gRFAL.TxRx.lastState, gRFAL.TxRx.state );
        #endif

        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 8002a6a:	4b9c      	ldr	r3, [pc, #624]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002a6c:	7e1a      	ldrb	r2, [r3, #24]
 8002a6e:	4b9b      	ldr	r3, [pc, #620]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002a70:	765a      	strb	r2, [r3, #25]
    }
    
    switch( gRFAL.TxRx.state )
 8002a72:	4b9a      	ldr	r3, [pc, #616]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002a74:	7e1b      	ldrb	r3, [r3, #24]
 8002a76:	3b51      	subs	r3, #81	@ 0x51
 8002a78:	2b09      	cmp	r3, #9
 8002a7a:	f200 8362 	bhi.w	8003142 <rfalTransceiveRx+0x6ee>
 8002a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a84 <rfalTransceiveRx+0x30>)
 8002a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a84:	08002aad 	.word	0x08002aad
 8002a88:	0800306f 	.word	0x0800306f
 8002a8c:	08002af1 	.word	0x08002af1
 8002a90:	08002b95 	.word	0x08002b95
 8002a94:	08002fb3 	.word	0x08002fb3
 8002a98:	08002c75 	.word	0x08002c75
 8002a9c:	08002daf 	.word	0x08002daf
 8002aa0:	080030ed 	.word	0x080030ed
 8002aa4:	08002f91 	.word	0x08002f91
 8002aa8:	08003045 	.word	0x08003045
    {
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_IDLE:
            
            /* Clear rx counters */
            gRFAL.fifo.bytesWritten   = 0;            /* Total bytes written on RxBuffer         */
 8002aac:	4b8b      	ldr	r3, [pc, #556]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	879a      	strh	r2, [r3, #60]	@ 0x3c
            gRFAL.fifo.bytesTotal     = 0;            /* Total bytes in FIFO will now be from Rx */
 8002ab2:	4b8a      	ldr	r3, [pc, #552]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	875a      	strh	r2, [r3, #58]	@ 0x3a
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 8002ab8:	4b88      	ldr	r3, [pc, #544]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <rfalTransceiveRx+0x74>
            {
                *gRFAL.TxRx.ctx.rxRcvdLen = 0;
 8002ac0:	4b86      	ldr	r3, [pc, #536]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	801a      	strh	r2, [r3, #0]
            }
            
            /*******************************************************************************/
            /* REMARK: Silicon workaround ST25R3916 Errata #2.1.3                          */
            rfalTimerStart( gRFAL.tmr.PPON2, 10U );
 8002ac8:	200a      	movs	r0, #10
 8002aca:	f002 fcf4 	bl	80054b6 <timerCalculateTimer>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	4a82      	ldr	r2, [pc, #520]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002ad2:	6493      	str	r3, [r2, #72]	@ 0x48
            /*******************************************************************************/
           
            gRFAL.TxRx.state = ( rfalIsModeActiveComm( gRFAL.mode ) ? RFAL_TXRX_STATE_RX_WAIT_EON : RFAL_TXRX_STATE_RX_WAIT_RXS );
 8002ad4:	4b81      	ldr	r3, [pc, #516]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002ad6:	785b      	ldrb	r3, [r3, #1]
 8002ad8:	2b09      	cmp	r3, #9
 8002ada:	d003      	beq.n	8002ae4 <rfalTransceiveRx+0x90>
 8002adc:	4b7f      	ldr	r3, [pc, #508]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002ade:	785b      	ldrb	r3, [r3, #1]
 8002ae0:	2b0d      	cmp	r3, #13
 8002ae2:	d101      	bne.n	8002ae8 <rfalTransceiveRx+0x94>
 8002ae4:	2252      	movs	r2, #82	@ 0x52
 8002ae6:	e000      	b.n	8002aea <rfalTransceiveRx+0x96>
 8002ae8:	2253      	movs	r2, #83	@ 0x53
 8002aea:	4b7c      	ldr	r3, [pc, #496]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002aec:	761a      	strb	r2, [r3, #24]
            break;
 8002aee:	e338      	b.n	8003162 <rfalTransceiveRx+0x70e>
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_WAIT_RXS:
            
            /*******************************************************************************/
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_NRE | ST25R3916_IRQ_MASK_EOF) );
 8002af0:	f644 0020 	movw	r0, #18464	@ 0x4820
 8002af4:	f002 fbc4 	bl	8005280 <st25r3916GetInterrupt>
 8002af8:	4603      	mov	r3, r0
 8002afa:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 8326 	beq.w	8003150 <rfalTransceiveRx+0x6fc>
            {
                break;  /* No interrupt to process */
            }
            
            /* Only raise Timeout if NRE is detected with no Rx Start (NRT EMV mode) */
            if( ((irqs & ST25R3916_IRQ_MASK_NRE) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXS) == 0U) )
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00b      	beq.n	8002b26 <rfalTransceiveRx+0xd2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f003 0320 	and.w	r3, r3, #32
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d106      	bne.n	8002b26 <rfalTransceiveRx+0xd2>
            {
                gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8002b18:	4b70      	ldr	r3, [pc, #448]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b1a:	2204      	movs	r2, #4
 8002b1c:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002b1e:	4b6f      	ldr	r3, [pc, #444]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b20:	225a      	movs	r2, #90	@ 0x5a
 8002b22:	761a      	strb	r2, [r3, #24]
                break;
 8002b24:	e31d      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            
            /* Only raise Link Loss if EOF is detected with no Rx Start */
            if( ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXS) == 0U) )
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d015      	beq.n	8002b5c <rfalTransceiveRx+0x108>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f003 0320 	and.w	r3, r3, #32
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d110      	bne.n	8002b5c <rfalTransceiveRx+0x108>
            {
                /* In AP2P a Field On has already occurred - treat this as timeout | mute */
                gRFAL.TxRx.status = ( rfalIsModeActiveComm( gRFAL.mode ) ? RFAL_ERR_TIMEOUT : RFAL_ERR_LINK_LOSS );
 8002b3a:	4b68      	ldr	r3, [pc, #416]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b3c:	785b      	ldrb	r3, [r3, #1]
 8002b3e:	2b09      	cmp	r3, #9
 8002b40:	d003      	beq.n	8002b4a <rfalTransceiveRx+0xf6>
 8002b42:	4b66      	ldr	r3, [pc, #408]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b44:	785b      	ldrb	r3, [r3, #1]
 8002b46:	2b0d      	cmp	r3, #13
 8002b48:	d101      	bne.n	8002b4e <rfalTransceiveRx+0xfa>
 8002b4a:	2204      	movs	r2, #4
 8002b4c:	e000      	b.n	8002b50 <rfalTransceiveRx+0xfc>
 8002b4e:	2225      	movs	r2, #37	@ 0x25
 8002b50:	4b62      	ldr	r3, [pc, #392]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b52:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002b54:	4b61      	ldr	r3, [pc, #388]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b56:	225a      	movs	r2, #90	@ 0x5a
 8002b58:	761a      	strb	r2, [r3, #24]
                break;
 8002b5a:	e302      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_RXS) != 0U )
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f003 0320 	and.w	r3, r3, #32
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00f      	beq.n	8002b86 <rfalTransceiveRx+0x132>
            {
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #2.1.2                          */
                /* Rarely on corrupted frames I_rxs gets signaled but I_rxe is not signaled    */
                /* Use a SW timer to handle an eventual missing RXE                            */
                rfalTimerStart( gRFAL.tmr.RXE, RFAL_NORXE_TOUT );
 8002b66:	2032      	movs	r0, #50	@ 0x32
 8002b68:	f002 fca5 	bl	80054b6 <timerCalculateTimer>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	4a5b      	ldr	r2, [pc, #364]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b70:	6453      	str	r3, [r2, #68]	@ 0x44
                /*******************************************************************************/
                
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 8002b72:	4b5a      	ldr	r3, [pc, #360]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b74:	2254      	movs	r2, #84	@ 0x54
 8002b76:	761a      	strb	r2, [r3, #24]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
                break;
            }
            
            /* remove NRE that might appear together (NRT EMV mode), and remove RXS, but keep EOF if present for next state */
            irqs &= ~(ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_NRE);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b7e:	f023 0320 	bic.w	r3, r3, #32
 8002b82:	607b      	str	r3, [r7, #4]
 8002b84:	e006      	b.n	8002b94 <rfalTransceiveRx+0x140>
                gRFAL.TxRx.status = RFAL_ERR_IO;
 8002b86:	4b55      	ldr	r3, [pc, #340]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b88:	2203      	movs	r2, #3
 8002b8a:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002b8c:	4b53      	ldr	r3, [pc, #332]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002b8e:	225a      	movs	r2, #90	@ 0x5a
 8002b90:	761a      	strb	r2, [r3, #24]
                break;
 8002b92:	e2e6      	b.n	8003162 <rfalTransceiveRx+0x70e>
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_RXE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            
            irqs |= st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_RXE  | ST25R3916_IRQ_MASK_FWL | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_RX_REST | ST25R3916_IRQ_MASK_WU_F ) );
 8002b94:	4852      	ldr	r0, [pc, #328]	@ (8002ce0 <rfalTransceiveRx+0x28c>)
 8002b96:	f002 fb73 	bl	8005280 <st25r3916GetInterrupt>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10f      	bne.n	8002bc8 <rfalTransceiveRx+0x174>
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #2.1.2                          */
                /* ST25R396 may indicate RXS without RXE afterwards, this happens rarely on    */
                /* corrupted frames.                                                           */
                /* SW timer is used to timeout upon a missing RXE                              */
                if( rfalTimerisExpired( gRFAL.tmr.RXE ) )
 8002ba8:	4b4c      	ldr	r3, [pc, #304]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002baa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bac:	4618      	mov	r0, r3
 8002bae:	f002 fc90 	bl	80054d2 <timerIsExpired>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f000 82cd 	beq.w	8003154 <rfalTransceiveRx+0x700>
                {
                    gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 8002bba:	4b48      	ldr	r3, [pc, #288]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002bbc:	2209      	movs	r2, #9
 8002bbe:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002bc0:	4b46      	ldr	r3, [pc, #280]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002bc2:	225a      	movs	r2, #90	@ 0x5a
 8002bc4:	761a      	strb	r2, [r3, #24]
                }
                /*******************************************************************************/
            
                break;  /* No interrupt to process */
 8002bc6:	e2c5      	b.n	8003154 <rfalTransceiveRx+0x700>
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_RX_REST) != 0U )
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d02f      	beq.n	8002c32 <rfalTransceiveRx+0x1de>
            {
                /* RX_REST indicates that Receiver has been reseted due to EMD, therefore a RXS + RXE should *
                 * follow if a good reception is followed within the valid initial timeout                   */
                
                /* Check whether NRT has expired already, if so signal a timeout */
                if( st25r3916GetInterrupt( ST25R3916_IRQ_MASK_NRE ) != 0U )
 8002bd2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002bd6:	f002 fb53 	bl	8005280 <st25r3916GetInterrupt>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d006      	beq.n	8002bee <rfalTransceiveRx+0x19a>
                {
                    gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8002be0:	4b3e      	ldr	r3, [pc, #248]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002be2:	2204      	movs	r2, #4
 8002be4:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002be6:	4b3d      	ldr	r3, [pc, #244]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002be8:	225a      	movs	r2, #90	@ 0x5a
 8002bea:	761a      	strb	r2, [r3, #24]
                    break;
 8002bec:	e2b9      	b.n	8003162 <rfalTransceiveRx+0x70e>
                }
                if( st25r3916CheckReg( ST25R3916_REG_NFCIP1_BIT_RATE, ST25R3916_REG_NFCIP1_BIT_RATE_nrt_on, 0 ) )   /* MISRA 13.5 */
 8002bee:	2200      	movs	r2, #0
 8002bf0:	2102      	movs	r1, #2
 8002bf2:	2024      	movs	r0, #36	@ 0x24
 8002bf4:	f002 f9b2 	bl	8004f5c <st25r3916CheckReg>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d006      	beq.n	8002c0c <rfalTransceiveRx+0x1b8>
                {
                    gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8002bfe:	4b37      	ldr	r3, [pc, #220]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c00:	2204      	movs	r2, #4
 8002c02:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002c04:	4b35      	ldr	r3, [pc, #212]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c06:	225a      	movs	r2, #90	@ 0x5a
 8002c08:	761a      	strb	r2, [r3, #24]
                    break;
 8002c0a:	e2aa      	b.n	8003162 <rfalTransceiveRx+0x70e>
                }
                
                /* Discard any previous RXS */
                st25r3916GetInterrupt( ST25R3916_IRQ_MASK_RXS );
 8002c0c:	2020      	movs	r0, #32
 8002c0e:	f002 fb37 	bl	8005280 <st25r3916GetInterrupt>
                
                /* Check whether a following reception has already started */
                if( st25r3916CheckReg( ST25R3916_REG_AUX_DISPLAY, ST25R3916_REG_AUX_DISPLAY_rx_act, ST25R3916_REG_AUX_DISPLAY_rx_act) )
 8002c12:	2204      	movs	r2, #4
 8002c14:	2104      	movs	r1, #4
 8002c16:	2031      	movs	r0, #49	@ 0x31
 8002c18:	f002 f9a0 	bl	8004f5c <st25r3916CheckReg>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <rfalTransceiveRx+0x1d6>
                {
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 8002c22:	4b2e      	ldr	r3, [pc, #184]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c24:	2254      	movs	r2, #84	@ 0x54
 8002c26:	761a      	strb	r2, [r3, #24]
                    break;
 8002c28:	e29b      	b.n	8003162 <rfalTransceiveRx+0x70e>
                }
                
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXS;
 8002c2a:	4b2c      	ldr	r3, [pc, #176]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c2c:	2253      	movs	r2, #83	@ 0x53
 8002c2e:	761a      	strb	r2, [r3, #24]
                break;
 8002c30:	e297      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            
            if( ((irqs & ST25R3916_IRQ_MASK_FWL) != 0U) && ((irqs & ST25R3916_IRQ_MASK_RXE) == 0U) )
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d008      	beq.n	8002c4e <rfalTransceiveRx+0x1fa>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f003 0310 	and.w	r3, r3, #16
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d103      	bne.n	8002c4e <rfalTransceiveRx+0x1fa>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_FIFO;
 8002c46:	4b25      	ldr	r3, [pc, #148]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c48:	2255      	movs	r2, #85	@ 0x55
 8002c4a:	761a      	strb	r2, [r3, #24]
                break;
 8002c4c:	e289      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            
            /* Automatic responses allowed during TxRx only for the SENSF_REQ */
            if( (irqs & ST25R3916_IRQ_MASK_WU_F) != 0U )
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d003      	beq.n	8002c60 <rfalTransceiveRx+0x20c>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_RXS;
 8002c58:	4b20      	ldr	r3, [pc, #128]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c5a:	2253      	movs	r2, #83	@ 0x53
 8002c5c:	761a      	strb	r2, [r3, #24]
                break;
 8002c5e:	e280      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            
            /* After RXE retrieve and check for any error irqs */
            irqs |= st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_COL) );
 8002c60:	4820      	ldr	r0, [pc, #128]	@ (8002ce4 <rfalTransceiveRx+0x290>)
 8002c62:	f002 fb0d 	bl	8005280 <st25r3916GetInterrupt>
 8002c66:	4602      	mov	r2, r0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	607b      	str	r3, [r7, #4]
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_ERR_CHECK;
 8002c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c70:	2256      	movs	r2, #86	@ 0x56
 8002c72:	761a      	strb	r2, [r3, #24]
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_ERR_CHECK:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( (irqs & ST25R3916_IRQ_MASK_ERR1) != 0U )
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d008      	beq.n	8002c90 <rfalTransceiveRx+0x23c>
            {
                gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 8002c7e:	4b17      	ldr	r3, [pc, #92]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c80:	2209      	movs	r2, #9
 8002c82:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002c84:	4b15      	ldr	r3, [pc, #84]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c86:	2257      	movs	r2, #87	@ 0x57
 8002c88:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002c8a:	f7ff fb3f 	bl	800230c <rfalErrorHandling>
                break;
 8002c8e:	e268      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            /* Discard Soft Framing errors in AP2P and CE */
            /* Discard Soft Framing errors in CTS as Correlator does not support no_eof */
            else if( (rfalIsModePassivePoll( gRFAL.mode )) && ((irqs & ST25R3916_IRQ_MASK_ERR2) != 0U) && (gRFAL.mode != RFAL_MODE_POLL_B_CTS) )
 8002c90:	4b12      	ldr	r3, [pc, #72]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c92:	785b      	ldrb	r3, [r3, #1]
 8002c94:	2b09      	cmp	r3, #9
 8002c96:	d027      	beq.n	8002ce8 <rfalTransceiveRx+0x294>
 8002c98:	4b10      	ldr	r3, [pc, #64]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002c9a:	785b      	ldrb	r3, [r3, #1]
 8002c9c:	2b0d      	cmp	r3, #13
 8002c9e:	d023      	beq.n	8002ce8 <rfalTransceiveRx+0x294>
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002ca2:	785b      	ldrb	r3, [r3, #1]
 8002ca4:	2b0a      	cmp	r3, #10
 8002ca6:	d01f      	beq.n	8002ce8 <rfalTransceiveRx+0x294>
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002caa:	785b      	ldrb	r3, [r3, #1]
 8002cac:	2b0b      	cmp	r3, #11
 8002cae:	d01b      	beq.n	8002ce8 <rfalTransceiveRx+0x294>
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002cb2:	785b      	ldrb	r3, [r3, #1]
 8002cb4:	2b0c      	cmp	r3, #12
 8002cb6:	d017      	beq.n	8002ce8 <rfalTransceiveRx+0x294>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d012      	beq.n	8002ce8 <rfalTransceiveRx+0x294>
 8002cc2:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002cc4:	785b      	ldrb	r3, [r3, #1]
 8002cc6:	2b05      	cmp	r3, #5
 8002cc8:	d00e      	beq.n	8002ce8 <rfalTransceiveRx+0x294>
            {
                gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 8002cca:	4b04      	ldr	r3, [pc, #16]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002ccc:	2209      	movs	r2, #9
 8002cce:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002cd0:	4b02      	ldr	r3, [pc, #8]	@ (8002cdc <rfalTransceiveRx+0x288>)
 8002cd2:	2257      	movs	r2, #87	@ 0x57
 8002cd4:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002cd6:	f7ff fb19 	bl	800230c <rfalErrorHandling>
                break;
 8002cda:	e242      	b.n	8003162 <rfalTransceiveRx+0x70e>
 8002cdc:	200002f4 	.word	0x200002f4
 8002ce0:	08000852 	.word	0x08000852
 8002ce4:	00f00004 	.word	0x00f00004
            }
            else if( (irqs & ST25R3916_IRQ_MASK_PAR) != 0U )
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d008      	beq.n	8002d04 <rfalTransceiveRx+0x2b0>
            {
                gRFAL.TxRx.status = RFAL_ERR_PAR;
 8002cf2:	4b99      	ldr	r3, [pc, #612]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002cf4:	221b      	movs	r2, #27
 8002cf6:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002cf8:	4b97      	ldr	r3, [pc, #604]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002cfa:	2257      	movs	r2, #87	@ 0x57
 8002cfc:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002cfe:	f7ff fb05 	bl	800230c <rfalErrorHandling>
                break;
 8002d02:	e22e      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_CRC) != 0U )
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d008      	beq.n	8002d20 <rfalTransceiveRx+0x2cc>
            {
                gRFAL.TxRx.status = RFAL_ERR_CRC;
 8002d0e:	4b92      	ldr	r3, [pc, #584]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d10:	2215      	movs	r2, #21
 8002d12:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002d14:	4b90      	ldr	r3, [pc, #576]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d16:	2257      	movs	r2, #87	@ 0x57
 8002d18:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002d1a:	f7ff faf7 	bl	800230c <rfalErrorHandling>
                break;
 8002d1e:	e220      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_COL) != 0U )
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f003 0304 	and.w	r3, r3, #4
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d008      	beq.n	8002d3c <rfalTransceiveRx+0x2e8>
            {
                gRFAL.TxRx.status = RFAL_ERR_RF_COLLISION;
 8002d2a:	4b8b      	ldr	r3, [pc, #556]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d2c:	221d      	movs	r2, #29
 8002d2e:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002d30:	4b89      	ldr	r3, [pc, #548]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d32:	2257      	movs	r2, #87	@ 0x57
 8002d34:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002d36:	f7ff fae9 	bl	800230c <rfalErrorHandling>
                break;
 8002d3a:	e212      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            else if( rfalIsModePassiveListen( gRFAL.mode ) && ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) )
 8002d3c:	4b86      	ldr	r3, [pc, #536]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d3e:	785b      	ldrb	r3, [r3, #1]
 8002d40:	2b0a      	cmp	r3, #10
 8002d42:	d007      	beq.n	8002d54 <rfalTransceiveRx+0x300>
 8002d44:	4b84      	ldr	r3, [pc, #528]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d46:	785b      	ldrb	r3, [r3, #1]
 8002d48:	2b0b      	cmp	r3, #11
 8002d4a:	d003      	beq.n	8002d54 <rfalTransceiveRx+0x300>
 8002d4c:	4b82      	ldr	r3, [pc, #520]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d4e:	785b      	ldrb	r3, [r3, #1]
 8002d50:	2b0c      	cmp	r3, #12
 8002d52:	d10b      	bne.n	8002d6c <rfalTransceiveRx+0x318>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d006      	beq.n	8002d6c <rfalTransceiveRx+0x318>
            {
                 gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 8002d5e:	4b7e      	ldr	r3, [pc, #504]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d60:	2225      	movs	r2, #37	@ 0x25
 8002d62:	835a      	strh	r2, [r3, #26]
                 gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002d64:	4b7c      	ldr	r3, [pc, #496]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d66:	225a      	movs	r2, #90	@ 0x5a
 8002d68:	761a      	strb	r2, [r3, #24]
                 break;
 8002d6a:	e1fa      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            else if( (irqs & ST25R3916_IRQ_MASK_RXE) != 0U )
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d014      	beq.n	8002da0 <rfalTransceiveRx+0x34c>
            {
                /* Reception ended without any error indication,                  *
                 * check FIFO status for malformed or incomplete frames           */
                
                /* Check if the reception ends with an incomplete byte (residual bits) */
                if( rfalFIFOStatusIsIncompleteByte() )
 8002d76:	f000 fa37 	bl	80031e8 <rfalFIFOStatusIsIncompleteByte>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <rfalTransceiveRx+0x334>
                {
                   gRFAL.TxRx.status = RFAL_ERR_INCOMPLETE_BYTE;
 8002d80:	4b75      	ldr	r3, [pc, #468]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d82:	2228      	movs	r2, #40	@ 0x28
 8002d84:	835a      	strh	r2, [r3, #26]
 8002d86:	e007      	b.n	8002d98 <rfalTransceiveRx+0x344>
                }
                /* Check if the reception ends missing parity bit */
                else if( rfalFIFOStatusIsMissingPar() )
 8002d88:	f000 fa40 	bl	800320c <rfalFIFOStatusIsMissingPar>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <rfalTransceiveRx+0x344>
                {
                   gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 8002d92:	4b71      	ldr	r3, [pc, #452]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d94:	2209      	movs	r2, #9
 8002d96:	835a      	strh	r2, [r3, #26]
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_DATA;
 8002d98:	4b6f      	ldr	r3, [pc, #444]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002d9a:	2257      	movs	r2, #87	@ 0x57
 8002d9c:	761a      	strb	r2, [r3, #24]
 8002d9e:	e006      	b.n	8002dae <rfalTransceiveRx+0x35a>
            }
            else
            {
                gRFAL.TxRx.status = RFAL_ERR_IO;
 8002da0:	4b6d      	ldr	r3, [pc, #436]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002da2:	2203      	movs	r2, #3
 8002da4:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8002da6:	4b6c      	ldr	r3, [pc, #432]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002da8:	225a      	movs	r2, #90	@ 0x5a
 8002daa:	761a      	strb	r2, [r3, #24]
                break;
 8002dac:	e1d9      	b.n	8003162 <rfalTransceiveRx+0x70e>
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_READ_DATA:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
                      
            tmp = rfalFIFOStatusGetNumBytes();
 8002dae:	f000 fa01 	bl	80031b4 <rfalFIFOStatusGetNumBytes>
 8002db2:	4603      	mov	r3, r0
 8002db4:	81fb      	strh	r3, [r7, #14]
                        
            /*******************************************************************************/
            /* Check if CRC should not be placed in rxBuf                                  */
            if( ((gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP) == 0U) )
 8002db6:	4b68      	ldr	r3, [pc, #416]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d117      	bne.n	8002df2 <rfalTransceiveRx+0x39e>
            {
                /* if received frame was bigger than CRC */
                if( (uint16_t)(gRFAL.fifo.bytesTotal + tmp) > 0U )
 8002dc2:	4b65      	ldr	r3, [pc, #404]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002dc4:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002dc6:	89fb      	ldrh	r3, [r7, #14]
 8002dc8:	4413      	add	r3, r2
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d010      	beq.n	8002df2 <rfalTransceiveRx+0x39e>
                {
                    /* By default CRC will not be placed into the rxBuffer */
                    if( ( tmp > RFAL_CRC_LEN) )  
 8002dd0:	89fb      	ldrh	r3, [r7, #14]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d903      	bls.n	8002dde <rfalTransceiveRx+0x38a>
                    {
                        tmp -= RFAL_CRC_LEN;
 8002dd6:	89fb      	ldrh	r3, [r7, #14]
 8002dd8:	3b02      	subs	r3, #2
 8002dda:	81fb      	strh	r3, [r7, #14]
 8002ddc:	e009      	b.n	8002df2 <rfalTransceiveRx+0x39e>
                    }
                    /* If the CRC was already placed into rxBuffer (due to WL interrupt where CRC was already in FIFO Read)
                     * cannot remove it from rxBuf. Can only remove it from rxBufLen not indicate the presence of CRC    */ 
                    else if(gRFAL.fifo.bytesTotal > RFAL_CRC_LEN)                       
 8002dde:	4b5e      	ldr	r3, [pc, #376]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002de0:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d905      	bls.n	8002df2 <rfalTransceiveRx+0x39e>
                    {                        
                        gRFAL.fifo.bytesTotal -= RFAL_CRC_LEN;
 8002de6:	4b5c      	ldr	r3, [pc, #368]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002de8:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002dea:	3b02      	subs	r3, #2
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	4b5a      	ldr	r3, [pc, #360]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002df0:	875a      	strh	r2, [r3, #58]	@ 0x3a
                        /* MISRA 15.7 - Empty else */
                    }
                }
            }
            
            gRFAL.fifo.bytesTotal += tmp;                    /* add to total bytes counter */
 8002df2:	4b59      	ldr	r3, [pc, #356]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002df4:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002df6:	89fb      	ldrh	r3, [r7, #14]
 8002df8:	4413      	add	r3, r2
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	4b56      	ldr	r3, [pc, #344]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002dfe:	875a      	strh	r2, [r3, #58]	@ 0x3a
            
            /*******************************************************************************/
            /* Check if remaining bytes fit on the rxBuf available                         */
            if( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) )
 8002e00:	4b55      	ldr	r3, [pc, #340]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e02:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002e04:	4b54      	ldr	r3, [pc, #336]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e08:	3307      	adds	r3, #7
 8002e0a:	08db      	lsrs	r3, r3, #3
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d90f      	bls.n	8002e32 <rfalTransceiveRx+0x3de>
            {
                tmp = (uint16_t)( rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten);
 8002e12:	4b51      	ldr	r3, [pc, #324]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e16:	3307      	adds	r3, #7
 8002e18:	08db      	lsrs	r3, r3, #3
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	4b4e      	ldr	r3, [pc, #312]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e1e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	81fb      	strh	r3, [r7, #14]
                
                /* Transmission errors have precedence over buffer error */
                if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 8002e24:	4b4c      	ldr	r3, [pc, #304]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e26:	8b5b      	ldrh	r3, [r3, #26]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d102      	bne.n	8002e32 <rfalTransceiveRx+0x3de>
                {
                    gRFAL.TxRx.status = RFAL_ERR_NOMEM;
 8002e2c:	4b4a      	ldr	r3, [pc, #296]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e2e:	2201      	movs	r2, #1
 8002e30:	835a      	strh	r2, [r3, #26]
                }
            }

            /*******************************************************************************/
            /* Retrieve remaining bytes from FIFO to rxBuf, and assign total length rcvd   */
            st25r3916ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], tmp);
 8002e32:	4b49      	ldr	r3, [pc, #292]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e36:	4a48      	ldr	r2, [pc, #288]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e38:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8002e3a:	4413      	add	r3, r2
 8002e3c:	89fa      	ldrh	r2, [r7, #14]
 8002e3e:	4611      	mov	r1, r2
 8002e40:	4618      	mov	r0, r3
 8002e42:	f001 fec0 	bl	8004bc6 <st25r3916ReadFifo>
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 8002e46:	4b44      	ldr	r3, [pc, #272]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d019      	beq.n	8002e82 <rfalTransceiveRx+0x42e>
            {
                (*gRFAL.TxRx.ctx.rxRcvdLen) = (uint16_t)rfalConvBytesToBits( gRFAL.fifo.bytesTotal );
 8002e4e:	4b42      	ldr	r3, [pc, #264]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e50:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002e52:	4b41      	ldr	r3, [pc, #260]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e56:	00d2      	lsls	r2, r2, #3
 8002e58:	b292      	uxth	r2, r2
 8002e5a:	801a      	strh	r2, [r3, #0]
                if( rfalFIFOStatusIsIncompleteByte() )
 8002e5c:	f000 f9c4 	bl	80031e8 <rfalFIFOStatusIsIncompleteByte>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00d      	beq.n	8002e82 <rfalTransceiveRx+0x42e>
                {
                    (*gRFAL.TxRx.ctx.rxRcvdLen) -= (RFAL_BITS_IN_BYTE - rfalFIFOGetNumIncompleteBits());
 8002e66:	f000 f9e3 	bl	8003230 <rfalFIFOGetNumIncompleteBits>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	f1c3 0208 	rsb	r2, r3, #8
 8002e70:	4b39      	ldr	r3, [pc, #228]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e74:	8819      	ldrh	r1, [r3, #0]
 8002e76:	b292      	uxth	r2, r2
 8002e78:	4b37      	ldr	r3, [pc, #220]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7c:	1a8a      	subs	r2, r1, r2
 8002e7e:	b292      	uxth	r2, r2
 8002e80:	801a      	strh	r2, [r3, #0]
            }

        #if RFAL_FEATURE_NFCV
            /*******************************************************************************/
            /* Decode sub bit stream into payload bits for NFCV, if no error found so far  */
            if( ((RFAL_MODE_POLL_NFCV == gRFAL.mode) || (RFAL_MODE_POLL_PICOPASS == gRFAL.mode)) && (gRFAL.TxRx.status == RFAL_ERR_BUSY) )
 8002e82:	4b35      	ldr	r3, [pc, #212]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e84:	785b      	ldrb	r3, [r3, #1]
 8002e86:	2b07      	cmp	r3, #7
 8002e88:	d003      	beq.n	8002e92 <rfalTransceiveRx+0x43e>
 8002e8a:	4b33      	ldr	r3, [pc, #204]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e8c:	785b      	ldrb	r3, [r3, #1]
 8002e8e:	2b08      	cmp	r3, #8
 8002e90:	d167      	bne.n	8002f62 <rfalTransceiveRx+0x50e>
 8002e92:	4b31      	ldr	r3, [pc, #196]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002e94:	8b5b      	ldrh	r3, [r3, #26]
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d163      	bne.n	8002f62 <rfalTransceiveRx+0x50e>
            {
                ReturnCode ret;
                uint16_t offset = 0; /* REMARK offset not currently used */
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	807b      	strh	r3, [r7, #2]

                ret = rfalIso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 8002e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002ea0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002ea2:	4b2d      	ldr	r3, [pc, #180]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002ea4:	8f5c      	ldrh	r4, [r3, #58]	@ 0x3a
 8002ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002ea8:	f8d3 5294 	ldr.w	r5, [r3, #660]	@ 0x294
                        gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes(gRFAL.nfcvData.origCtx.rxBufLen), &offset, gRFAL.nfcvData.origCtx.rxRcvdLen, gRFAL.nfcvData.ignoreBits, (RFAL_MODE_POLL_PICOPASS == gRFAL.mode));
 8002eac:	4b2a      	ldr	r3, [pc, #168]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002eae:	f8b3 3298 	ldrh.w	r3, [r3, #664]	@ 0x298
 8002eb2:	3307      	adds	r3, #7
 8002eb4:	08db      	lsrs	r3, r3, #3
                ret = rfalIso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 8002eb6:	b29e      	uxth	r6, r3
 8002eb8:	4b27      	ldr	r3, [pc, #156]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002eba:	f8d3 329c 	ldr.w	r3, [r3, #668]	@ 0x29c
 8002ebe:	4a26      	ldr	r2, [pc, #152]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002ec0:	f8b2 22a8 	ldrh.w	r2, [r2, #680]	@ 0x2a8
                        gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes(gRFAL.nfcvData.origCtx.rxBufLen), &offset, gRFAL.nfcvData.origCtx.rxRcvdLen, gRFAL.nfcvData.ignoreBits, (RFAL_MODE_POLL_PICOPASS == gRFAL.mode));
 8002ec4:	4924      	ldr	r1, [pc, #144]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002ec6:	7849      	ldrb	r1, [r1, #1]
                ret = rfalIso15693VICCDecode(gRFAL.TxRx.ctx.rxBuf, gRFAL.fifo.bytesTotal,
 8002ec8:	2908      	cmp	r1, #8
 8002eca:	bf0c      	ite	eq
 8002ecc:	2101      	moveq	r1, #1
 8002ece:	2100      	movne	r1, #0
 8002ed0:	b2c9      	uxtb	r1, r1
 8002ed2:	9103      	str	r1, [sp, #12]
 8002ed4:	9202      	str	r2, [sp, #8]
 8002ed6:	9301      	str	r3, [sp, #4]
 8002ed8:	1cbb      	adds	r3, r7, #2
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	4633      	mov	r3, r6
 8002ede:	462a      	mov	r2, r5
 8002ee0:	4621      	mov	r1, r4
 8002ee2:	f008 f80f 	bl	800af04 <rfalIso15693VICCDecode>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	817b      	strh	r3, [r7, #10]
                
                if( ((RFAL_ERR_NONE == ret) || (RFAL_ERR_CRC == ret))
 8002eea:	897b      	ldrh	r3, [r7, #10]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d002      	beq.n	8002ef6 <rfalTransceiveRx+0x4a2>
 8002ef0:	897b      	ldrh	r3, [r7, #10]
 8002ef2:	2b15      	cmp	r3, #21
 8002ef4:	d11f      	bne.n	8002f36 <rfalTransceiveRx+0x4e2>
                     && (((uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP & gRFAL.nfcvData.origCtx.flags) == 0U)
 8002ef6:	4b18      	ldr	r3, [pc, #96]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002ef8:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d118      	bne.n	8002f36 <rfalTransceiveRx+0x4e2>
                     &&  ((*gRFAL.nfcvData.origCtx.rxRcvdLen % RFAL_BITS_IN_BYTE) == 0U)
 8002f04:	4b14      	ldr	r3, [pc, #80]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002f06:	f8d3 329c 	ldr.w	r3, [r3, #668]	@ 0x29c
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10f      	bne.n	8002f36 <rfalTransceiveRx+0x4e2>
                     &&  (*gRFAL.nfcvData.origCtx.rxRcvdLen >= rfalConvBytesToBits(RFAL_CRC_LEN) )
 8002f16:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002f18:	f8d3 329c 	ldr.w	r3, [r3, #668]	@ 0x29c
 8002f1c:	881b      	ldrh	r3, [r3, #0]
 8002f1e:	2b0f      	cmp	r3, #15
 8002f20:	d909      	bls.n	8002f36 <rfalTransceiveRx+0x4e2>
                   )
                {
                   *gRFAL.nfcvData.origCtx.rxRcvdLen -= (uint16_t)rfalConvBytesToBits(RFAL_CRC_LEN); /* Remove CRC */
 8002f22:	4b0d      	ldr	r3, [pc, #52]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002f24:	f8d3 329c 	ldr.w	r3, [r3, #668]	@ 0x29c
 8002f28:	881a      	ldrh	r2, [r3, #0]
 8002f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002f2c:	f8d3 329c 	ldr.w	r3, [r3, #668]	@ 0x29c
 8002f30:	3a10      	subs	r2, #16
 8002f32:	b292      	uxth	r2, r2
 8002f34:	801a      	strh	r2, [r3, #0]
                st25r3916WriteFifo(gRFAL.nfcvData.origCtx.rxBuf, rfalConvBitsToBytes( *gRFAL.nfcvData.origCtx.rxRcvdLen));
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
            #endif
                
                /* Restore original ctx */
                gRFAL.TxRx.ctx    = gRFAL.nfcvData.origCtx;
 8002f36:	4a08      	ldr	r2, [pc, #32]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002f38:	4b07      	ldr	r3, [pc, #28]	@ (8002f58 <rfalTransceiveRx+0x504>)
 8002f3a:	f102 041c 	add.w	r4, r2, #28
 8002f3e:	f503 7523 	add.w	r5, r3, #652	@ 0x28c
 8002f42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002f4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                gRFAL.TxRx.status = ((ret != RFAL_ERR_NONE) ? ret : RFAL_ERR_BUSY);
 8002f4e:	897b      	ldrh	r3, [r7, #10]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <rfalTransceiveRx+0x508>
 8002f54:	897b      	ldrh	r3, [r7, #10]
 8002f56:	e002      	b.n	8002f5e <rfalTransceiveRx+0x50a>
 8002f58:	200002f4 	.word	0x200002f4
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	4a83      	ldr	r2, [pc, #524]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f60:	8353      	strh	r3, [r2, #26]
            }
        #endif /* RFAL_FEATURE_NFCV */
            
            
            if( rfalIsModeActiveComm( gRFAL.mode ) )
 8002f62:	4b82      	ldr	r3, [pc, #520]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f64:	785b      	ldrb	r3, [r3, #1]
 8002f66:	2b09      	cmp	r3, #9
 8002f68:	d003      	beq.n	8002f72 <rfalTransceiveRx+0x51e>
 8002f6a:	4b80      	ldr	r3, [pc, #512]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f6c:	785b      	ldrb	r3, [r3, #1]
 8002f6e:	2b0d      	cmp	r3, #13
 8002f70:	d103      	bne.n	8002f7a <rfalTransceiveRx+0x526>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_EOF;
 8002f72:	4b7e      	ldr	r3, [pc, #504]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f74:	2258      	movs	r2, #88	@ 0x58
 8002f76:	761a      	strb	r2, [r3, #24]
                break;
 8002f78:	e0f3      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            
            /*******************************************************************************/
            /* If an error as been marked/detected don't fall into to RX_DONE  */
            if( gRFAL.TxRx.status != RFAL_ERR_BUSY )
 8002f7a:	4b7c      	ldr	r3, [pc, #496]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f7c:	8b5b      	ldrh	r3, [r3, #26]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d003      	beq.n	8002f8a <rfalTransceiveRx+0x536>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_FAIL;
 8002f82:	4b7a      	ldr	r3, [pc, #488]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f84:	225a      	movs	r2, #90	@ 0x5a
 8002f86:	761a      	strb	r2, [r3, #24]
                break;
 8002f88:	e0eb      	b.n	8003162 <rfalTransceiveRx+0x70e>
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_DONE;
 8002f8a:	4b78      	ldr	r3, [pc, #480]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f8c:	2259      	movs	r2, #89	@ 0x59
 8002f8e:	761a      	strb	r2, [r3, #24]
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 8002f90:	4b76      	ldr	r3, [pc, #472]	@ (800316c <rfalTransceiveRx+0x718>)
 8002f92:	799b      	ldrb	r3, [r3, #6]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d003      	beq.n	8002fa0 <rfalTransceiveRx+0x54c>
 8002f98:	2140      	movs	r1, #64	@ 0x40
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f001 fed1 	bl	8004d42 <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 8002fa0:	f7ff f9ee 	bl	8002380 <rfalCleanupTransceive>

            
            gRFAL.TxRx.status = RFAL_ERR_NONE;
 8002fa4:	4b71      	ldr	r3, [pc, #452]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_IDLE;
 8002faa:	4b70      	ldr	r3, [pc, #448]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	761a      	strb	r2, [r3, #24]
            break;
 8002fb0:	e0d7      	b.n	8003162 <rfalTransceiveRx+0x70e>
            
            /*******************************************************************************/
            /* REMARK: Silicon workaround ST25R3916 Errata #2.1.2                          */
            /* Rarely on corrupted frames I_rxs gets signaled but I_rxe is not signaled    */
            /* Use a SW timer to handle an eventual missing RXE                            */
            rfalTimerStart( gRFAL.tmr.RXE, RFAL_NORXE_TOUT );
 8002fb2:	2032      	movs	r0, #50	@ 0x32
 8002fb4:	f002 fa7f 	bl	80054b6 <timerCalculateTimer>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	4a6c      	ldr	r2, [pc, #432]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fbc:	6453      	str	r3, [r2, #68]	@ 0x44
            /*******************************************************************************/
            
            tmp = rfalFIFOStatusGetNumBytes();
 8002fbe:	f000 f8f9 	bl	80031b4 <rfalFIFOStatusGetNumBytes>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	81fb      	strh	r3, [r7, #14]
            gRFAL.fifo.bytesTotal += tmp;
 8002fc6:	4b69      	ldr	r3, [pc, #420]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fc8:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002fca:	89fb      	ldrh	r3, [r7, #14]
 8002fcc:	4413      	add	r3, r2
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	4b66      	ldr	r3, [pc, #408]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fd2:	875a      	strh	r2, [r3, #58]	@ 0x3a
            
            /*******************************************************************************/
            /* Calculate the amount of bytes that still fits in rxBuf                      */
            aux = (( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) ) ? (rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten) : tmp);
 8002fd4:	4b65      	ldr	r3, [pc, #404]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fd6:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002fd8:	4b64      	ldr	r3, [pc, #400]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fdc:	3307      	adds	r3, #7
 8002fde:	08db      	lsrs	r3, r3, #3
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d909      	bls.n	8002ffa <rfalTransceiveRx+0x5a6>
 8002fe6:	4b61      	ldr	r3, [pc, #388]	@ (800316c <rfalTransceiveRx+0x718>)
 8002fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fea:	3307      	adds	r3, #7
 8002fec:	08db      	lsrs	r3, r3, #3
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	4b5e      	ldr	r3, [pc, #376]	@ (800316c <rfalTransceiveRx+0x718>)
 8002ff2:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	e000      	b.n	8002ffc <rfalTransceiveRx+0x5a8>
 8002ffa:	89fb      	ldrh	r3, [r7, #14]
 8002ffc:	81bb      	strh	r3, [r7, #12]
            
            /*******************************************************************************/
            /* Retrieve incoming bytes from FIFO to rxBuf, and store already read amount   */
            st25r3916ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], aux);
 8002ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800316c <rfalTransceiveRx+0x718>)
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	4a5a      	ldr	r2, [pc, #360]	@ (800316c <rfalTransceiveRx+0x718>)
 8003004:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8003006:	4413      	add	r3, r2
 8003008:	89ba      	ldrh	r2, [r7, #12]
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f001 fdda 	bl	8004bc6 <st25r3916ReadFifo>
            gRFAL.fifo.bytesWritten += aux;
 8003012:	4b56      	ldr	r3, [pc, #344]	@ (800316c <rfalTransceiveRx+0x718>)
 8003014:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8003016:	89bb      	ldrh	r3, [r7, #12]
 8003018:	4413      	add	r3, r2
 800301a:	b29a      	uxth	r2, r3
 800301c:	4b53      	ldr	r3, [pc, #332]	@ (800316c <rfalTransceiveRx+0x718>)
 800301e:	879a      	strh	r2, [r3, #60]	@ 0x3c
            
            /*******************************************************************************/
            /* If the bytes already read were not the full FIFO WL, dump the remaining     *
             * FIFO so that ST25R391x can continue with reception                          */
            if( aux < tmp )
 8003020:	89ba      	ldrh	r2, [r7, #12]
 8003022:	89fb      	ldrh	r3, [r7, #14]
 8003024:	429a      	cmp	r2, r3
 8003026:	d207      	bcs.n	8003038 <rfalTransceiveRx+0x5e4>
            {
                st25r3916ReadFifo( NULL, (tmp - aux) );
 8003028:	89fa      	ldrh	r2, [r7, #14]
 800302a:	89bb      	ldrh	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	b29b      	uxth	r3, r3
 8003030:	4619      	mov	r1, r3
 8003032:	2000      	movs	r0, #0
 8003034:	f001 fdc7 	bl	8004bc6 <st25r3916ReadFifo>
            }
            
            rfalFIFOStatusClear();
 8003038:	f000 f8ae 	bl	8003198 <rfalFIFOStatusClear>
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 800303c:	4b4b      	ldr	r3, [pc, #300]	@ (800316c <rfalTransceiveRx+0x718>)
 800303e:	2254      	movs	r2, #84	@ 0x54
 8003040:	761a      	strb	r2, [r3, #24]
            break;
 8003042:	e08e      	b.n	8003162 <rfalTransceiveRx+0x70e>
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_FAIL:
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 8003044:	4b49      	ldr	r3, [pc, #292]	@ (800316c <rfalTransceiveRx+0x718>)
 8003046:	799b      	ldrb	r3, [r3, #6]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <rfalTransceiveRx+0x600>
 800304c:	2140      	movs	r1, #64	@ 0x40
 800304e:	2001      	movs	r0, #1
 8003050:	f001 fe77 	bl	8004d42 <st25r3916WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 8003054:	f7ff f994 	bl	8002380 <rfalCleanupTransceive>
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 8003058:	4b44      	ldr	r3, [pc, #272]	@ (800316c <rfalTransceiveRx+0x718>)
 800305a:	8b5b      	ldrh	r3, [r3, #26]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d102      	bne.n	8003066 <rfalTransceiveRx+0x612>
            {                
                gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 8003060:	4b42      	ldr	r3, [pc, #264]	@ (800316c <rfalTransceiveRx+0x718>)
 8003062:	2208      	movs	r2, #8
 8003064:	835a      	strh	r2, [r3, #26]

            #if 0 /* Debug purposes */ 
                rfalLogD( "RFAL: curSt: %d  Error: %d \r\n", gRFAL.TxRx.state, gRFAL.TxRx.status );
            #endif

            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 8003066:	4b41      	ldr	r3, [pc, #260]	@ (800316c <rfalTransceiveRx+0x718>)
 8003068:	2200      	movs	r2, #0
 800306a:	761a      	strb	r2, [r3, #24]
            break;
 800306c:	e079      	b.n	8003162 <rfalTransceiveRx+0x70e>
        
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_EON:
        
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_NRE | ST25R3916_IRQ_MASK_PPON2) );
 800306e:	4840      	ldr	r0, [pc, #256]	@ (8003170 <rfalTransceiveRx+0x71c>)
 8003070:	f002 f906 	bl	8005280 <st25r3916GetInterrupt>
 8003074:	4603      	mov	r3, r0
 8003076:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10e      	bne.n	800309c <rfalTransceiveRx+0x648>
            {
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #2.1.3                          */
                if( rfalTimerisExpired( gRFAL.tmr.PPON2 ) )
 800307e:	4b3b      	ldr	r3, [pc, #236]	@ (800316c <rfalTransceiveRx+0x718>)
 8003080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003082:	4618      	mov	r0, r3
 8003084:	f002 fa25 	bl	80054d2 <timerIsExpired>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d064      	beq.n	8003158 <rfalTransceiveRx+0x704>
                {
                    gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 800308e:	4b37      	ldr	r3, [pc, #220]	@ (800316c <rfalTransceiveRx+0x718>)
 8003090:	2225      	movs	r2, #37	@ 0x25
 8003092:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003094:	4b35      	ldr	r3, [pc, #212]	@ (800316c <rfalTransceiveRx+0x718>)
 8003096:	225a      	movs	r2, #90	@ 0x5a
 8003098:	761a      	strb	r2, [r3, #24]
                }
                /*******************************************************************************/
            
                break;  /* No interrupt to process */
 800309a:	e05d      	b.n	8003158 <rfalTransceiveRx+0x704>
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_EON) != 0U )
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00d      	beq.n	80030c2 <rfalTransceiveRx+0x66e>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_RXS;
 80030a6:	4b31      	ldr	r3, [pc, #196]	@ (800316c <rfalTransceiveRx+0x718>)
 80030a8:	2253      	movs	r2, #83	@ 0x53
 80030aa:	761a      	strb	r2, [r3, #24]
                
            #ifdef ST25R3916B
                /* Check if ST25R3916 AWS is enabled */
                if( st25r3916CheckReg( ST25R3916_REG_AUX_MOD, ST25R3916_REG_AUX_MOD_rgs_am, ST25R3916_REG_AUX_MOD_rgs_am) )
 80030ac:	2204      	movs	r2, #4
 80030ae:	2104      	movs	r1, #4
 80030b0:	2068      	movs	r0, #104	@ 0x68
 80030b2:	f001 ff53 	bl	8004f5c <st25r3916CheckReg>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d002      	beq.n	80030c2 <rfalTransceiveRx+0x66e>
                {
                    /* Set Analog configurations for our own following Field On */
                    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_ON) );
 80030bc:	2002      	movs	r0, #2
 80030be:	f007 fc19 	bl	800a8f4 <rfalSetAnalogConfig>
                }
            #endif /* ST25R3916B */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_NRE) != 0U )
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <rfalTransceiveRx+0x684>
            {
                gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 80030cc:	4b27      	ldr	r3, [pc, #156]	@ (800316c <rfalTransceiveRx+0x718>)
 80030ce:	2204      	movs	r2, #4
 80030d0:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80030d2:	4b26      	ldr	r3, [pc, #152]	@ (800316c <rfalTransceiveRx+0x718>)
 80030d4:	225a      	movs	r2, #90	@ 0x5a
 80030d6:	761a      	strb	r2, [r3, #24]
            }
            if( (irqs & ST25R3916_IRQ_MASK_PPON2) != 0U )
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	da3e      	bge.n	800315c <rfalTransceiveRx+0x708>
            {
                gRFAL.TxRx.status = RFAL_ERR_LINK_LOSS;
 80030de:	4b23      	ldr	r3, [pc, #140]	@ (800316c <rfalTransceiveRx+0x718>)
 80030e0:	2225      	movs	r2, #37	@ 0x25
 80030e2:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80030e4:	4b21      	ldr	r3, [pc, #132]	@ (800316c <rfalTransceiveRx+0x718>)
 80030e6:	225a      	movs	r2, #90	@ 0x5a
 80030e8:	761a      	strb	r2, [r3, #24]
            }
            break;
 80030ea:	e037      	b.n	800315c <rfalTransceiveRx+0x708>

        
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_EOF:
           
            irqs = st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_CAC) );
 80030ec:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 80030f0:	f002 f8c6 	bl	8005280 <st25r3916GetInterrupt>
 80030f4:	4603      	mov	r3, r0
 80030f6:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d030      	beq.n	8003160 <rfalTransceiveRx+0x70c>
            {
               break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_CAT) != 0U )
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003104:	2b00      	cmp	r3, #0
 8003106:	d009      	beq.n	800311c <rfalTransceiveRx+0x6c8>
            {
                /* Check if an error has been marked/detected before */
                gRFAL.TxRx.state = (( gRFAL.TxRx.status != RFAL_ERR_BUSY ) ? RFAL_TXRX_STATE_RX_FAIL : RFAL_TXRX_STATE_RX_DONE);
 8003108:	4b18      	ldr	r3, [pc, #96]	@ (800316c <rfalTransceiveRx+0x718>)
 800310a:	8b5b      	ldrh	r3, [r3, #26]
 800310c:	2b02      	cmp	r3, #2
 800310e:	d001      	beq.n	8003114 <rfalTransceiveRx+0x6c0>
 8003110:	225a      	movs	r2, #90	@ 0x5a
 8003112:	e000      	b.n	8003116 <rfalTransceiveRx+0x6c2>
 8003114:	2259      	movs	r2, #89	@ 0x59
 8003116:	4b15      	ldr	r3, [pc, #84]	@ (800316c <rfalTransceiveRx+0x718>)
 8003118:	761a      	strb	r2, [r3, #24]
            else
            {
               gRFAL.TxRx.status = RFAL_ERR_IO;
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
            }
            break;
 800311a:	e022      	b.n	8003162 <rfalTransceiveRx+0x70e>
            else if( (irqs & ST25R3916_IRQ_MASK_CAC) != 0U )
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003122:	2b00      	cmp	r3, #0
 8003124:	d006      	beq.n	8003134 <rfalTransceiveRx+0x6e0>
               gRFAL.TxRx.status = RFAL_ERR_RF_COLLISION;
 8003126:	4b11      	ldr	r3, [pc, #68]	@ (800316c <rfalTransceiveRx+0x718>)
 8003128:	221d      	movs	r2, #29
 800312a:	835a      	strh	r2, [r3, #26]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800312c:	4b0f      	ldr	r3, [pc, #60]	@ (800316c <rfalTransceiveRx+0x718>)
 800312e:	225a      	movs	r2, #90	@ 0x5a
 8003130:	761a      	strb	r2, [r3, #24]
            break;
 8003132:	e016      	b.n	8003162 <rfalTransceiveRx+0x70e>
               gRFAL.TxRx.status = RFAL_ERR_IO;
 8003134:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <rfalTransceiveRx+0x718>)
 8003136:	2203      	movs	r2, #3
 8003138:	835a      	strh	r2, [r3, #26]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 800313a:	4b0c      	ldr	r3, [pc, #48]	@ (800316c <rfalTransceiveRx+0x718>)
 800313c:	225a      	movs	r2, #90	@ 0x5a
 800313e:	761a      	strb	r2, [r3, #24]
            break;
 8003140:	e00f      	b.n	8003162 <rfalTransceiveRx+0x70e>
            
            
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 8003142:	4b0a      	ldr	r3, [pc, #40]	@ (800316c <rfalTransceiveRx+0x718>)
 8003144:	2208      	movs	r2, #8
 8003146:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8003148:	4b08      	ldr	r3, [pc, #32]	@ (800316c <rfalTransceiveRx+0x718>)
 800314a:	225a      	movs	r2, #90	@ 0x5a
 800314c:	761a      	strb	r2, [r3, #24]
            break;           
 800314e:	e008      	b.n	8003162 <rfalTransceiveRx+0x70e>
                break;  /* No interrupt to process */
 8003150:	bf00      	nop
 8003152:	e006      	b.n	8003162 <rfalTransceiveRx+0x70e>
                break;  /* No interrupt to process */
 8003154:	bf00      	nop
 8003156:	e004      	b.n	8003162 <rfalTransceiveRx+0x70e>
                break;  /* No interrupt to process */
 8003158:	bf00      	nop
 800315a:	e002      	b.n	8003162 <rfalTransceiveRx+0x70e>
            break;
 800315c:	bf00      	nop
 800315e:	e000      	b.n	8003162 <rfalTransceiveRx+0x70e>
               break;  /* No interrupt to process */
 8003160:	bf00      	nop
    }    
}
 8003162:	bf00      	nop
 8003164:	3714      	adds	r7, #20
 8003166:	46bd      	mov	sp, r7
 8003168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800316a:	bf00      	nop
 800316c:	200002f4 	.word	0x200002f4
 8003170:	80005000 	.word	0x80005000

08003174 <rfalFIFOStatusUpdate>:

/*******************************************************************************/
static void rfalFIFOStatusUpdate( void )
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
    if(gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] == RFAL_FIFO_STATUS_INVALID)
 8003178:	4b05      	ldr	r3, [pc, #20]	@ (8003190 <rfalFIFOStatusUpdate+0x1c>)
 800317a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800317e:	2bff      	cmp	r3, #255	@ 0xff
 8003180:	d104      	bne.n	800318c <rfalFIFOStatusUpdate+0x18>
    {
        st25r3916ReadMultipleRegisters( ST25R3916_REG_FIFO_STATUS1, gRFAL.fifo.status, ST25R3916_FIFO_STATUS_LEN );
 8003182:	2202      	movs	r2, #2
 8003184:	4903      	ldr	r1, [pc, #12]	@ (8003194 <rfalFIFOStatusUpdate+0x20>)
 8003186:	201e      	movs	r0, #30
 8003188:	f001 fc83 	bl	8004a92 <st25r3916ReadMultipleRegisters>
    }
}
 800318c:	bf00      	nop
 800318e:	bd80      	pop	{r7, pc}
 8003190:	200002f4 	.word	0x200002f4
 8003194:	20000332 	.word	0x20000332

08003198 <rfalFIFOStatusClear>:


/*******************************************************************************/
static void rfalFIFOStatusClear( void )
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
    gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] = RFAL_FIFO_STATUS_INVALID;
 800319c:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <rfalFIFOStatusClear+0x18>)
 800319e:	22ff      	movs	r2, #255	@ 0xff
 80031a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	200002f4 	.word	0x200002f4

080031b4 <rfalFIFOStatusGetNumBytes>:


/*******************************************************************************/
static uint16_t rfalFIFOStatusGetNumBytes( void )
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
    uint16_t result;
    
    rfalFIFOStatusUpdate();
 80031ba:	f7ff ffdb 	bl	8003174 <rfalFIFOStatusUpdate>
    
    result  = ((((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_b_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_b_shift) << RFAL_BITS_IN_BYTE);
 80031be:	4b09      	ldr	r3, [pc, #36]	@ (80031e4 <rfalFIFOStatusGetNumBytes+0x30>)
 80031c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80031c4:	099b      	lsrs	r3, r3, #6
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	021b      	lsls	r3, r3, #8
 80031ca:	80fb      	strh	r3, [r7, #6]
    result |= (((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG1]) & 0x00FFU);
 80031cc:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <rfalFIFOStatusGetNumBytes+0x30>)
 80031ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80031d2:	461a      	mov	r2, r3
 80031d4:	88fb      	ldrh	r3, [r7, #6]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	80fb      	strh	r3, [r7, #6]
    return result;
 80031da:	88fb      	ldrh	r3, [r7, #6]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	200002f4 	.word	0x200002f4

080031e8 <rfalFIFOStatusIsIncompleteByte>:


/*******************************************************************************/
static bool rfalFIFOStatusIsIncompleteByte( void )
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 80031ec:	f7ff ffc2 	bl	8003174 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_lb_mask) != 0U);
 80031f0:	4b05      	ldr	r3, [pc, #20]	@ (8003208 <rfalFIFOStatusIsIncompleteByte+0x20>)
 80031f2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80031f6:	f003 030e 	and.w	r3, r3, #14
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	bf14      	ite	ne
 80031fe:	2301      	movne	r3, #1
 8003200:	2300      	moveq	r3, #0
 8003202:	b2db      	uxtb	r3, r3
}
 8003204:	4618      	mov	r0, r3
 8003206:	bd80      	pop	{r7, pc}
 8003208:	200002f4 	.word	0x200002f4

0800320c <rfalFIFOStatusIsMissingPar>:


/*******************************************************************************/
static bool rfalFIFOStatusIsMissingPar( void )
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 8003210:	f7ff ffb0 	bl	8003174 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_np_lb) != 0U);
 8003214:	4b05      	ldr	r3, [pc, #20]	@ (800322c <rfalFIFOStatusIsMissingPar+0x20>)
 8003216:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	bf14      	ite	ne
 8003222:	2301      	movne	r3, #1
 8003224:	2300      	moveq	r3, #0
 8003226:	b2db      	uxtb	r3, r3
}
 8003228:	4618      	mov	r0, r3
 800322a:	bd80      	pop	{r7, pc}
 800322c:	200002f4 	.word	0x200002f4

08003230 <rfalFIFOGetNumIncompleteBits>:


/*******************************************************************************/
static uint8_t rfalFIFOGetNumIncompleteBits( void )
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 8003234:	f7ff ff9e 	bl	8003174 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R3916_REG_FIFO_STATUS2_fifo_lb_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_lb_shift);
 8003238:	4b04      	ldr	r3, [pc, #16]	@ (800324c <rfalFIFOGetNumIncompleteBits+0x1c>)
 800323a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800323e:	085b      	lsrs	r3, r3, #1
 8003240:	b2db      	uxtb	r3, r3
 8003242:	f003 0307 	and.w	r3, r3, #7
 8003246:	b2db      	uxtb	r3, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	200002f4 	.word	0x200002f4

08003250 <rfalISO15693TransceiveAnticollisionFrame>:

#if RFAL_FEATURE_NFCV

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveAnticollisionFrame( uint8_t *txBuf, uint8_t txBufLen, uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08c      	sub	sp, #48	@ 0x30
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	607a      	str	r2, [r7, #4]
 800325a:	461a      	mov	r2, r3
 800325c:	460b      	mov	r3, r1
 800325e:	72fb      	strb	r3, [r7, #11]
 8003260:	4613      	mov	r3, r2
 8003262:	72bb      	strb	r3, [r7, #10]
    ReturnCode            ret;
    rfalTransceiveContext ctx;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCV ) )
 8003264:	4b57      	ldr	r3, [pc, #348]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d903      	bls.n	8003274 <rfalISO15693TransceiveAnticollisionFrame+0x24>
 800326c:	4b55      	ldr	r3, [pc, #340]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 800326e:	785b      	ldrb	r3, [r3, #1]
 8003270:	2b07      	cmp	r3, #7
 8003272:	d001      	beq.n	8003278 <rfalISO15693TransceiveAnticollisionFrame+0x28>
    {
        return RFAL_ERR_WRONG_STATE;
 8003274:	2321      	movs	r3, #33	@ 0x21
 8003276:	e0a0      	b.n	80033ba <rfalISO15693TransceiveAnticollisionFrame+0x16a>
    }
    
    /*******************************************************************************/
    /* Set speficic Analog Config for Anticolission if needed */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_ANTICOL) );
 8003278:	f241 0003 	movw	r0, #4099	@ 0x1003
 800327c:	f007 fb3a 	bl	800a8f4 <rfalSetAnalogConfig>
    
    
    /* Ignoring collisions before the UID (RES_FLAG + DSFID) */
    gRFAL.nfcvData.ignoreBits = (uint16_t)RFAL_ISO15693_IGNORE_BITS;
 8003280:	4b50      	ldr	r3, [pc, #320]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003282:	2210      	movs	r2, #16
 8003284:	f8a3 22a8 	strh.w	r2, [r3, #680]	@ 0x2a8
    
    /*******************************************************************************/
    /* Prepare for Transceive  */
    ctx.flags     = ((txBufLen==0U)?(uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL:(uint32_t)RFAL_TXRX_FLAGS_CRC_TX_AUTO) | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_AGC_OFF | ((txBufLen==0U)?(uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL:(uint32_t)RFAL_TXRX_FLAGS_NFCV_FLAG_AUTO); /* Disable Automatic Gain Control (AGC) for better detection of collision */
 8003288:	7afb      	ldrb	r3, [r7, #11]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <rfalISO15693TransceiveAnticollisionFrame+0x42>
 800328e:	220b      	movs	r2, #11
 8003290:	e000      	b.n	8003294 <rfalISO15693TransceiveAnticollisionFrame+0x44>
 8003292:	220a      	movs	r2, #10
 8003294:	7afb      	ldrb	r3, [r7, #11]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <rfalISO15693TransceiveAnticollisionFrame+0x4e>
 800329a:	2340      	movs	r3, #64	@ 0x40
 800329c:	e000      	b.n	80032a0 <rfalISO15693TransceiveAnticollisionFrame+0x50>
 800329e:	2300      	movs	r3, #0
 80032a0:	4313      	orrs	r3, r2
 80032a2:	627b      	str	r3, [r7, #36]	@ 0x24
    ctx.txBuf     = txBuf;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	613b      	str	r3, [r7, #16]
    ctx.txBufLen  = (uint16_t)rfalConvBytesToBits(txBufLen);
 80032a8:	7afb      	ldrb	r3, [r7, #11]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	82bb      	strh	r3, [r7, #20]
    ctx.rxBuf     = rxBuf;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	61bb      	str	r3, [r7, #24]
    ctx.rxBufLen  = (uint16_t)rfalConvBytesToBits(rxBufLen);
 80032b6:	7abb      	ldrb	r3, [r7, #10]
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	b29b      	uxth	r3, r3
 80032be:	83bb      	strh	r3, [r7, #28]
    ctx.rxRcvdLen = actLen;
 80032c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c2:	623b      	str	r3, [r7, #32]
    ctx.fwt       = rfalConv64fcTo1fc(ISO15693_FWT);
 80032c4:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 80032c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 80032ca:	f107 0310 	add.w	r3, r7, #16
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fe fd98 	bl	8001e04 <rfalStartTransceive>
 80032d4:	4603      	mov	r3, r0
 80032d6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80032d8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <rfalISO15693TransceiveAnticollisionFrame+0x92>
 80032de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80032e0:	e06b      	b.n	80033ba <rfalISO15693TransceiveAnticollisionFrame+0x16a>
    
    /*******************************************************************************/
    /* Run Transceive blocking */
    ret = rfalTransceiveRunBlockingTx();
 80032e2:	f7fe ff52 	bl	800218a <rfalTransceiveRunBlockingTx>
 80032e6:	4603      	mov	r3, r0
 80032e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if( ret == RFAL_ERR_NONE)
 80032ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d103      	bne.n	80032f8 <rfalISO15693TransceiveAnticollisionFrame+0xa8>
    {
        ret = rfalTransceiveBlockingRx();
 80032f0:	f7fe ff68 	bl	80021c4 <rfalTransceiveBlockingRx>
 80032f4:	4603      	mov	r3, r0
 80032f6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }
    
    /* Check if a Transmission error and received data is less then expected */
    if( ((ret == RFAL_ERR_RF_COLLISION) || (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING)) && (rfalConvBitsToBytes(*ctx.rxRcvdLen) < RFAL_ISO15693_INV_RES_LEN) )
 80032f8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80032fa:	2b1d      	cmp	r3, #29
 80032fc:	d005      	beq.n	800330a <rfalISO15693TransceiveAnticollisionFrame+0xba>
 80032fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003300:	2b15      	cmp	r3, #21
 8003302:	d002      	beq.n	800330a <rfalISO15693TransceiveAnticollisionFrame+0xba>
 8003304:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003306:	2b09      	cmp	r3, #9
 8003308:	d112      	bne.n	8003330 <rfalISO15693TransceiveAnticollisionFrame+0xe0>
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	3307      	adds	r3, #7
 8003310:	08db      	lsrs	r3, r3, #3
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b0b      	cmp	r3, #11
 8003316:	d80b      	bhi.n	8003330 <rfalISO15693TransceiveAnticollisionFrame+0xe0>
    {
        /* If INVENTORY_RES is shorter than expected, tag is still modulating *
         * Ensure that response is complete before next frame                 */
        platformDelay( (uint8_t)( (RFAL_ISO15693_INV_RES_LEN - rfalConvBitsToBytes(*ctx.rxRcvdLen)) / ((RFAL_ISO15693_INV_RES_LEN / RFAL_ISO15693_INV_RES_DUR)+1U) ));
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	3307      	adds	r3, #7
 800331e:	08db      	lsrs	r3, r3, #3
 8003320:	b29b      	uxth	r3, r3
 8003322:	f1c3 030c 	rsb	r3, r3, #12
 8003326:	089b      	lsrs	r3, r3, #2
 8003328:	b2db      	uxtb	r3, r3
 800332a:	4618      	mov	r0, r3
 800332c:	f002 fadc 	bl	80058e8 <HAL_Delay>
    }
    
    /* Restore common Analog configurations for this mode */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX) );
 8003330:	4b24      	ldr	r3, [pc, #144]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003332:	789b      	ldrb	r3, [r3, #2]
 8003334:	2bea      	cmp	r3, #234	@ 0xea
 8003336:	d90b      	bls.n	8003350 <rfalISO15693TransceiveAnticollisionFrame+0x100>
 8003338:	4b22      	ldr	r3, [pc, #136]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 800333a:	789b      	ldrb	r3, [r3, #2]
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	b29b      	uxth	r3, r3
 8003340:	b2db      	uxtb	r3, r3
 8003342:	b29b      	uxth	r3, r3
 8003344:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003348:	f043 0301 	orr.w	r3, r3, #1
 800334c:	b29b      	uxth	r3, r3
 800334e:	e00c      	b.n	800336a <rfalISO15693TransceiveAnticollisionFrame+0x11a>
 8003350:	4b1c      	ldr	r3, [pc, #112]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003352:	789b      	ldrb	r3, [r3, #2]
 8003354:	3301      	adds	r3, #1
 8003356:	b29b      	uxth	r3, r3
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	b29b      	uxth	r3, r3
 800335c:	b2db      	uxtb	r3, r3
 800335e:	b29b      	uxth	r3, r3
 8003360:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003364:	f043 0301 	orr.w	r3, r3, #1
 8003368:	b29b      	uxth	r3, r3
 800336a:	4618      	mov	r0, r3
 800336c:	f007 fac2 	bl	800a8f4 <rfalSetAnalogConfig>
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX) );
 8003370:	4b14      	ldr	r3, [pc, #80]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003372:	78db      	ldrb	r3, [r3, #3]
 8003374:	2bea      	cmp	r3, #234	@ 0xea
 8003376:	d90b      	bls.n	8003390 <rfalISO15693TransceiveAnticollisionFrame+0x140>
 8003378:	4b12      	ldr	r3, [pc, #72]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 800337a:	78db      	ldrb	r3, [r3, #3]
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	b29b      	uxth	r3, r3
 8003380:	b2db      	uxtb	r3, r3
 8003382:	b29b      	uxth	r3, r3
 8003384:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003388:	f043 0302 	orr.w	r3, r3, #2
 800338c:	b29b      	uxth	r3, r3
 800338e:	e00c      	b.n	80033aa <rfalISO15693TransceiveAnticollisionFrame+0x15a>
 8003390:	4b0c      	ldr	r3, [pc, #48]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 8003392:	78db      	ldrb	r3, [r3, #3]
 8003394:	3301      	adds	r3, #1
 8003396:	b29b      	uxth	r3, r3
 8003398:	011b      	lsls	r3, r3, #4
 800339a:	b29b      	uxth	r3, r3
 800339c:	b2db      	uxtb	r3, r3
 800339e:	b29b      	uxth	r3, r3
 80033a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033a4:	f043 0302 	orr.w	r3, r3, #2
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	4618      	mov	r0, r3
 80033ac:	f007 faa2 	bl	800a8f4 <rfalSetAnalogConfig>
    
    gRFAL.nfcvData.ignoreBits = 0;
 80033b0:	4b04      	ldr	r3, [pc, #16]	@ (80033c4 <rfalISO15693TransceiveAnticollisionFrame+0x174>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	f8a3 22a8 	strh.w	r2, [r3, #680]	@ 0x2a8
    return ret;
 80033b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3730      	adds	r7, #48	@ 0x30
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	200002f4 	.word	0x200002f4

080033c8 <rfalISO15693TransceiveEOFAnticollision>:

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveEOFAnticollision( uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b088      	sub	sp, #32
 80033cc:	af02      	add	r7, sp, #8
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	460b      	mov	r3, r1
 80033d2:	607a      	str	r2, [r7, #4]
 80033d4:	72fb      	strb	r3, [r7, #11]
    uint8_t dummy;

    return rfalISO15693TransceiveAnticollisionFrame( &dummy, 0, rxBuf, rxBufLen, actLen );
 80033d6:	7afa      	ldrb	r2, [r7, #11]
 80033d8:	f107 0017 	add.w	r0, r7, #23
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	4613      	mov	r3, r2
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	2100      	movs	r1, #0
 80033e6:	f7ff ff33 	bl	8003250 <rfalISO15693TransceiveAnticollisionFrame>
 80033ea:	4603      	mov	r3, r0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3718      	adds	r7, #24
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <rfalISO15693TransceiveEOF>:

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveEOF( uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *actLen )
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08a      	sub	sp, #40	@ 0x28
 80033f8:	af04      	add	r7, sp, #16
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	460b      	mov	r3, r1
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	817b      	strh	r3, [r7, #10]
    ReturnCode ret;
    uint8_t    dummy;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCV ) )
 8003402:	4b10      	ldr	r3, [pc, #64]	@ (8003444 <rfalISO15693TransceiveEOF+0x50>)
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d903      	bls.n	8003412 <rfalISO15693TransceiveEOF+0x1e>
 800340a:	4b0e      	ldr	r3, [pc, #56]	@ (8003444 <rfalISO15693TransceiveEOF+0x50>)
 800340c:	785b      	ldrb	r3, [r3, #1]
 800340e:	2b07      	cmp	r3, #7
 8003410:	d001      	beq.n	8003416 <rfalISO15693TransceiveEOF+0x22>
    {
        return RFAL_ERR_WRONG_STATE;
 8003412:	2321      	movs	r3, #33	@ 0x21
 8003414:	e011      	b.n	800343a <rfalISO15693TransceiveEOF+0x46>
    }
    
    /*******************************************************************************/
    /* Run Transceive blocking */
    ret = rfalTransceiveBlockingTxRx( &dummy,
 8003416:	897a      	ldrh	r2, [r7, #10]
 8003418:	f107 0015 	add.w	r0, r7, #21
 800341c:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8003420:	9302      	str	r3, [sp, #8]
 8003422:	2303      	movs	r3, #3
 8003424:	9301      	str	r3, [sp, #4]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	4613      	mov	r3, r2
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	2100      	movs	r1, #0
 8003430:	f7fe fede 	bl	80021f0 <rfalTransceiveBlockingTxRx>
 8003434:	4603      	mov	r3, r0
 8003436:	82fb      	strh	r3, [r7, #22]
                                      rxBuf,
                                      rxBufLen,
                                      actLen,
                                      ( (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_AGC_ON ),
                                      rfalConv64fcTo1fc(ISO15693_FWT) );
    return ret;
 8003438:	8afb      	ldrh	r3, [r7, #22]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3718      	adds	r7, #24
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	200002f4 	.word	0x200002f4

08003448 <rfalIsExtFieldOn>:



/*******************************************************************************/
bool rfalIsExtFieldOn( void )
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
    return st25r3916IsExtFieldOn();
 800344c:	2240      	movs	r2, #64	@ 0x40
 800344e:	2140      	movs	r1, #64	@ 0x40
 8003450:	2031      	movs	r0, #49	@ 0x31
 8003452:	f001 fd83 	bl	8004f5c <st25r3916CheckReg>
 8003456:	4603      	mov	r3, r0
}
 8003458:	4618      	mov	r0, r3
 800345a:	bd80      	pop	{r7, pc}

0800345c <rfalListenStart>:

#if RFAL_FEATURE_LISTEN_MODE

/*******************************************************************************/
ReturnCode rfalListenStart( uint32_t lmMask, const rfalLmConfPA *confA, const rfalLmConfPB *confB, const rfalLmConfPF *confF, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rxLen )
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b08c      	sub	sp, #48	@ 0x30
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
 8003468:	603b      	str	r3, [r7, #0]
    uint8_t*    pPTMem;
    uint8_t     autoResp;
    
    
    /* Check if RFAL is initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 800346a:	4b4f      	ldr	r3, [pc, #316]	@ (80035a8 <rfalListenStart+0x14c>)
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <rfalListenStart+0x1a>
    {
        return RFAL_ERR_WRONG_STATE;
 8003472:	2321      	movs	r3, #33	@ 0x21
 8003474:	e191      	b.n	800379a <rfalListenStart+0x33e>
    }
    
    gRFAL.Lm.state  = RFAL_LM_STATE_NOT_INIT;
 8003476:	4b4c      	ldr	r3, [pc, #304]	@ (80035a8 <rfalListenStart+0x14c>)
 8003478:	2200      	movs	r2, #0
 800347a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    gRFAL.Lm.mdIrqs = ST25R3916_IRQ_MASK_NONE;
 800347e:	4b4a      	ldr	r3, [pc, #296]	@ (80035a8 <rfalListenStart+0x14c>)
 8003480:	2200      	movs	r2, #0
 8003482:	669a      	str	r2, [r3, #104]	@ 0x68
    gRFAL.Lm.mdReg  = (ST25R3916_REG_MODE_targ_init | ST25R3916_REG_MODE_om_nfc | ST25R3916_REG_MODE_nfc_ar_off);
 8003484:	4b48      	ldr	r3, [pc, #288]	@ (80035a8 <rfalListenStart+0x14c>)
 8003486:	2200      	movs	r2, #0
 8003488:	665a      	str	r2, [r3, #100]	@ 0x64
    
    
    /* By default disable all automatic responses */     
    autoResp = (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a | ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p);
 800348a:	230d      	movs	r3, #13
 800348c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_NFCA) != 0U )
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003496:	2b00      	cmp	r3, #0
 8003498:	d06c      	beq.n	8003574 <rfalListenStart+0x118>
    {
        /* Check if the conf has been provided */
        if( confA == NULL )
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <rfalListenStart+0x48>
        {
            return RFAL_ERR_PARAM;
 80034a0:	2307      	movs	r3, #7
 80034a2:	e17a      	b.n	800379a <rfalListenStart+0x33e>
        }
        
        pPTMem = (uint8_t*)PTMem.PTMem_A;
 80034a4:	f107 0310 	add.w	r3, r7, #16
 80034a8:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /*******************************************************************************/
        /* Check and set supported NFCID Length */
        switch(confA->nfcidLen)
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d002      	beq.n	80034b8 <rfalListenStart+0x5c>
 80034b2:	2b07      	cmp	r3, #7
 80034b4:	d006      	beq.n	80034c4 <rfalListenStart+0x68>
 80034b6:	e00b      	b.n	80034d0 <rfalListenStart+0x74>
        {
            case RFAL_LM_NFCID_LEN_04:
                st25r3916ChangeRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_id_mask, ST25R3916_REG_AUX_nfc_id_4bytes );
 80034b8:	2200      	movs	r2, #0
 80034ba:	2130      	movs	r1, #48	@ 0x30
 80034bc:	200a      	movs	r0, #10
 80034be:	f001 fcc9 	bl	8004e54 <st25r3916ChangeRegisterBits>
                break;
 80034c2:	e007      	b.n	80034d4 <rfalListenStart+0x78>
                
            case RFAL_LM_NFCID_LEN_07:
                st25r3916ChangeRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_id_mask, ST25R3916_REG_AUX_nfc_id_7bytes );
 80034c4:	2210      	movs	r2, #16
 80034c6:	2130      	movs	r1, #48	@ 0x30
 80034c8:	200a      	movs	r0, #10
 80034ca:	f001 fcc3 	bl	8004e54 <st25r3916ChangeRegisterBits>
                break;
 80034ce:	e001      	b.n	80034d4 <rfalListenStart+0x78>
                
            default:
                return RFAL_ERR_PARAM;
 80034d0:	2307      	movs	r3, #7
 80034d2:	e162      	b.n	800379a <rfalListenStart+0x33e>
        }
        
        /*******************************************************************************/
        /* Set NFCID */
        RFAL_MEMCPY( pPTMem, confA->nfcid, RFAL_NFCID1_TRIPLE_LEN );
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	3301      	adds	r3, #1
 80034d8:	220a      	movs	r2, #10
 80034da:	4619      	mov	r1, r3
 80034dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80034de:	f00e f887 	bl	80115f0 <memcpy>
        pPTMem = &pPTMem[RFAL_NFCID1_TRIPLE_LEN];                  /* MISRA 18.4 */
 80034e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e4:	330a      	adds	r3, #10
 80034e6:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* Set SENS_RES */
        RFAL_MEMCPY( pPTMem, confA->SENS_RES, RFAL_LM_SENS_RES_LEN );
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	330b      	adds	r3, #11
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f2:	801a      	strh	r2, [r3, #0]
        pPTMem = &pPTMem[RFAL_LM_SENS_RES_LEN];             /* MISRA 18.4 */
 80034f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f6:	3302      	adds	r3, #2
 80034f8:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* Set SEL_RES */
        *(pPTMem++) = ( (confA->nfcidLen == RFAL_LM_NFCID_LEN_04) ? ( confA->SEL_RES & ~RFAL_LM_NFCID_INCOMPLETE ) : (confA->SEL_RES | RFAL_LM_NFCID_INCOMPLETE) );
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	2b04      	cmp	r3, #4
 8003500:	d105      	bne.n	800350e <rfalListenStart+0xb2>
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	7b5b      	ldrb	r3, [r3, #13]
 8003506:	f023 0304 	bic.w	r3, r3, #4
 800350a:	b2da      	uxtb	r2, r3
 800350c:	e004      	b.n	8003518 <rfalListenStart+0xbc>
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	7b5b      	ldrb	r3, [r3, #13]
 8003512:	f043 0304 	orr.w	r3, r3, #4
 8003516:	b2da      	uxtb	r2, r3
 8003518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351a:	1c59      	adds	r1, r3, #1
 800351c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800351e:	701a      	strb	r2, [r3, #0]
        *(pPTMem++) = ( confA->SEL_RES & ~RFAL_LM_NFCID_INCOMPLETE );
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	7b5a      	ldrb	r2, [r3, #13]
 8003524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003526:	1c59      	adds	r1, r3, #1
 8003528:	62b9      	str	r1, [r7, #40]	@ 0x28
 800352a:	f022 0204 	bic.w	r2, r2, #4
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	701a      	strb	r2, [r3, #0]
        *(pPTMem++) = ( confA->SEL_RES & ~RFAL_LM_NFCID_INCOMPLETE );
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	7b5a      	ldrb	r2, [r3, #13]
 8003536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003538:	1c59      	adds	r1, r3, #1
 800353a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800353c:	f022 0204 	bic.w	r2, r2, #4
 8003540:	b2d2      	uxtb	r2, r2
 8003542:	701a      	strb	r2, [r3, #0]
        
        /* Write into PTMem-A */
        st25r3916WritePTMem( PTMem.PTMem_A, ST25R3916_PTM_A_LEN );
 8003544:	f107 0310 	add.w	r3, r7, #16
 8003548:	210f      	movs	r1, #15
 800354a:	4618      	mov	r0, r3
 800354c:	f001 fb57 	bl	8004bfe <st25r3916WritePTMem>
        
        
        /*******************************************************************************/
        /* Enable automatic responses for A */
        autoResp &= ~ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a;
 8003550:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003554:	f023 0301 	bic.w	r3, r3, #1
 8003558:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                
        /* Set Target mode, Bit Rate detection and Listen Mode for NFC-A */        
        gRFAL.Lm.mdReg  |= (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_off);
 800355c:	4b12      	ldr	r3, [pc, #72]	@ (80035a8 <rfalListenStart+0x14c>)
 800355e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003560:	f043 03c8 	orr.w	r3, r3, #200	@ 0xc8
 8003564:	4a10      	ldr	r2, [pc, #64]	@ (80035a8 <rfalListenStart+0x14c>)
 8003566:	6653      	str	r3, [r2, #100]	@ 0x64
        
        gRFAL.Lm.mdIrqs |= (ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_RXE_PTA);
 8003568:	4b0f      	ldr	r3, [pc, #60]	@ (80035a8 <rfalListenStart+0x14c>)
 800356a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800356c:	f043 5398 	orr.w	r3, r3, #318767104	@ 0x13000000
 8003570:	4a0d      	ldr	r2, [pc, #52]	@ (80035a8 <rfalListenStart+0x14c>)
 8003572:	6693      	str	r3, [r2, #104]	@ 0x68
    }
    
    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_NFCB) != 0U )
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800357a:	2b00      	cmp	r3, #0
 800357c:	d006      	beq.n	800358c <rfalListenStart+0x130>
    {
        /* Check if the conf has been provided */
        if( confB == NULL )
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d101      	bne.n	8003588 <rfalListenStart+0x12c>
        {
            return RFAL_ERR_PARAM;
 8003584:	2307      	movs	r3, #7
 8003586:	e108      	b.n	800379a <rfalListenStart+0x33e>
        }
        
        return RFAL_ERR_NOTSUPP;
 8003588:	2318      	movs	r3, #24
 800358a:	e106      	b.n	800379a <rfalListenStart+0x33e>
    }
    
    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_NFCF) != 0U )
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 808b 	beq.w	80036ae <rfalListenStart+0x252>
    {
        pPTMem = (uint8_t*)PTMem.PTMem_F;
 8003598:	f107 0310 	add.w	r3, r7, #16
 800359c:	62bb      	str	r3, [r7, #40]	@ 0x28
                       
        /* Check if the conf has been provided */
        if( confF == NULL )
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d103      	bne.n	80035ac <rfalListenStart+0x150>
        {
            return RFAL_ERR_PARAM;
 80035a4:	2307      	movs	r3, #7
 80035a6:	e0f8      	b.n	800379a <rfalListenStart+0x33e>
 80035a8:	200002f4 	.word	0x200002f4
        }
        
        /*******************************************************************************/
        /* Set System Code */
        RFAL_MEMCPY( pPTMem, confF->SC, RFAL_LM_SENSF_SC_LEN );
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	881b      	ldrh	r3, [r3, #0]
 80035b0:	b29a      	uxth	r2, r3
 80035b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b4:	801a      	strh	r2, [r3, #0]
        pPTMem = &pPTMem[RFAL_LM_SENSF_SC_LEN];             /* MISRA 18.4 */
 80035b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035b8:	3302      	adds	r3, #2
 80035ba:	62bb      	str	r3, [r7, #40]	@ 0x28
                            
        /* Set SENSF_RES */
        RFAL_MEMCPY( pPTMem, confF->SENSF_RES, RFAL_LM_SENSF_RES_LEN );
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	3302      	adds	r3, #2
 80035c0:	2213      	movs	r2, #19
 80035c2:	4619      	mov	r1, r3
 80035c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035c6:	f00e f813 	bl	80115f0 <memcpy>

        /* Set RD bytes to 0x00 as ST25R3916 cannot support advances features */
        pPTMem[RFAL_LM_SENSF_RD0_POS] = 0x00;   /* NFC Forum Digital 1.1 Table 46: 0x00                   */
 80035ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035cc:	3311      	adds	r3, #17
 80035ce:	2200      	movs	r2, #0
 80035d0:	701a      	strb	r2, [r3, #0]
        pPTMem[RFAL_LM_SENSF_RD1_POS] = 0x00;   /* NFC Forum Digital 1.1 Table 47: No automatic bit rates */
 80035d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d4:	3312      	adds	r3, #18
 80035d6:	2200      	movs	r2, #0
 80035d8:	701a      	strb	r2, [r3, #0]
        
        pPTMem = &pPTMem[RFAL_LM_SENS_RES_LEN];             /* MISRA 18.4 */
 80035da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035dc:	3302      	adds	r3, #2
 80035de:	62bb      	str	r3, [r7, #40]	@ 0x28
                               
        /* Write into PTMem-F */
        st25r3916WritePTMemF( PTMem.PTMem_F, ST25R3916_PTM_F_LEN );
 80035e0:	f107 0310 	add.w	r3, r7, #16
 80035e4:	2115      	movs	r1, #21
 80035e6:	4618      	mov	r0, r3
 80035e8:	f001 fb2b 	bl	8004c42 <st25r3916WritePTMemF>
        
        
        /*******************************************************************************/
        /* Write 24 TSN "Random" Numbers at first initialization and let it rollover   */
        if( !gRFAL.Lm.iniFlag )
 80035ec:	4b6d      	ldr	r3, [pc, #436]	@ (80037a4 <rfalListenStart+0x348>)
 80035ee:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80035f2:	f083 0301 	eor.w	r3, r3, #1
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d044      	beq.n	8003686 <rfalListenStart+0x22a>
        {
            pPTMem = (uint8_t*)PTMem.TSN;
 80035fc:	f107 0310 	add.w	r3, r7, #16
 8003600:	62bb      	str	r3, [r7, #40]	@ 0x28
            
            *(pPTMem++) = 0x12;
 8003602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003604:	1c5a      	adds	r2, r3, #1
 8003606:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003608:	2212      	movs	r2, #18
 800360a:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x34;
 800360c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003612:	2234      	movs	r2, #52	@ 0x34
 8003614:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x56;
 8003616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003618:	1c5a      	adds	r2, r3, #1
 800361a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800361c:	2256      	movs	r2, #86	@ 0x56
 800361e:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x78;
 8003620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003622:	1c5a      	adds	r2, r3, #1
 8003624:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003626:	2278      	movs	r2, #120	@ 0x78
 8003628:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x9A;
 800362a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003630:	229a      	movs	r2, #154	@ 0x9a
 8003632:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0xBC;
 8003634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	62ba      	str	r2, [r7, #40]	@ 0x28
 800363a:	22bc      	movs	r2, #188	@ 0xbc
 800363c:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0xDF;
 800363e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003640:	1c5a      	adds	r2, r3, #1
 8003642:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003644:	22df      	movs	r2, #223	@ 0xdf
 8003646:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x21;
 8003648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800364a:	1c5a      	adds	r2, r3, #1
 800364c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800364e:	2221      	movs	r2, #33	@ 0x21
 8003650:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x43;
 8003652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003658:	2243      	movs	r2, #67	@ 0x43
 800365a:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x65;
 800365c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003662:	2265      	movs	r2, #101	@ 0x65
 8003664:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0x87;
 8003666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003668:	1c5a      	adds	r2, r3, #1
 800366a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800366c:	2287      	movs	r2, #135	@ 0x87
 800366e:	701a      	strb	r2, [r3, #0]
            *(pPTMem++) = 0xA9;
 8003670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003676:	22a9      	movs	r2, #169	@ 0xa9
 8003678:	701a      	strb	r2, [r3, #0]
            
            /* Write into PTMem-TSN */
            st25r3916WritePTMemTSN( PTMem.TSN, ST25R3916_PTM_TSN_LEN );
 800367a:	f107 0310 	add.w	r3, r7, #16
 800367e:	210c      	movs	r1, #12
 8003680:	4618      	mov	r0, r3
 8003682:	f001 fb00 	bl	8004c86 <st25r3916WritePTMemTSN>
        }
        
        /*******************************************************************************/
        /* Enable automatic responses for F */
        autoResp &= ~(ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r);
 8003686:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800368a:	f023 0304 	bic.w	r3, r3, #4
 800368e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        
        /* Set Target mode, Bit Rate detection and Listen Mode for NFC-F */
        gRFAL.Lm.mdReg  |= (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om2 | ST25R3916_REG_MODE_nfc_ar_off);
 8003692:	4b44      	ldr	r3, [pc, #272]	@ (80037a4 <rfalListenStart+0x348>)
 8003694:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003696:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 800369a:	4a42      	ldr	r2, [pc, #264]	@ (80037a4 <rfalListenStart+0x348>)
 800369c:	6653      	str	r3, [r2, #100]	@ 0x64
        
        /* In CE NFC-F any data without error will be passed to FIFO, to support CUP */
        gRFAL.Lm.mdIrqs |= (ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE_PTA | ST25R3916_IRQ_MASK_RXE);
 800369e:	4b41      	ldr	r3, [pc, #260]	@ (80037a4 <rfalListenStart+0x348>)
 80036a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036a2:	f043 53c0 	orr.w	r3, r3, #402653184	@ 0x18000000
 80036a6:	f043 0310 	orr.w	r3, r3, #16
 80036aa:	4a3e      	ldr	r2, [pc, #248]	@ (80037a4 <rfalListenStart+0x348>)
 80036ac:	6693      	str	r3, [r2, #104]	@ 0x68
    }
    

    /*******************************************************************************/
    if( (lmMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d02d      	beq.n	8003714 <rfalListenStart+0x2b8>
    {
        /* Enable Reception of P2P frames */
        autoResp &= ~(ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p);
 80036b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80036bc:	f023 0308 	bic.w	r3, r3, #8
 80036c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        
        /* Set Target mode, Bit Rate detection and Automatic Response RF Collision Avoidance */
        gRFAL.Lm.mdReg  |= (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om2 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_auto_rx);
 80036c4:	4b37      	ldr	r3, [pc, #220]	@ (80037a4 <rfalListenStart+0x348>)
 80036c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036c8:	f043 03e9 	orr.w	r3, r3, #233	@ 0xe9
 80036cc:	4a35      	ldr	r2, [pc, #212]	@ (80037a4 <rfalListenStart+0x348>)
 80036ce:	6653      	str	r3, [r2, #100]	@ 0x64
        
        /* Ensure CRC check is enabled */
        st25r3916ClrRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_no_crc_rx );
 80036d0:	2180      	movs	r1, #128	@ 0x80
 80036d2:	200a      	movs	r0, #10
 80036d4:	f001 fb5a 	bl	8004d8c <st25r3916ClrRegisterBits>
        
        /* n * TRFW timing shall vary  Activity 2.1  3.4.1.1 */
        st25r3916ChangeRegisterBits(ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_n_mask, gRFAL.timings.nTRFW);
 80036d8:	4b32      	ldr	r3, [pc, #200]	@ (80037a4 <rfalListenStart+0x348>)
 80036da:	7d1b      	ldrb	r3, [r3, #20]
 80036dc:	461a      	mov	r2, r3
 80036de:	2103      	movs	r1, #3
 80036e0:	200a      	movs	r0, #10
 80036e2:	f001 fbb7 	bl	8004e54 <st25r3916ChangeRegisterBits>
        gRFAL.timings.nTRFW = rfalGennTRFW( gRFAL.timings.nTRFW );
 80036e6:	4b2f      	ldr	r3, [pc, #188]	@ (80037a4 <rfalListenStart+0x348>)
 80036e8:	7d1b      	ldrb	r3, [r3, #20]
 80036ea:	1c5a      	adds	r2, r3, #1
 80036ec:	4b2e      	ldr	r3, [pc, #184]	@ (80037a8 <rfalListenStart+0x34c>)
 80036ee:	fba3 1302 	umull	r1, r3, r3, r2
 80036f2:	1ad1      	subs	r1, r2, r3
 80036f4:	0849      	lsrs	r1, r1, #1
 80036f6:	440b      	add	r3, r1
 80036f8:	0899      	lsrs	r1, r3, #2
 80036fa:	460b      	mov	r3, r1
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	1a5b      	subs	r3, r3, r1
 8003700:	1ad1      	subs	r1, r2, r3
 8003702:	b2ca      	uxtb	r2, r1
 8003704:	4b27      	ldr	r3, [pc, #156]	@ (80037a4 <rfalListenStart+0x348>)
 8003706:	751a      	strb	r2, [r3, #20]
        
        gRFAL.Lm.mdIrqs |= ( ST25R3916_IRQ_MASK_RXE );
 8003708:	4b26      	ldr	r3, [pc, #152]	@ (80037a4 <rfalListenStart+0x348>)
 800370a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800370c:	f043 0310 	orr.w	r3, r3, #16
 8003710:	4a24      	ldr	r2, [pc, #144]	@ (80037a4 <rfalListenStart+0x348>)
 8003712:	6693      	str	r3, [r2, #104]	@ 0x68
    }
    
    
    /* Check if one of the modes were selected */
    if( (gRFAL.Lm.mdReg & ST25R3916_REG_MODE_targ) == ST25R3916_REG_MODE_targ_targ )
 8003714:	4b23      	ldr	r3, [pc, #140]	@ (80037a4 <rfalListenStart+0x348>)
 8003716:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800371c:	2b00      	cmp	r3, #0
 800371e:	d03b      	beq.n	8003798 <rfalListenStart+0x33c>
    {
        gRFAL.state     = RFAL_STATE_LM;
 8003720:	4b20      	ldr	r3, [pc, #128]	@ (80037a4 <rfalListenStart+0x348>)
 8003722:	2204      	movs	r2, #4
 8003724:	701a      	strb	r2, [r3, #0]
        gRFAL.Lm.mdMask = lmMask;
 8003726:	4a1f      	ldr	r2, [pc, #124]	@ (80037a4 <rfalListenStart+0x348>)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6613      	str	r3, [r2, #96]	@ 0x60
        
        gRFAL.Lm.rxBuf    = rxBuf;
 800372c:	4a1d      	ldr	r2, [pc, #116]	@ (80037a4 <rfalListenStart+0x348>)
 800372e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003730:	6713      	str	r3, [r2, #112]	@ 0x70
        gRFAL.Lm.rxBufLen = rxBufLen;
 8003732:	4a1c      	ldr	r2, [pc, #112]	@ (80037a4 <rfalListenStart+0x348>)
 8003734:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003736:	f8a2 3074 	strh.w	r3, [r2, #116]	@ 0x74
        gRFAL.Lm.rxLen    = rxLen;
 800373a:	4a1a      	ldr	r2, [pc, #104]	@ (80037a4 <rfalListenStart+0x348>)
 800373c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800373e:	6793      	str	r3, [r2, #120]	@ 0x78
        *gRFAL.Lm.rxLen   = 0;
 8003740:	4b18      	ldr	r3, [pc, #96]	@ (80037a4 <rfalListenStart+0x348>)
 8003742:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003744:	2200      	movs	r2, #0
 8003746:	801a      	strh	r2, [r3, #0]
        gRFAL.Lm.dataFlag = false;
 8003748:	4b16      	ldr	r3, [pc, #88]	@ (80037a4 <rfalListenStart+0x348>)
 800374a:	2200      	movs	r2, #0
 800374c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        gRFAL.Lm.iniFlag  = true;
 8003750:	4b14      	ldr	r3, [pc, #80]	@ (80037a4 <rfalListenStart+0x348>)
 8003752:	2201      	movs	r2, #1
 8003754:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
        
        /* Apply the Automatic Responses configuration */
        st25r3916ChangeRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a | ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p ), autoResp );
 8003758:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800375c:	461a      	mov	r2, r3
 800375e:	210d      	movs	r1, #13
 8003760:	2008      	movs	r0, #8
 8003762:	f001 fb77 	bl	8004e54 <st25r3916ChangeRegisterBits>
        
        /* Disable GPT trigger source */
        st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_gptc_mask, ST25R3916_REG_TIMER_EMV_CONTROL_gptc_no_trigger );
 8003766:	2200      	movs	r2, #0
 8003768:	21e0      	movs	r1, #224	@ 0xe0
 800376a:	2012      	movs	r0, #18
 800376c:	f001 fb72 	bl	8004e54 <st25r3916ChangeRegisterBits>
      
        /* On Bit Rate Detection Mode ST25R391x will filter incoming frames during MRT time starting on External Field On event, use 512/fc steps */
        st25r3916SetRegisterBits(ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_mrt_step_512 );
 8003770:	2108      	movs	r1, #8
 8003772:	2012      	movs	r0, #18
 8003774:	f001 fb41 	bl	8004dfa <st25r3916SetRegisterBits>
        st25r3916WriteRegister( ST25R3916_REG_MASK_RX_TIMER, (uint8_t)rfalConv1fcTo512fc( RFAL_LM_GT ) );
 8003778:	2102      	movs	r1, #2
 800377a:	200f      	movs	r0, #15
 800377c:	f001 f9b6 	bl	8004aec <st25r3916WriteRegister>
        
        
        /* Restore default settings on NFCIP1 mode, Receiving parity + CRC bits and manual Tx Parity*/
        st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, (ST25R3916_REG_ISO14443A_NFC_no_tx_par | ST25R3916_REG_ISO14443A_NFC_no_rx_par | ST25R3916_REG_ISO14443A_NFC_nfc_f0) );
 8003780:	21e0      	movs	r1, #224	@ 0xe0
 8003782:	2005      	movs	r0, #5
 8003784:	f001 fb02 	bl	8004d8c <st25r3916ClrRegisterBits>
        
        /* External Field Detector enabled as Automatics on rfalInitialize() */
        
        /* Set Analog configurations for generic Listen mode */
        /* Not on SetState(POWER OFF) as otherwise would be applied on every Field Event */
        rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_ON) );
 8003788:	2006      	movs	r0, #6
 800378a:	f007 f8b3 	bl	800a8f4 <rfalSetAnalogConfig>
        
        /* Initialize as POWER_OFF and set proper mode in RF Chip */
        rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 800378e:	2001      	movs	r0, #1
 8003790:	f000 fbb0 	bl	8003ef4 <rfalListenSetState>
    else
    {
        return RFAL_ERR_REQUEST;   /* Listen Start called but no mode was enabled */
    }
    
    return RFAL_ERR_NONE;
 8003794:	2300      	movs	r3, #0
 8003796:	e000      	b.n	800379a <rfalListenStart+0x33e>
        return RFAL_ERR_REQUEST;   /* Listen Start called but no mode was enabled */
 8003798:	2305      	movs	r3, #5
}
 800379a:	4618      	mov	r0, r3
 800379c:	3730      	adds	r7, #48	@ 0x30
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	200002f4 	.word	0x200002f4
 80037a8:	24924925 	.word	0x24924925

080037ac <rfalRunListenModeWorker>:



/*******************************************************************************/
static ReturnCode rfalRunListenModeWorker( void )
{
 80037ac:	b590      	push	{r4, r7, lr}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
    volatile uint32_t irqs;
    uint8_t           tmp;
    
    if( gRFAL.state != RFAL_STATE_LM )
 80037b2:	4ba4      	ldr	r3, [pc, #656]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d001      	beq.n	80037be <rfalRunListenModeWorker+0x12>
    {
        return RFAL_ERR_WRONG_STATE;
 80037ba:	2321      	movs	r3, #33	@ 0x21
 80037bc:	e2ce      	b.n	8003d5c <rfalRunListenModeWorker+0x5b0>
    }
    
    switch( gRFAL.Lm.state )
 80037be:	4ba1      	ldr	r3, [pc, #644]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 80037c0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80037c4:	3b01      	subs	r3, #1
 80037c6:	2b0f      	cmp	r3, #15
 80037c8:	f200 82aa 	bhi.w	8003d20 <rfalRunListenModeWorker+0x574>
 80037cc:	a201      	add	r2, pc, #4	@ (adr r2, 80037d4 <rfalRunListenModeWorker+0x28>)
 80037ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d2:	bf00      	nop
 80037d4:	08003815 	.word	0x08003815
 80037d8:	0800383b 	.word	0x0800383b
 80037dc:	08003ac7 	.word	0x08003ac7
 80037e0:	08003d21 	.word	0x08003d21
 80037e4:	080039e5 	.word	0x080039e5
 80037e8:	08003aff 	.word	0x08003aff
 80037ec:	08003d25 	.word	0x08003d25
 80037f0:	08003d25 	.word	0x08003d25
 80037f4:	08003d25 	.word	0x08003d25
 80037f8:	08003d25 	.word	0x08003d25
 80037fc:	08003d25 	.word	0x08003d25
 8003800:	08003c05 	.word	0x08003c05
 8003804:	08003c05 	.word	0x08003c05
 8003808:	08003ced 	.word	0x08003ced
 800380c:	08003aff 	.word	0x08003aff
 8003810:	08003c05 	.word	0x08003c05
    {
        /*******************************************************************************/
        case RFAL_LM_STATE_POWER_OFF:
            
            irqs = st25r3916GetInterrupt( (  ST25R3916_IRQ_MASK_EON ) );
 8003814:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003818:	f001 fd32 	bl	8005280 <st25r3916GetInterrupt>
 800381c:	4603      	mov	r3, r0
 800381e:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 8280 	beq.w	8003d28 <rfalRunListenModeWorker+0x57c>
            {
              break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_EON) != 0U )
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 827c 	beq.w	8003d2c <rfalRunListenModeWorker+0x580>
            {
                rfalListenSetState( RFAL_LM_STATE_IDLE );
 8003834:	2002      	movs	r0, #2
 8003836:	f000 fb5d 	bl	8003ef4 <rfalListenSetState>
            
              
        /*******************************************************************************/
        case RFAL_LM_STATE_IDLE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_RXE_PTA ) );
 800383a:	4883      	ldr	r0, [pc, #524]	@ (8003a48 <rfalRunListenModeWorker+0x29c>)
 800383c:	f001 fd20 	bl	8005280 <st25r3916GetInterrupt>
 8003840:	4603      	mov	r3, r0
 8003842:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 8272 	beq.w	8003d30 <rfalRunListenModeWorker+0x584>
            {
                break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R3916_IRQ_MASK_NFCT) != 0U )
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003852:	2b00      	cmp	r3, #0
 8003854:	d011      	beq.n	800387a <rfalRunListenModeWorker+0xce>
            {
                /* Retrieve detected bitrate */
                uint8_t    newBr;
                st25r3916ReadRegister( ST25R3916_REG_NFCIP1_BIT_RATE, &newBr );
 8003856:	1cbb      	adds	r3, r7, #2
 8003858:	4619      	mov	r1, r3
 800385a:	2024      	movs	r0, #36	@ 0x24
 800385c:	f001 f908 	bl	8004a70 <st25r3916ReadRegister>
                newBr >>= ST25R3916_REG_NFCIP1_BIT_RATE_nfc_rate_shift;
 8003860:	78bb      	ldrb	r3, [r7, #2]
 8003862:	091b      	lsrs	r3, r3, #4
 8003864:	b2db      	uxtb	r3, r3
 8003866:	70bb      	strb	r3, [r7, #2]

                if (newBr > ST25R3916_REG_BIT_RATE_rxrate_424)
 8003868:	78bb      	ldrb	r3, [r7, #2]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d901      	bls.n	8003872 <rfalRunListenModeWorker+0xc6>
                {
                    newBr = ST25R3916_REG_BIT_RATE_rxrate_424;
 800386e:	2302      	movs	r3, #2
 8003870:	70bb      	strb	r3, [r7, #2]
                }

                gRFAL.Lm.brDetected = (rfalBitRate)(newBr); /* PRQA S 4342 # MISRA 10.5 - Guaranteed that no invalid enum values may be created. See also equalityGuard_RFAL_BR_106 ff.*/
 8003872:	78ba      	ldrb	r2, [r7, #2]
 8003874:	4b73      	ldr	r3, [pc, #460]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003876:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
            }
            
            
            /* If EOF has already been received processing of other events is neglectable */
            if( ((irqs & ST25R3916_IRQ_MASK_EOF) != 0U) && (!gRFAL.Lm.dataFlag) )
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00b      	beq.n	800389c <rfalRunListenModeWorker+0xf0>
 8003884:	4b6f      	ldr	r3, [pc, #444]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003886:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800388a:	f083 0301 	eor.w	r3, r3, #1
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d003      	beq.n	800389c <rfalRunListenModeWorker+0xf0>
            {
                rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8003894:	2001      	movs	r0, #1
 8003896:	f000 fb2d 	bl	8003ef4 <rfalListenSetState>
 800389a:	e0a2      	b.n	80039e2 <rfalRunListenModeWorker+0x236>
            }
            else if( ((irqs & ST25R3916_IRQ_MASK_WU_F) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d008      	beq.n	80038b8 <rfalRunListenModeWorker+0x10c>
 80038a6:	4b67      	ldr	r3, [pc, #412]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 80038a8:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80038ac:	2bff      	cmp	r3, #255	@ 0xff
 80038ae:	d003      	beq.n	80038b8 <rfalRunListenModeWorker+0x10c>
            {
                rfalListenSetState( RFAL_LM_STATE_READY_F );
 80038b0:	2005      	movs	r0, #5
 80038b2:	f000 fb1f 	bl	8003ef4 <rfalListenSetState>
 80038b6:	e094      	b.n	80039e2 <rfalRunListenModeWorker+0x236>
            }
            else if( ((irqs & ST25R3916_IRQ_MASK_RXE) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f003 0310 	and.w	r3, r3, #16
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d069      	beq.n	8003996 <rfalRunListenModeWorker+0x1ea>
 80038c2:	4b60      	ldr	r3, [pc, #384]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 80038c4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80038c8:	2bff      	cmp	r3, #255	@ 0xff
 80038ca:	d064      	beq.n	8003996 <rfalRunListenModeWorker+0x1ea>
            {
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1 ) );
 80038cc:	485f      	ldr	r0, [pc, #380]	@ (8003a4c <rfalRunListenModeWorker+0x2a0>)
 80038ce:	f001 fcd7 	bl	8005280 <st25r3916GetInterrupt>
 80038d2:	4603      	mov	r3, r0
 80038d4:	607b      	str	r3, [r7, #4]
                
                if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_PAR) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d109      	bne.n	80038f4 <rfalRunListenModeWorker+0x148>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d104      	bne.n	80038f4 <rfalRunListenModeWorker+0x148>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d00a      	beq.n	800390a <rfalRunListenModeWorker+0x15e>
                {
                    st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 80038f4:	20db      	movs	r0, #219	@ 0xdb
 80038f6:	f001 f9e8 	bl	8004cca <st25r3916ExecuteCommand>
                    st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 80038fa:	20d1      	movs	r0, #209	@ 0xd1
 80038fc:	f001 f9e5 	bl	8004cca <st25r3916ExecuteCommand>
                    st25r3916TxOff();
 8003900:	2108      	movs	r1, #8
 8003902:	2002      	movs	r0, #2
 8003904:	f001 fa42 	bl	8004d8c <st25r3916ClrRegisterBits>
                    break; /* A bad reception occurred, remain in same state */
 8003908:	e227      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                /*******************************************************************************/
                /* REMARK: Silicon workaround ST25R3916 Errata #TBD                            */
                /* In bitrate detection mode the automatic RF Collision Avoidance              */
                /* may not be able to emit RF carrier depending on the pt_res setting          */
                /* Preemptively enter AP2P before FIFO retrieval and protocol checking         */
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 800390a:	4b4e      	ldr	r3, [pc, #312]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 800390c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800390e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <rfalRunListenModeWorker+0x172>
                {
                    st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om_targ_nfcip | ST25R3916_REG_MODE_nfc_ar_eof) );
 8003916:	21ba      	movs	r1, #186	@ 0xba
 8003918:	2003      	movs	r0, #3
 800391a:	f001 f8e7 	bl	8004aec <st25r3916WriteRegister>
                }
                /*******************************************************************************/
                
                /* Retrieve received data */
                *gRFAL.Lm.rxLen = st25r3916GetNumFIFOBytes();
 800391e:	4b49      	ldr	r3, [pc, #292]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003920:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 8003922:	f000 feb8 	bl	8004696 <st25r3916GetNumFIFOBytes>
 8003926:	4603      	mov	r3, r0
 8003928:	8023      	strh	r3, [r4, #0]
                st25r3916ReadFifo( gRFAL.Lm.rxBuf, RFAL_MIN( *gRFAL.Lm.rxLen, rfalConvBitsToBytes(gRFAL.Lm.rxBufLen) ) );
 800392a:	4b46      	ldr	r3, [pc, #280]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 800392c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800392e:	4b45      	ldr	r3, [pc, #276]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003930:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8003934:	3307      	adds	r3, #7
 8003936:	08db      	lsrs	r3, r3, #3
 8003938:	b29a      	uxth	r2, r3
 800393a:	4b42      	ldr	r3, [pc, #264]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 800393c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800393e:	881b      	ldrh	r3, [r3, #0]
 8003940:	4293      	cmp	r3, r2
 8003942:	bf28      	it	cs
 8003944:	4613      	movcs	r3, r2
 8003946:	b29b      	uxth	r3, r3
 8003948:	4619      	mov	r1, r3
 800394a:	f001 f93c 	bl	8004bc6 <st25r3916ReadFifo>
                }
                /*******************************************************************************/
#endif /* ST25R3916 */
                
                /* Check if the data we got has at least the CRC and remove it, otherwise leave at 0 */
                *gRFAL.Lm.rxLen  -= ((*gRFAL.Lm.rxLen > RFAL_CRC_LEN) ? RFAL_CRC_LEN : *gRFAL.Lm.rxLen);
 800394e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003950:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003952:	8819      	ldrh	r1, [r3, #0]
 8003954:	4b3b      	ldr	r3, [pc, #236]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003956:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	2b02      	cmp	r3, #2
 800395c:	bf28      	it	cs
 800395e:	2302      	movcs	r3, #2
 8003960:	b29a      	uxth	r2, r3
 8003962:	4b38      	ldr	r3, [pc, #224]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003964:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003966:	1a8a      	subs	r2, r1, r2
 8003968:	b292      	uxth	r2, r2
 800396a:	801a      	strh	r2, [r3, #0]
                *gRFAL.Lm.rxLen   = (uint16_t)rfalConvBytesToBits( *gRFAL.Lm.rxLen );
 800396c:	4b35      	ldr	r3, [pc, #212]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 800396e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003970:	881a      	ldrh	r2, [r3, #0]
 8003972:	4b34      	ldr	r3, [pc, #208]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003974:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003976:	00d2      	lsls	r2, r2, #3
 8003978:	b292      	uxth	r2, r2
 800397a:	801a      	strh	r2, [r3, #0]
                gRFAL.Lm.dataFlag = true;
 800397c:	4b31      	ldr	r3, [pc, #196]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 800397e:	2201      	movs	r2, #1
 8003980:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
				
                /*Check if Observation Mode was enabled and disable it on ST25R391x */
                rfalCheckDisableObsMode();
 8003984:	4b2f      	ldr	r3, [pc, #188]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 8003986:	799b      	ldrb	r3, [r3, #6]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d02a      	beq.n	80039e2 <rfalRunListenModeWorker+0x236>
 800398c:	2140      	movs	r1, #64	@ 0x40
 800398e:	2001      	movs	r0, #1
 8003990:	f001 f9d7 	bl	8004d42 <st25r3916WriteTestRegister>
 8003994:	e025      	b.n	80039e2 <rfalRunListenModeWorker+0x236>
            }
            else if( ((irqs & ST25R3916_IRQ_MASK_RXE_PTA) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800399c:	2b00      	cmp	r3, #0
 800399e:	f000 81c9 	beq.w	8003d34 <rfalRunListenModeWorker+0x588>
 80039a2:	4b28      	ldr	r3, [pc, #160]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 80039a4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80039a8:	2bff      	cmp	r3, #255	@ 0xff
 80039aa:	f000 81c3 	beq.w	8003d34 <rfalRunListenModeWorker+0x588>
            {
                if( ((gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCA) != 0U) && (gRFAL.Lm.brDetected == RFAL_BR_106) )
 80039ae:	4b25      	ldr	r3, [pc, #148]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 80039b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 81bc 	beq.w	8003d34 <rfalRunListenModeWorker+0x588>
 80039bc:	4b21      	ldr	r3, [pc, #132]	@ (8003a44 <rfalRunListenModeWorker+0x298>)
 80039be:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f040 81b6 	bne.w	8003d34 <rfalRunListenModeWorker+0x588>
                {
                    st25r3916ReadRegister( ST25R3916_REG_PASSIVE_TARGET_STATUS, &tmp );
 80039c8:	1cfb      	adds	r3, r7, #3
 80039ca:	4619      	mov	r1, r3
 80039cc:	2021      	movs	r0, #33	@ 0x21
 80039ce:	f001 f84f 	bl	8004a70 <st25r3916ReadRegister>
                    if( tmp > ST25R3916_REG_PASSIVE_TARGET_STATUS_pta_st_idle )
 80039d2:	78fb      	ldrb	r3, [r7, #3]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	f240 81ad 	bls.w	8003d34 <rfalRunListenModeWorker+0x588>
                    {                            
                        rfalListenSetState( RFAL_LM_STATE_READY_A );
 80039da:	2003      	movs	r0, #3
 80039dc:	f000 fa8a 	bl	8003ef4 <rfalListenSetState>
            }
            else
            {
                /* MISRA 15.7 - Empty else */
            }
            break;
 80039e0:	e1a8      	b.n	8003d34 <rfalRunListenModeWorker+0x588>
 80039e2:	e1a7      	b.n	8003d34 <rfalRunListenModeWorker+0x588>
            
            /*******************************************************************************/
            case RFAL_LM_STATE_READY_F:
                
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF) );
 80039e4:	481a      	ldr	r0, [pc, #104]	@ (8003a50 <rfalRunListenModeWorker+0x2a4>)
 80039e6:	f001 fc4b 	bl	8005280 <st25r3916GetInterrupt>
 80039ea:	4603      	mov	r3, r0
 80039ec:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 81a1 	beq.w	8003d38 <rfalRunListenModeWorker+0x58c>
                {
                    break;  /* No interrupt to process */
                }

                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <rfalRunListenModeWorker+0x25c>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8003a00:	2001      	movs	r0, #1
 8003a02:	f000 fa77 	bl	8003ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8003a06:	e1a8      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                else if( (irqs & ST25R3916_IRQ_MASK_RXE) != 0U )
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d054      	beq.n	8003abc <rfalRunListenModeWorker+0x310>
                    irqs |= st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 8003a12:	f44f 0030 	mov.w	r0, #11534336	@ 0xb00000
 8003a16:	f001 fc33 	bl	8005280 <st25r3916GetInterrupt>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	607b      	str	r3, [r7, #4]
                    if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U) )
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d104      	bne.n	8003a36 <rfalRunListenModeWorker+0x28a>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00e      	beq.n	8003a54 <rfalRunListenModeWorker+0x2a8>
                        st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 8003a36:	20db      	movs	r0, #219	@ 0xdb
 8003a38:	f001 f947 	bl	8004cca <st25r3916ExecuteCommand>
                        st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8003a3c:	20d1      	movs	r0, #209	@ 0xd1
 8003a3e:	f001 f944 	bl	8004cca <st25r3916ExecuteCommand>
                        break; /* A bad reception occurred, remain in same state */
 8003a42:	e18a      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
 8003a44:	200002f4 	.word	0x200002f4
 8003a48:	18000910 	.word	0x18000910
 8003a4c:	08f00810 	.word	0x08f00810
 8003a50:	08000810 	.word	0x08000810
                    *gRFAL.Lm.rxLen = st25r3916GetNumFIFOBytes();
 8003a54:	4ba2      	ldr	r3, [pc, #648]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003a56:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 8003a58:	f000 fe1d 	bl	8004696 <st25r3916GetNumFIFOBytes>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	8023      	strh	r3, [r4, #0]
                    st25r3916ReadFifo( gRFAL.Lm.rxBuf, RFAL_MIN( *gRFAL.Lm.rxLen, rfalConvBitsToBytes(gRFAL.Lm.rxBufLen) ) );
 8003a60:	4b9f      	ldr	r3, [pc, #636]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003a62:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8003a64:	4b9e      	ldr	r3, [pc, #632]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003a66:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8003a6a:	3307      	adds	r3, #7
 8003a6c:	08db      	lsrs	r3, r3, #3
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	4b9b      	ldr	r3, [pc, #620]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003a72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a74:	881b      	ldrh	r3, [r3, #0]
 8003a76:	4293      	cmp	r3, r2
 8003a78:	bf28      	it	cs
 8003a7a:	4613      	movcs	r3, r2
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	4619      	mov	r1, r3
 8003a80:	f001 f8a1 	bl	8004bc6 <st25r3916ReadFifo>
                    *gRFAL.Lm.rxLen  -= ((*gRFAL.Lm.rxLen > RFAL_CRC_LEN) ? RFAL_CRC_LEN : *gRFAL.Lm.rxLen);
 8003a84:	4b96      	ldr	r3, [pc, #600]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a88:	8819      	ldrh	r1, [r3, #0]
 8003a8a:	4b95      	ldr	r3, [pc, #596]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003a8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a8e:	881b      	ldrh	r3, [r3, #0]
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	bf28      	it	cs
 8003a94:	2302      	movcs	r3, #2
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	4b91      	ldr	r3, [pc, #580]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003a9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a9c:	1a8a      	subs	r2, r1, r2
 8003a9e:	b292      	uxth	r2, r2
 8003aa0:	801a      	strh	r2, [r3, #0]
                    *gRFAL.Lm.rxLen  = (uint16_t)rfalConvBytesToBits( *gRFAL.Lm.rxLen );
 8003aa2:	4b8f      	ldr	r3, [pc, #572]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aa6:	881a      	ldrh	r2, [r3, #0]
 8003aa8:	4b8d      	ldr	r3, [pc, #564]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003aaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aac:	00d2      	lsls	r2, r2, #3
 8003aae:	b292      	uxth	r2, r2
 8003ab0:	801a      	strh	r2, [r3, #0]
                    gRFAL.Lm.dataFlag = true;
 8003ab2:	4b8b      	ldr	r3, [pc, #556]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                break;
 8003aba:	e14e      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                else if( (irqs & ST25R3916_IRQ_MASK_WU_F) != 0U )
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ac2:	2b00      	cmp	r3, #0
                break;
 8003ac4:	e149      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                
            /*******************************************************************************/
            case RFAL_LM_STATE_READY_A:
                
                irqs = st25r3916GetInterrupt( (  ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_A  ) );
 8003ac6:	4887      	ldr	r0, [pc, #540]	@ (8003ce4 <rfalRunListenModeWorker+0x538>)
 8003ac8:	f001 fbda 	bl	8005280 <st25r3916GetInterrupt>
 8003acc:	4603      	mov	r3, r0
 8003ace:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 8132 	beq.w	8003d3c <rfalRunListenModeWorker+0x590>
                {
                    break;  /* No interrupt to process */
                }
                
                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <rfalRunListenModeWorker+0x33e>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8003ae2:	2001      	movs	r0, #1
 8003ae4:	f000 fa06 	bl	8003ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8003ae8:	e12a      	b.n	8003d40 <rfalRunListenModeWorker+0x594>
                else if( (irqs & ST25R3916_IRQ_MASK_WU_A) != 0U )
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 8125 	beq.w	8003d40 <rfalRunListenModeWorker+0x594>
                    rfalListenSetState( RFAL_LM_STATE_ACTIVE_A );
 8003af6:	2006      	movs	r0, #6
 8003af8:	f000 f9fc 	bl	8003ef4 <rfalListenSetState>
                break;
 8003afc:	e120      	b.n	8003d40 <rfalRunListenModeWorker+0x594>
            
            /*******************************************************************************/                
            case RFAL_LM_STATE_ACTIVE_A:
            case RFAL_LM_STATE_ACTIVE_Ax:
                
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF) );
 8003afe:	f44f 6001 	mov.w	r0, #2064	@ 0x810
 8003b02:	f001 fbbd 	bl	8005280 <st25r3916GetInterrupt>
 8003b06:	4603      	mov	r3, r0
 8003b08:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 8119 	beq.w	8003d44 <rfalRunListenModeWorker+0x598>
                {                        
                    break;  /* No interrupt to process */
                }

                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d003      	beq.n	8003b24 <rfalRunListenModeWorker+0x378>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8003b1c:	2001      	movs	r0, #1
 8003b1e:	f000 f9e9 	bl	8003ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8003b22:	e111      	b.n	8003d48 <rfalRunListenModeWorker+0x59c>
                else if( (irqs & ST25R3916_IRQ_MASK_RXE) != 0U )
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f003 0310 	and.w	r3, r3, #16
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f000 810c 	beq.w	8003d48 <rfalRunListenModeWorker+0x59c>
                    irqs |= st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 8003b30:	f44f 0070 	mov.w	r0, #15728640	@ 0xf00000
 8003b34:	f001 fba4 	bl	8005280 <st25r3916GetInterrupt>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	607b      	str	r3, [r7, #4]
                    *gRFAL.Lm.rxLen = st25r3916GetNumFIFOBytes();
 8003b40:	4b67      	ldr	r3, [pc, #412]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003b42:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 8003b44:	f000 fda7 	bl	8004696 <st25r3916GetNumFIFOBytes>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	8023      	strh	r3, [r4, #0]
                    if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U)    || 
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10e      	bne.n	8003b74 <rfalRunListenModeWorker+0x3c8>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d109      	bne.n	8003b74 <rfalRunListenModeWorker+0x3c8>
                        ((irqs & ST25R3916_IRQ_MASK_PAR) != 0U) || (*gRFAL.Lm.rxLen <= RFAL_CRC_LEN)  )
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
                    if( ((irqs & ST25R3916_IRQ_MASK_CRC) != 0U) || ((irqs & ST25R3916_IRQ_MASK_ERR1) != 0U)    || 
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d104      	bne.n	8003b74 <rfalRunListenModeWorker+0x3c8>
                        ((irqs & ST25R3916_IRQ_MASK_PAR) != 0U) || (*gRFAL.Lm.rxLen <= RFAL_CRC_LEN)  )
 8003b6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003b6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d820      	bhi.n	8003bb6 <rfalRunListenModeWorker+0x40a>
                        *gRFAL.Lm.rxLen = 0;
 8003b74:	4b5a      	ldr	r3, [pc, #360]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003b76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b78:	2200      	movs	r2, #0
 8003b7a:	801a      	strh	r2, [r3, #0]
                        st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 8003b7c:	20db      	movs	r0, #219	@ 0xdb
 8003b7e:	f001 f8a4 	bl	8004cca <st25r3916ExecuteCommand>
                        st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8003b82:	20d1      	movs	r0, #209	@ 0xd1
 8003b84:	f001 f8a1 	bl	8004cca <st25r3916ExecuteCommand>
                        if( gRFAL.Lm.state == RFAL_LM_STATE_ACTIVE_Ax )
 8003b88:	4b55      	ldr	r3, [pc, #340]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003b8a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b8e:	2b0f      	cmp	r3, #15
 8003b90:	d10a      	bne.n	8003ba8 <rfalRunListenModeWorker+0x3fc>
                            rfalListenSleepStart( RFAL_LM_STATE_SLEEP_A, gRFAL.Lm.rxBuf, gRFAL.Lm.rxBufLen, gRFAL.Lm.rxLen );
 8003b92:	4b53      	ldr	r3, [pc, #332]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003b94:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003b96:	4b52      	ldr	r3, [pc, #328]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003b98:	f8b3 2074 	ldrh.w	r2, [r3, #116]	@ 0x74
 8003b9c:	4b50      	ldr	r3, [pc, #320]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003b9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ba0:	200c      	movs	r0, #12
 8003ba2:	f000 f913 	bl	8003dcc <rfalListenSleepStart>
 8003ba6:	e002      	b.n	8003bae <rfalRunListenModeWorker+0x402>
                            rfalListenSetState( RFAL_LM_STATE_IDLE );
 8003ba8:	2002      	movs	r0, #2
 8003baa:	f000 f9a3 	bl	8003ef4 <rfalListenSetState>
                        st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_RXE );
 8003bae:	2010      	movs	r0, #16
 8003bb0:	f001 fbbc 	bl	800532c <st25r3916DisableInterrupts>
                        break;
 8003bb4:	e0d1      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                    *gRFAL.Lm.rxLen -= RFAL_CRC_LEN;
 8003bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bba:	881a      	ldrh	r2, [r3, #0]
 8003bbc:	4b48      	ldr	r3, [pc, #288]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bbe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bc0:	3a02      	subs	r2, #2
 8003bc2:	b292      	uxth	r2, r2
 8003bc4:	801a      	strh	r2, [r3, #0]
                    st25r3916ReadFifo( gRFAL.Lm.rxBuf, RFAL_MIN( *gRFAL.Lm.rxLen, rfalConvBitsToBytes(gRFAL.Lm.rxBufLen) ) );                    
 8003bc6:	4b46      	ldr	r3, [pc, #280]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bc8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8003bca:	4b45      	ldr	r3, [pc, #276]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bcc:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8003bd0:	3307      	adds	r3, #7
 8003bd2:	08db      	lsrs	r3, r3, #3
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	4b42      	ldr	r3, [pc, #264]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bda:	881b      	ldrh	r3, [r3, #0]
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	bf28      	it	cs
 8003be0:	4613      	movcs	r3, r2
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	4619      	mov	r1, r3
 8003be6:	f000 ffee 	bl	8004bc6 <st25r3916ReadFifo>
                    *gRFAL.Lm.rxLen   = (uint16_t)rfalConvBytesToBits( *gRFAL.Lm.rxLen );
 8003bea:	4b3d      	ldr	r3, [pc, #244]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bee:	881a      	ldrh	r2, [r3, #0]
 8003bf0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bf2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bf4:	00d2      	lsls	r2, r2, #3
 8003bf6:	b292      	uxth	r2, r2
 8003bf8:	801a      	strh	r2, [r3, #0]
                    gRFAL.Lm.dataFlag = true;
 8003bfa:	4b39      	ldr	r3, [pc, #228]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                break;
 8003c02:	e0a1      	b.n	8003d48 <rfalRunListenModeWorker+0x59c>
            /*******************************************************************************/
            case RFAL_LM_STATE_SLEEP_A:
            case RFAL_LM_STATE_SLEEP_B:
            case RFAL_LM_STATE_SLEEP_AF:
                
                irqs = st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_RXE | ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_RXE_PTA ) );
 8003c04:	4838      	ldr	r0, [pc, #224]	@ (8003ce8 <rfalRunListenModeWorker+0x53c>)
 8003c06:	f001 fb3b 	bl	8005280 <st25r3916GetInterrupt>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 809b 	beq.w	8003d4c <rfalRunListenModeWorker+0x5a0>
                {
                    break;  /* No interrupt to process */
                }
                
                if( (irqs & ST25R3916_IRQ_MASK_NFCT) != 0U )
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d011      	beq.n	8003c44 <rfalRunListenModeWorker+0x498>
                {
                    uint8_t    newBr;
                    /* Retrieve detected bitrate */
                    st25r3916ReadRegister( ST25R3916_REG_NFCIP1_BIT_RATE, &newBr );
 8003c20:	1c7b      	adds	r3, r7, #1
 8003c22:	4619      	mov	r1, r3
 8003c24:	2024      	movs	r0, #36	@ 0x24
 8003c26:	f000 ff23 	bl	8004a70 <st25r3916ReadRegister>
                    newBr >>= ST25R3916_REG_NFCIP1_BIT_RATE_nfc_rate_shift;
 8003c2a:	787b      	ldrb	r3, [r7, #1]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	707b      	strb	r3, [r7, #1]
    
                    if (newBr > ST25R3916_REG_BIT_RATE_rxrate_424)
 8003c32:	787b      	ldrb	r3, [r7, #1]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <rfalRunListenModeWorker+0x490>
                    {
                        newBr = ST25R3916_REG_BIT_RATE_rxrate_424;
 8003c38:	2302      	movs	r3, #2
 8003c3a:	707b      	strb	r3, [r7, #1]
                    }
    
                    gRFAL.Lm.brDetected = (rfalBitRate)(newBr); /* PRQA S 4342 # MISRA 10.5 - Guaranteed that no invalid enum values may be created. See also equalityGuard_RFAL_BR_106 ff.*/
 8003c3c:	787a      	ldrb	r2, [r7, #1]
 8003c3e:	4b28      	ldr	r3, [pc, #160]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003c40:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                }
                
                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <rfalRunListenModeWorker+0x4aa>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8003c4e:	2001      	movs	r0, #1
 8003c50:	f000 f950 	bl	8003ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8003c54:	e07c      	b.n	8003d50 <rfalRunListenModeWorker+0x5a4>
                else if( ((irqs & ST25R3916_IRQ_MASK_WU_F) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d008      	beq.n	8003c72 <rfalRunListenModeWorker+0x4c6>
 8003c60:	4b1f      	ldr	r3, [pc, #124]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003c62:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8003c66:	2bff      	cmp	r3, #255	@ 0xff
 8003c68:	d003      	beq.n	8003c72 <rfalRunListenModeWorker+0x4c6>
                    rfalListenSetState( RFAL_LM_STATE_READY_F );
 8003c6a:	2005      	movs	r0, #5
 8003c6c:	f000 f942 	bl	8003ef4 <rfalListenSetState>
 8003c70:	e035      	b.n	8003cde <rfalRunListenModeWorker+0x532>
                else if( ((irqs & ST25R3916_IRQ_MASK_RXE) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f003 0310 	and.w	r3, r3, #16
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00f      	beq.n	8003c9c <rfalRunListenModeWorker+0x4f0>
 8003c7c:	4b18      	ldr	r3, [pc, #96]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003c7e:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8003c82:	2bff      	cmp	r3, #255	@ 0xff
 8003c84:	d00a      	beq.n	8003c9c <rfalRunListenModeWorker+0x4f0>
                    *gRFAL.Lm.rxLen = 0;
 8003c86:	4b16      	ldr	r3, [pc, #88]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003c88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	801a      	strh	r2, [r3, #0]
                    st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 8003c8e:	20db      	movs	r0, #219	@ 0xdb
 8003c90:	f001 f81b 	bl	8004cca <st25r3916ExecuteCommand>
                    st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8003c94:	20d1      	movs	r0, #209	@ 0xd1
 8003c96:	f001 f818 	bl	8004cca <st25r3916ExecuteCommand>
 8003c9a:	e020      	b.n	8003cde <rfalRunListenModeWorker+0x532>
                else if( ((irqs & ST25R3916_IRQ_MASK_RXE_PTA) != 0U) && (gRFAL.Lm.brDetected != RFAL_BR_KEEP) )
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d054      	beq.n	8003d50 <rfalRunListenModeWorker+0x5a4>
 8003ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003ca8:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8003cac:	2bff      	cmp	r3, #255	@ 0xff
 8003cae:	d04f      	beq.n	8003d50 <rfalRunListenModeWorker+0x5a4>
                    if( ((gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCA) != 0U) && (gRFAL.Lm.brDetected == RFAL_BR_106) )
 8003cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d049      	beq.n	8003d50 <rfalRunListenModeWorker+0x5a4>
 8003cbc:	4b08      	ldr	r3, [pc, #32]	@ (8003ce0 <rfalRunListenModeWorker+0x534>)
 8003cbe:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d144      	bne.n	8003d50 <rfalRunListenModeWorker+0x5a4>
                        st25r3916ReadRegister( ST25R3916_REG_PASSIVE_TARGET_STATUS, &tmp );
 8003cc6:	1cfb      	adds	r3, r7, #3
 8003cc8:	4619      	mov	r1, r3
 8003cca:	2021      	movs	r0, #33	@ 0x21
 8003ccc:	f000 fed0 	bl	8004a70 <st25r3916ReadRegister>
                        if( tmp > ST25R3916_REG_PASSIVE_TARGET_STATUS_pta_st_halt )
 8003cd0:	78fb      	ldrb	r3, [r7, #3]
 8003cd2:	2b09      	cmp	r3, #9
 8003cd4:	d93c      	bls.n	8003d50 <rfalRunListenModeWorker+0x5a4>
                            rfalListenSetState( RFAL_LM_STATE_READY_Ax );
 8003cd6:	200e      	movs	r0, #14
 8003cd8:	f000 f90c 	bl	8003ef4 <rfalListenSetState>
                break;
 8003cdc:	e038      	b.n	8003d50 <rfalRunListenModeWorker+0x5a4>
 8003cde:	e037      	b.n	8003d50 <rfalRunListenModeWorker+0x5a4>
 8003ce0:	200002f4 	.word	0x200002f4
 8003ce4:	01000800 	.word	0x01000800
 8003ce8:	18000910 	.word	0x18000910
            
            /*******************************************************************************/
            case RFAL_LM_STATE_READY_Ax:
                
                irqs = st25r3916GetInterrupt( (  ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_WU_A_X  ) );
 8003cec:	481d      	ldr	r0, [pc, #116]	@ (8003d64 <rfalRunListenModeWorker+0x5b8>)
 8003cee:	f001 fac7 	bl	8005280 <st25r3916GetInterrupt>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	607b      	str	r3, [r7, #4]
                if( irqs == ST25R3916_IRQ_MASK_NONE )
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d02b      	beq.n	8003d54 <rfalRunListenModeWorker+0x5a8>
                {
                    break;  /* No interrupt to process */
                }
                
                /* If EOF has already been received processing of other events is neglectable */
                if( (irqs & ST25R3916_IRQ_MASK_EOF) != 0U )
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <rfalRunListenModeWorker+0x562>
                {
                    rfalListenSetState( RFAL_LM_STATE_POWER_OFF );
 8003d06:	2001      	movs	r0, #1
 8003d08:	f000 f8f4 	bl	8003ef4 <rfalListenSetState>
                }
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                break;
 8003d0c:	e024      	b.n	8003d58 <rfalRunListenModeWorker+0x5ac>
                else if( (irqs & ST25R3916_IRQ_MASK_WU_A_X) != 0U )
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d01f      	beq.n	8003d58 <rfalRunListenModeWorker+0x5ac>
                    rfalListenSetState( RFAL_LM_STATE_ACTIVE_Ax );
 8003d18:	200f      	movs	r0, #15
 8003d1a:	f000 f8eb 	bl	8003ef4 <rfalListenSetState>
                break;
 8003d1e:	e01b      	b.n	8003d58 <rfalRunListenModeWorker+0x5ac>
            case RFAL_LM_STATE_TARGET_A:
                break;
                
            /*******************************************************************************/
            default:
                return RFAL_ERR_WRONG_STATE;
 8003d20:	2321      	movs	r3, #33	@ 0x21
 8003d22:	e01b      	b.n	8003d5c <rfalRunListenModeWorker+0x5b0>
                break;
 8003d24:	bf00      	nop
 8003d26:	e018      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
              break;  /* No interrupt to process */
 8003d28:	bf00      	nop
 8003d2a:	e016      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8003d2c:	bf00      	nop
 8003d2e:	e014      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                break;  /* No interrupt to process */
 8003d30:	bf00      	nop
 8003d32:	e012      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
            break;
 8003d34:	bf00      	nop
 8003d36:	e010      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8003d38:	bf00      	nop
 8003d3a:	e00e      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8003d3c:	bf00      	nop
 8003d3e:	e00c      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8003d40:	bf00      	nop
 8003d42:	e00a      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8003d44:	bf00      	nop
 8003d46:	e008      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8003d48:	bf00      	nop
 8003d4a:	e006      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8003d4c:	bf00      	nop
 8003d4e:	e004      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8003d50:	bf00      	nop
 8003d52:	e002      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                    break;  /* No interrupt to process */
 8003d54:	bf00      	nop
 8003d56:	e000      	b.n	8003d5a <rfalRunListenModeWorker+0x5ae>
                break;
 8003d58:	bf00      	nop
    }
    return RFAL_ERR_NONE;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd90      	pop	{r4, r7, pc}
 8003d64:	02000800 	.word	0x02000800

08003d68 <rfalListenStop>:


/*******************************************************************************/
ReturnCode rfalListenStop( void )
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
    
    /* Check if RFAL is initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 8003d6c:	4b14      	ldr	r3, [pc, #80]	@ (8003dc0 <rfalListenStop+0x58>)
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <rfalListenStop+0x10>
    {
        return RFAL_ERR_WRONG_STATE;
 8003d74:	2321      	movs	r3, #33	@ 0x21
 8003d76:	e021      	b.n	8003dbc <rfalListenStop+0x54>
    }
    
    gRFAL.Lm.state = RFAL_LM_STATE_NOT_INIT;
 8003d78:	4b11      	ldr	r3, [pc, #68]	@ (8003dc0 <rfalListenStop+0x58>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    
    /*Check if Observation Mode was enabled and disable it on ST25R391x */
    rfalCheckDisableObsMode();
 8003d80:	4b0f      	ldr	r3, [pc, #60]	@ (8003dc0 <rfalListenStop+0x58>)
 8003d82:	799b      	ldrb	r3, [r3, #6]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d003      	beq.n	8003d90 <rfalListenStop+0x28>
 8003d88:	2140      	movs	r1, #64	@ 0x40
 8003d8a:	2001      	movs	r0, #1
 8003d8c:	f000 ffd9 	bl	8004d42 <st25r3916WriteTestRegister>
	
    /* Re-Enable the Oscillator if not running */
    st25r3916OscOn();
 8003d90:	f000 fac6 	bl	8004320 <st25r3916OscOn>
    
    /* Disable Receiver and Transmitter */
    rfalFieldOff();
 8003d94:	f7fe f81e 	bl	8001dd4 <rfalFieldOff>
    
    /* Disable all automatic responses */
    st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a | ST25R3916_REG_PASSIVE_TARGET_d_ac_ap2p) );
 8003d98:	210d      	movs	r1, #13
 8003d9a:	2008      	movs	r0, #8
 8003d9c:	f001 f82d 	bl	8004dfa <st25r3916SetRegisterBits>
    
    /* As there's no Off mode, set default value: ISO14443A with automatic RF Collision Avoidance Off */
    st25r3916WriteRegister( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_om_iso14443a | ST25R3916_REG_MODE_tr_am_ook | ST25R3916_REG_MODE_nfc_ar_off) );
 8003da0:	2108      	movs	r1, #8
 8003da2:	2003      	movs	r0, #3
 8003da4:	f000 fea2 	bl	8004aec <st25r3916WriteRegister>
    
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_RXE_PTA | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_RFU2 | ST25R3916_IRQ_MASK_OSC ) );
 8003da8:	4806      	ldr	r0, [pc, #24]	@ (8003dc4 <rfalListenStop+0x5c>)
 8003daa:	f001 fabf 	bl	800532c <st25r3916DisableInterrupts>
    st25r3916GetInterrupt( ( ST25R3916_IRQ_MASK_RXE_PTA | ST25R3916_IRQ_MASK_WU_F | ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_RFU2 | ST25R3916_IRQ_MASK_TXE ) );
 8003dae:	4806      	ldr	r0, [pc, #24]	@ (8003dc8 <rfalListenStop+0x60>)
 8003db0:	f001 fa66 	bl	8005280 <st25r3916GetInterrupt>
    
    /* Set Analog configurations for Listen Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_LISTEN_OFF) );
 8003db4:	2007      	movs	r0, #7
 8003db6:	f006 fd9d 	bl	800a8f4 <rfalSetAnalogConfig>
    
    return RFAL_ERR_NONE;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	200002f4 	.word	0x200002f4
 8003dc4:	1f000080 	.word	0x1f000080
 8003dc8:	1f000008 	.word	0x1f000008

08003dcc <rfalListenSleepStart>:

/*******************************************************************************/
ReturnCode rfalListenSleepStart( rfalLmState sleepSt, uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *rxLen )
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607b      	str	r3, [r7, #4]
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	73fb      	strb	r3, [r7, #15]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	81bb      	strh	r3, [r7, #12]
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 8003dde:	4b34      	ldr	r3, [pc, #208]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <rfalListenSleepStart+0x1e>
    {
        return RFAL_ERR_WRONG_STATE;
 8003de6:	2321      	movs	r3, #33	@ 0x21
 8003de8:	e05d      	b.n	8003ea6 <rfalListenSleepStart+0xda>
    }
    
    switch(sleepSt)
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
 8003dec:	2b10      	cmp	r3, #16
 8003dee:	d013      	beq.n	8003e18 <rfalListenSleepStart+0x4c>
 8003df0:	2b10      	cmp	r3, #16
 8003df2:	dc20      	bgt.n	8003e36 <rfalListenSleepStart+0x6a>
 8003df4:	2b0c      	cmp	r3, #12
 8003df6:	d002      	beq.n	8003dfe <rfalListenSleepStart+0x32>
 8003df8:	2b0d      	cmp	r3, #13
 8003dfa:	d01a      	beq.n	8003e32 <rfalListenSleepStart+0x66>
 8003dfc:	e01b      	b.n	8003e36 <rfalListenSleepStart+0x6a>
    {
        /*******************************************************************************/
        case RFAL_LM_STATE_SLEEP_A:
            
            /* Enable automatic responses for A */
            st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 8003dfe:	2101      	movs	r1, #1
 8003e00:	2008      	movs	r0, #8
 8003e02:	f000 ffc3 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Reset NFCA target */
            st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SLEEP );
 8003e06:	20ce      	movs	r0, #206	@ 0xce
 8003e08:	f000 ff5f 	bl	8004cca <st25r3916ExecuteCommand>
            
            
            /* Set Target mode, Bit Rate detection and Listen Mode for NFC-A */
            st25r3916ChangeRegisterBits( ST25R3916_REG_MODE                                                                                     ,
 8003e0c:	22c8      	movs	r2, #200	@ 0xc8
 8003e0e:	21fb      	movs	r1, #251	@ 0xfb
 8003e10:	2003      	movs	r0, #3
 8003e12:	f001 f81f 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                     (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask | ST25R3916_REG_MODE_nfc_ar_mask)                       ,
                                     (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_off)  );
            break;
 8003e16:	e010      	b.n	8003e3a <rfalListenSleepStart+0x6e>
            
        /*******************************************************************************/
        case RFAL_LM_STATE_SLEEP_AF:
            
            /* Enable automatic responses for A + F */
            st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r | ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 8003e18:	2105      	movs	r1, #5
 8003e1a:	2008      	movs	r0, #8
 8003e1c:	f000 ffb6 	bl	8004d8c <st25r3916ClrRegisterBits>
            
            /* Reset NFCA target state */
            st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SLEEP );
 8003e20:	20ce      	movs	r0, #206	@ 0xce
 8003e22:	f000 ff52 	bl	8004cca <st25r3916ExecuteCommand>
            
            /* Set Target mode, Bit Rate detection, Listen Mode for NFC-A and NFC-F */
            st25r3916ChangeRegisterBits( ST25R3916_REG_MODE                                                                                                           ,
 8003e26:	22e8      	movs	r2, #232	@ 0xe8
 8003e28:	21fb      	movs	r1, #251	@ 0xfb
 8003e2a:	2003      	movs	r0, #3
 8003e2c:	f001 f812 	bl	8004e54 <st25r3916ChangeRegisterBits>
                                     (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask | ST25R3916_REG_MODE_nfc_ar_mask)                                             ,
                                     (ST25R3916_REG_MODE_targ_targ | ST25R3916_REG_MODE_om3 | ST25R3916_REG_MODE_om2 | ST25R3916_REG_MODE_om0 | ST25R3916_REG_MODE_nfc_ar_off)  );
            break;
 8003e30:	e003      	b.n	8003e3a <rfalListenSleepStart+0x6e>
            
        /*******************************************************************************/
        case RFAL_LM_STATE_SLEEP_B:
            /* REMARK: Support for CE-B would be added here  */
            return RFAL_ERR_NOT_IMPLEMENTED;                    
 8003e32:	230f      	movs	r3, #15
 8003e34:	e037      	b.n	8003ea6 <rfalListenSleepStart+0xda>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_PARAM;
 8003e36:	2307      	movs	r3, #7
 8003e38:	e035      	b.n	8003ea6 <rfalListenSleepStart+0xda>
            
    }
    
    
    /* Ensure that the  NFCIP1 mode is disabled */
    st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, ST25R3916_REG_ISO14443A_NFC_nfc_f0 );
 8003e3a:	2120      	movs	r1, #32
 8003e3c:	2005      	movs	r0, #5
 8003e3e:	f000 ffa5 	bl	8004d8c <st25r3916ClrRegisterBits>
    
    st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8003e42:	20d1      	movs	r0, #209	@ 0xd1
 8003e44:	f000 ff41 	bl	8004cca <st25r3916ExecuteCommand>
    
    
    /* Clear and enable required IRQs */
    st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | 
                                     ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_EOF  | gRFAL.Lm.mdIrqs ) );
 8003e48:	4b19      	ldr	r3, [pc, #100]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
    st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | 
 8003e4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e50:	f443 53c9 	orr.w	r3, r3, #6432	@ 0x1920
 8003e54:	4618      	mov	r0, r3
 8003e56:	f001 fa4f 	bl	80052f8 <st25r3916ClearAndEnableInterrupts>
    
    /* Check whether the field was turn off right after the Sleep request */
    if( !rfalIsExtFieldOn() )
 8003e5a:	f7ff faf5 	bl	8003448 <rfalIsExtFieldOn>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	f083 0301 	eor.w	r3, r3, #1
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <rfalListenSleepStart+0xa6>
    {
        #if 0 /* Debug purposes */
            rfalLogD( "RFAL: curState: %02X newState: %02X \r\n", gRFAL.Lm.state, RFAL_LM_STATE_NOT_INIT );
        #endif
        
        rfalListenStop();
 8003e6a:	f7ff ff7d 	bl	8003d68 <rfalListenStop>
        return RFAL_ERR_LINK_LOSS;
 8003e6e:	2325      	movs	r3, #37	@ 0x25
 8003e70:	e019      	b.n	8003ea6 <rfalListenSleepStart+0xda>
    #if 0 /* Debug purposes */
        rfalLogD( "RFAL: curState: %02X newState: %02X \r\n", gRFAL.Lm.state, sleepSt );
    #endif

    /* Set the new Sleep State*/
    gRFAL.Lm.state    = sleepSt;
 8003e72:	4a0f      	ldr	r2, [pc, #60]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
 8003e76:	f882 305c 	strb.w	r3, [r2, #92]	@ 0x5c
    gRFAL.state       = RFAL_STATE_LM;
 8003e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e7c:	2204      	movs	r2, #4
 8003e7e:	701a      	strb	r2, [r3, #0]
    
    gRFAL.Lm.rxBuf    = rxBuf;
 8003e80:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	6713      	str	r3, [r2, #112]	@ 0x70
    gRFAL.Lm.rxBufLen = rxBufLen;
 8003e86:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e88:	89bb      	ldrh	r3, [r7, #12]
 8003e8a:	f8a2 3074 	strh.w	r3, [r2, #116]	@ 0x74
    gRFAL.Lm.rxLen    = rxLen;
 8003e8e:	4a08      	ldr	r2, [pc, #32]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6793      	str	r3, [r2, #120]	@ 0x78
    *gRFAL.Lm.rxLen   = 0;
 8003e94:	4b06      	ldr	r3, [pc, #24]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e98:	2200      	movs	r2, #0
 8003e9a:	801a      	strh	r2, [r3, #0]
    gRFAL.Lm.dataFlag = false;
 8003e9c:	4b04      	ldr	r3, [pc, #16]	@ (8003eb0 <rfalListenSleepStart+0xe4>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
             
    return RFAL_ERR_NONE;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	200002f4 	.word	0x200002f4

08003eb4 <rfalListenGetState>:

/*******************************************************************************/
rfalLmState rfalListenGetState( bool *dataFlag, rfalBitRate *lastBR )
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
    /* Allow state retrieval even if gRFAL.state != RFAL_STATE_LM so  *
     * that this Lm state can be used by caller after activation      */

    if( lastBR != NULL )
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d004      	beq.n	8003ece <rfalListenGetState+0x1a>
    {
        *lastBR = gRFAL.Lm.brDetected;
 8003ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef0 <rfalListenGetState+0x3c>)
 8003ec6:	f893 206c 	ldrb.w	r2, [r3, #108]	@ 0x6c
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	701a      	strb	r2, [r3, #0]
    }
    
    if( dataFlag != NULL )
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d004      	beq.n	8003ede <rfalListenGetState+0x2a>
    {
        *dataFlag = gRFAL.Lm.dataFlag;
 8003ed4:	4b06      	ldr	r3, [pc, #24]	@ (8003ef0 <rfalListenGetState+0x3c>)
 8003ed6:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	701a      	strb	r2, [r3, #0]
    }
    
    return gRFAL.Lm.state;
 8003ede:	4b04      	ldr	r3, [pc, #16]	@ (8003ef0 <rfalListenGetState+0x3c>)
 8003ee0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	200002f4 	.word	0x200002f4

08003ef4 <rfalListenSetState>:


/*******************************************************************************/
ReturnCode rfalListenSetState( rfalLmState newSt )
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    rfalLmState newState;
    bool        reSetState;

    /* Check if RFAL is initialized */
    if( gRFAL.state < RFAL_STATE_INIT )
 8003efe:	4bba      	ldr	r3, [pc, #744]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <rfalListenSetState+0x16>
    {
        return RFAL_ERR_WRONG_STATE;
 8003f06:	2321      	movs	r3, #33	@ 0x21
 8003f08:	e16a      	b.n	80041e0 <rfalListenSetState+0x2ec>
    }
    
    /* SetState clears the Data flag */
    gRFAL.Lm.dataFlag = false;
 8003f0a:	4bb7      	ldr	r3, [pc, #732]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    newState          = newSt;
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	737b      	strb	r3, [r7, #13]
    ret               = RFAL_ERR_NONE;
 8003f16:	2300      	movs	r3, #0
 8003f18:	81fb      	strh	r3, [r7, #14]

    do{
        reSetState = false;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	733b      	strb	r3, [r7, #12]

        /*******************************************************************************/
        switch( newState )
 8003f1e:	7b7b      	ldrb	r3, [r7, #13]
 8003f20:	3b01      	subs	r3, #1
 8003f22:	2b0f      	cmp	r3, #15
 8003f24:	f200 814e 	bhi.w	80041c4 <rfalListenSetState+0x2d0>
 8003f28:	a201      	add	r2, pc, #4	@ (adr r2, 8003f30 <rfalListenSetState+0x3c>)
 8003f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f2e:	bf00      	nop
 8003f30:	08003f71 	.word	0x08003f71
 8003f34:	08004023 	.word	0x08004023
 8003f38:	08004163 	.word	0x08004163
 8003f3c:	080041c5 	.word	0x080041c5
 8003f40:	080040f3 	.word	0x080040f3
 8003f44:	0800419f 	.word	0x0800419f
 8003f48:	080041c9 	.word	0x080041c9
 8003f4c:	080041c9 	.word	0x080041c9
 8003f50:	08004149 	.word	0x08004149
 8003f54:	080041c9 	.word	0x080041c9
 8003f58:	080041b7 	.word	0x080041b7
 8003f5c:	080041c1 	.word	0x080041c1
 8003f60:	080041c1 	.word	0x080041c1
 8003f64:	08004163 	.word	0x08004163
 8003f68:	0800419f 	.word	0x0800419f
 8003f6c:	080041c1 	.word	0x080041c1
        {
            /*******************************************************************************/
            case RFAL_LM_STATE_POWER_OFF:
                
                /* Enable the receiver and reset logic */
                st25r3916SetRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_rx_en );
 8003f70:	2140      	movs	r1, #64	@ 0x40
 8003f72:	2002      	movs	r0, #2
 8003f74:	f000 ff41 	bl	8004dfa <st25r3916SetRegisterBits>
                st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 8003f78:	20c2      	movs	r0, #194	@ 0xc2
 8003f7a:	f000 fea6 	bl	8004cca <st25r3916ExecuteCommand>
                
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCA) != 0U )
 8003f7e:	4b9a      	ldr	r3, [pc, #616]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d006      	beq.n	8003f98 <rfalListenSetState+0xa4>
                {
                    /* Enable automatic responses for A */
                    st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a );
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	2008      	movs	r0, #8
 8003f8e:	f000 fefd 	bl	8004d8c <st25r3916ClrRegisterBits>
                    
                    /* Prepares the NFCIP-1 Passive target logic to wait in the Sense/Idle state */
                    st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SENSE );
 8003f92:	20cd      	movs	r0, #205	@ 0xcd
 8003f94:	f000 fe99 	bl	8004cca <st25r3916ExecuteCommand>
                }
                
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_NFCF) != 0U )
 8003f98:	4b93      	ldr	r3, [pc, #588]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <rfalListenSetState+0xb8>
                {
                    /* Enable automatic responses for F */
                    st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r) );
 8003fa4:	2104      	movs	r1, #4
 8003fa6:	2008      	movs	r0, #8
 8003fa8:	f000 fef0 	bl	8004d8c <st25r3916ClrRegisterBits>
                }
                
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 8003fac:	4b8e      	ldr	r3, [pc, #568]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <rfalListenSetState+0xd6>
                {
                    /* Ensure automatic response RF Collision Avoidance is back to only after Rx */
                    st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, ST25R3916_REG_MODE_nfc_ar_mask, ST25R3916_REG_MODE_nfc_ar_auto_rx );
 8003fb8:	2201      	movs	r2, #1
 8003fba:	2103      	movs	r1, #3
 8003fbc:	2003      	movs	r0, #3
 8003fbe:	f000 ff49 	bl	8004e54 <st25r3916ChangeRegisterBits>
                    
                    /* Ensure that our field is Off, as automatic response RF Collision Avoidance may have been triggered */
                    st25r3916TxOff();
 8003fc2:	2108      	movs	r1, #8
 8003fc4:	2002      	movs	r0, #2
 8003fc6:	f000 fee1 	bl	8004d8c <st25r3916ClrRegisterBits>
                }
                
                /*******************************************************************************/
                /* Ensure that the  NFCIP1 mode is disabled */
                st25r3916ClrRegisterBits( ST25R3916_REG_ISO14443A_NFC, ST25R3916_REG_ISO14443A_NFC_nfc_f0 );
 8003fca:	2120      	movs	r1, #32
 8003fcc:	2005      	movs	r0, #5
 8003fce:	f000 fedd 	bl	8004d8c <st25r3916ClrRegisterBits>
                
                
                /*******************************************************************************/
                /* Clear and enable required IRQs */
                st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_ALL );
 8003fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd6:	f001 f9a9 	bl	800532c <st25r3916DisableInterrupts>
                
                st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_OSC |
                                                    ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_EON | ST25R3916_IRQ_MASK_EOF  | gRFAL.Lm.mdIrqs ) );
 8003fda:	4b83      	ldr	r3, [pc, #524]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003fdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                st25r3916ClearAndEnableInterrupts( (ST25R3916_IRQ_MASK_NFCT | ST25R3916_IRQ_MASK_RXS | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR1 | ST25R3916_IRQ_MASK_OSC |
 8003fde:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fe2:	f443 53cd 	orr.w	r3, r3, #6560	@ 0x19a0
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f001 f986 	bl	80052f8 <st25r3916ClearAndEnableInterrupts>
                
                /*******************************************************************************/
                /* Clear the bitRate previously detected */
                gRFAL.Lm.brDetected = RFAL_BR_KEEP;
 8003fec:	4b7e      	ldr	r3, [pc, #504]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003fee:	22ff      	movs	r2, #255	@ 0xff
 8003ff0:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                
                
                /*******************************************************************************/
                /* Apply the initial mode */
                st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, (ST25R3916_REG_MODE_targ | ST25R3916_REG_MODE_om_mask | ST25R3916_REG_MODE_nfc_ar_mask), (uint8_t)gRFAL.Lm.mdReg );
 8003ff4:	4b7c      	ldr	r3, [pc, #496]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8003ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	21fb      	movs	r1, #251	@ 0xfb
 8003ffe:	2003      	movs	r0, #3
 8004000:	f000 ff28 	bl	8004e54 <st25r3916ChangeRegisterBits>
                
                /*******************************************************************************/
                /* Check if external Field is already On */
                if( rfalIsExtFieldOn() )
 8004004:	f7ff fa20 	bl	8003448 <rfalIsExtFieldOn>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d004      	beq.n	8004018 <rfalListenSetState+0x124>
                {
                    reSetState = true;
 800400e:	2301      	movs	r3, #1
 8004010:	733b      	strb	r3, [r7, #12]
                    newState   = RFAL_LM_STATE_IDLE;                         /* Set IDLE state */
 8004012:	2302      	movs	r3, #2
 8004014:	737b      	strb	r3, [r7, #13]
                else
                {
                    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_tx_en | ST25R3916_REG_OP_CONTROL_rx_en | ST25R3916_REG_OP_CONTROL_en) );
                }
            #endif
                break;
 8004016:	e0da      	b.n	80041ce <rfalListenSetState+0x2da>
                    st25r3916ClrRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_tx_en | ST25R3916_REG_OP_CONTROL_rx_en | ST25R3916_REG_OP_CONTROL_en) );
 8004018:	21c8      	movs	r1, #200	@ 0xc8
 800401a:	2002      	movs	r0, #2
 800401c:	f000 feb6 	bl	8004d8c <st25r3916ClrRegisterBits>
                break;
 8004020:	e0d5      	b.n	80041ce <rfalListenSetState+0x2da>
            /*******************************************************************************/
            case RFAL_LM_STATE_IDLE:
            
                /*******************************************************************************/
                /* Check if device is coming from Low Power bit rate detection */
                if( !st25r3916CheckReg( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en, ST25R3916_REG_OP_CONTROL_en )  )
 8004022:	2280      	movs	r2, #128	@ 0x80
 8004024:	2180      	movs	r1, #128	@ 0x80
 8004026:	2002      	movs	r0, #2
 8004028:	f000 ff98 	bl	8004f5c <st25r3916CheckReg>
 800402c:	4603      	mov	r3, r0
 800402e:	f083 0301 	eor.w	r3, r3, #1
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d018      	beq.n	800406a <rfalListenSetState+0x176>
                {
                    /* Exit Low Power mode and confirm the temporarily enable */
                    st25r3916SetRegisterBits( ST25R3916_REG_OP_CONTROL, (ST25R3916_REG_OP_CONTROL_en | ST25R3916_REG_OP_CONTROL_rx_en) );
 8004038:	21c0      	movs	r1, #192	@ 0xc0
 800403a:	2002      	movs	r0, #2
 800403c:	f000 fedd 	bl	8004dfa <st25r3916SetRegisterBits>
                
                    if( !st25r3916CheckReg( ST25R3916_REG_AUX_DISPLAY, ST25R3916_REG_AUX_DISPLAY_osc_ok, ST25R3916_REG_AUX_DISPLAY_osc_ok )  )
 8004040:	2210      	movs	r2, #16
 8004042:	2110      	movs	r1, #16
 8004044:	2031      	movs	r0, #49	@ 0x31
 8004046:	f000 ff89 	bl	8004f5c <st25r3916CheckReg>
 800404a:	4603      	mov	r3, r0
 800404c:	f083 0301 	eor.w	r3, r3, #1
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00c      	beq.n	8004070 <rfalListenSetState+0x17c>
                    {
                        /* Wait for Oscilator ready */
                        if( st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_OSC, ST25R3916_TOUT_OSC_STABLE ) == 0U )
 8004056:	210a      	movs	r1, #10
 8004058:	2080      	movs	r0, #128	@ 0x80
 800405a:	f001 f8bd 	bl	80051d8 <st25r3916WaitForInterruptsTimed>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d105      	bne.n	8004070 <rfalListenSetState+0x17c>
                        {
                            ret = RFAL_ERR_IO;
 8004064:	2303      	movs	r3, #3
 8004066:	81fb      	strh	r3, [r7, #14]
                            break;
 8004068:	e0b1      	b.n	80041ce <rfalListenSetState+0x2da>
                        }
                    }
                }
                else
                {
                    st25r3916GetInterrupt(ST25R3916_IRQ_MASK_OSC);
 800406a:	2080      	movs	r0, #128	@ 0x80
 800406c:	f001 f908 	bl	8005280 <st25r3916GetInterrupt>
                 *      Avoidance keeping our field On; upon a Protocol error upper layer sets 
                 *      again the state to IDLE to clear dataFlag and wait for next data.
                 *      
                 * Ensure that when upper layer calls SetState(IDLE), it restores initial 
                 * configuration and that check whether an external Field is still present     */
                if( (gRFAL.Lm.mdMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )
 8004070:	4b5d      	ldr	r3, [pc, #372]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004074:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d01a      	beq.n	80040b2 <rfalListenSetState+0x1be>
                {
                    /* Ensure nfc_ar is reseted and back to only after Rx */
                    st25r3916ExecuteCommand( ST25R3916_CMD_STOP );
 800407c:	20c2      	movs	r0, #194	@ 0xc2
 800407e:	f000 fe24 	bl	8004cca <st25r3916ExecuteCommand>
                    st25r3916ChangeRegisterBits( ST25R3916_REG_MODE, ST25R3916_REG_MODE_nfc_ar_mask, ST25R3916_REG_MODE_nfc_ar_auto_rx );
 8004082:	2201      	movs	r2, #1
 8004084:	2103      	movs	r1, #3
 8004086:	2003      	movs	r0, #3
 8004088:	f000 fee4 	bl	8004e54 <st25r3916ChangeRegisterBits>
                    
                    /* Ensure that our field is Off, as automatic response RF Collision Avoidance may have been triggered */
                    st25r3916TxOff();
 800408c:	2108      	movs	r1, #8
 800408e:	2002      	movs	r0, #2
 8004090:	f000 fe7c 	bl	8004d8c <st25r3916ClrRegisterBits>
                    
                    /* If external Field is no longer detected go back to POWER_OFF */
                    if( !st25r3916IsExtFieldOn() )
 8004094:	2240      	movs	r2, #64	@ 0x40
 8004096:	2140      	movs	r1, #64	@ 0x40
 8004098:	2031      	movs	r0, #49	@ 0x31
 800409a:	f000 ff5f 	bl	8004f5c <st25r3916CheckReg>
 800409e:	4603      	mov	r3, r0
 80040a0:	f083 0301 	eor.w	r3, r3, #1
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <rfalListenSetState+0x1be>
                    {
                        reSetState = true;
 80040aa:	2301      	movs	r3, #1
 80040ac:	733b      	strb	r3, [r7, #12]
                        newState   = RFAL_LM_STATE_POWER_OFF;                    /* Set POWER_OFF state */
 80040ae:	2301      	movs	r3, #1
 80040b0:	737b      	strb	r3, [r7, #13]
                    }
                }
                /*******************************************************************************/
                
                /* If we are in ACTIVE_A, reEnable Listen for A before going to IDLE, otherwise do nothing */
                if( gRFAL.Lm.state == RFAL_LM_STATE_ACTIVE_A )
 80040b2:	4b4d      	ldr	r3, [pc, #308]	@ (80041e8 <rfalListenSetState+0x2f4>)
 80040b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040b8:	2b06      	cmp	r3, #6
 80040ba:	d106      	bne.n	80040ca <rfalListenSetState+0x1d6>
                {
                    /* Enable automatic responses for A and Reset NFCA target state */
                    st25r3916ClrRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 80040bc:	2101      	movs	r1, #1
 80040be:	2008      	movs	r0, #8
 80040c0:	f000 fe64 	bl	8004d8c <st25r3916ClrRegisterBits>
                    st25r3916ExecuteCommand( ST25R3916_CMD_GOTO_SENSE );
 80040c4:	20cd      	movs	r0, #205	@ 0xcd
 80040c6:	f000 fe00 	bl	8004cca <st25r3916ExecuteCommand>
                }
                
                /* ReEnable the receiver */
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 80040ca:	20db      	movs	r0, #219	@ 0xdb
 80040cc:	f000 fdfd 	bl	8004cca <st25r3916ExecuteCommand>
                st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 80040d0:	20d1      	movs	r0, #209	@ 0xd1
 80040d2:	f000 fdfa 	bl	8004cca <st25r3916ExecuteCommand>
    			
                /*******************************************************************************/
                /*Check if Observation Mode is enabled and set it on ST25R391x */
                rfalCheckEnableObsModeRx();
 80040d6:	4b44      	ldr	r3, [pc, #272]	@ (80041e8 <rfalListenSetState+0x2f4>)
 80040d8:	799b      	ldrb	r3, [r3, #6]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d076      	beq.n	80041cc <rfalListenSetState+0x2d8>
 80040de:	4b42      	ldr	r3, [pc, #264]	@ (80041e8 <rfalListenSetState+0x2f4>)
 80040e0:	799b      	ldrb	r3, [r3, #6]
 80040e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	4619      	mov	r1, r3
 80040ea:	2001      	movs	r0, #1
 80040ec:	f000 fe29 	bl	8004d42 <st25r3916WriteTestRegister>
                break;
 80040f0:	e06c      	b.n	80041cc <rfalListenSetState+0x2d8>
                /* If we're coming from BitRate detection mode, the Bit Rate Definition reg 
                 * still has the last bit rate used.
                 * If a frame is received between setting the mode to Listen NFCA and 
                 * setting Bit Rate Definition reg, it will raise a framing error.
                 * Set the bitrate immediately, and then the normal SetMode procedure          */
                st25r3916SetBitrate( (uint8_t)gRFAL.Lm.brDetected, (uint8_t)gRFAL.Lm.brDetected );
 80040f2:	4b3d      	ldr	r3, [pc, #244]	@ (80041e8 <rfalListenSetState+0x2f4>)
 80040f4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80040f8:	4a3b      	ldr	r2, [pc, #236]	@ (80041e8 <rfalListenSetState+0x2f4>)
 80040fa:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 80040fe:	4611      	mov	r1, r2
 8004100:	4618      	mov	r0, r3
 8004102:	f000 f9f2 	bl	80044ea <st25r3916SetBitrate>
                /*******************************************************************************/
                
                /* Disable automatic responses for NFC-A */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 8004106:	2101      	movs	r1, #1
 8004108:	2008      	movs	r0, #8
 800410a:	f000 fe76 	bl	8004dfa <st25r3916SetRegisterBits>
                
                /* Set Mode NFC-F only */
                ret = rfalSetMode( RFAL_MODE_LISTEN_NFCF, gRFAL.Lm.brDetected, gRFAL.Lm.brDetected );
 800410e:	4b36      	ldr	r3, [pc, #216]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004110:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004114:	4a34      	ldr	r2, [pc, #208]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004116:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 800411a:	4619      	mov	r1, r3
 800411c:	200c      	movs	r0, #12
 800411e:	f7fd f935 	bl	800138c <rfalSetMode>
 8004122:	4603      	mov	r3, r0
 8004124:	81fb      	strh	r3, [r7, #14]
                gRFAL.state = RFAL_STATE_LM;                    /* Keep in Listen Mode */
 8004126:	4b30      	ldr	r3, [pc, #192]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004128:	2204      	movs	r2, #4
 800412a:	701a      	strb	r2, [r3, #0]
                
                /* ReEnable the receiver */
                st25r3916ExecuteCommand( ST25R3916_CMD_CLEAR_FIFO );
 800412c:	20db      	movs	r0, #219	@ 0xdb
 800412e:	f000 fdcc 	bl	8004cca <st25r3916ExecuteCommand>
                st25r3916ExecuteCommand( ST25R3916_CMD_UNMASK_RECEIVE_DATA );
 8004132:	20d1      	movs	r0, #209	@ 0xd1
 8004134:	f000 fdc9 	bl	8004cca <st25r3916ExecuteCommand>
                
                /* Clear any previous transmission errors (if Reader polled for other/unsupported technologies) */
                st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 8004138:	f44f 0070 	mov.w	r0, #15728640	@ 0xf00000
 800413c:	f001 f8a0 	bl	8005280 <st25r3916GetInterrupt>
                
                st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_RXE );     /* Start looking for any incoming data */
 8004140:	2010      	movs	r0, #16
 8004142:	f001 f8e7 	bl	8005314 <st25r3916EnableInterrupts>
                break;
 8004146:	e042      	b.n	80041ce <rfalListenSetState+0x2da>
                
            /*******************************************************************************/
            case RFAL_LM_STATE_CARDEMU_3:
                
                /* Set Listen NFCF mode  */
                ret = rfalSetMode( RFAL_MODE_LISTEN_NFCF, gRFAL.Lm.brDetected, gRFAL.Lm.brDetected );
 8004148:	4b27      	ldr	r3, [pc, #156]	@ (80041e8 <rfalListenSetState+0x2f4>)
 800414a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800414e:	4a26      	ldr	r2, [pc, #152]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004150:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 8004154:	4619      	mov	r1, r3
 8004156:	200c      	movs	r0, #12
 8004158:	f7fd f918 	bl	800138c <rfalSetMode>
 800415c:	4603      	mov	r3, r0
 800415e:	81fb      	strh	r3, [r7, #14]
                break;
 8004160:	e035      	b.n	80041ce <rfalListenSetState+0x2da>
                /* If we're coming from BitRate detection mode, the Bit Rate Definition reg 
                 * still has the last bit rate used.
                 * If a frame is received between setting the mode to Listen NFCA and 
                 * setting Bit Rate Definition reg, it will raise a framing error.
                 * Set the bitrate immediately, and then the normal SetMode procedure          */
                st25r3916SetBitrate( (uint8_t)gRFAL.Lm.brDetected, (uint8_t)gRFAL.Lm.brDetected );
 8004162:	4b21      	ldr	r3, [pc, #132]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004164:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004168:	4a1f      	ldr	r2, [pc, #124]	@ (80041e8 <rfalListenSetState+0x2f4>)
 800416a:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 800416e:	4611      	mov	r1, r2
 8004170:	4618      	mov	r0, r3
 8004172:	f000 f9ba 	bl	80044ea <st25r3916SetBitrate>
                /*******************************************************************************/
                
                /* Disable automatic responses for NFC-F */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r) );
 8004176:	2104      	movs	r1, #4
 8004178:	2008      	movs	r0, #8
 800417a:	f000 fe3e 	bl	8004dfa <st25r3916SetRegisterBits>
                
                /* Set Mode NFC-A only */
                ret = rfalSetMode( RFAL_MODE_LISTEN_NFCA, gRFAL.Lm.brDetected, gRFAL.Lm.brDetected );
 800417e:	4b1a      	ldr	r3, [pc, #104]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004180:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8004184:	4a18      	ldr	r2, [pc, #96]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004186:	f892 206c 	ldrb.w	r2, [r2, #108]	@ 0x6c
 800418a:	4619      	mov	r1, r3
 800418c:	200a      	movs	r0, #10
 800418e:	f7fd f8fd 	bl	800138c <rfalSetMode>
 8004192:	4603      	mov	r3, r0
 8004194:	81fb      	strh	r3, [r7, #14]
                
                gRFAL.state = RFAL_STATE_LM;                    /* Keep in Listen Mode */
 8004196:	4b14      	ldr	r3, [pc, #80]	@ (80041e8 <rfalListenSetState+0x2f4>)
 8004198:	2204      	movs	r2, #4
 800419a:	701a      	strb	r2, [r3, #0]
                break;
 800419c:	e017      	b.n	80041ce <rfalListenSetState+0x2da>
            /*******************************************************************************/
            case RFAL_LM_STATE_ACTIVE_Ax:
            case RFAL_LM_STATE_ACTIVE_A:
                
                /* Disable automatic responses for A */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_106_ac_a) );
 800419e:	2101      	movs	r1, #1
 80041a0:	2008      	movs	r0, #8
 80041a2:	f000 fe2a 	bl	8004dfa <st25r3916SetRegisterBits>
                
                /* Clear any previous transmission errors (if Reader polled for other/unsupported technologies) */
                st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_PAR | ST25R3916_IRQ_MASK_CRC | ST25R3916_IRQ_MASK_ERR2 | ST25R3916_IRQ_MASK_ERR1) );
 80041a6:	f44f 0070 	mov.w	r0, #15728640	@ 0xf00000
 80041aa:	f001 f869 	bl	8005280 <st25r3916GetInterrupt>
                
                st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_RXE );    /* Start looking for any incoming data */
 80041ae:	2010      	movs	r0, #16
 80041b0:	f001 f8b0 	bl	8005314 <st25r3916EnableInterrupts>
                break;
 80041b4:	e00b      	b.n	80041ce <rfalListenSetState+0x2da>
                
            case RFAL_LM_STATE_TARGET_F:
                /* Disable Automatic response SENSF_REQ */
                st25r3916SetRegisterBits( ST25R3916_REG_PASSIVE_TARGET, (ST25R3916_REG_PASSIVE_TARGET_d_212_424_1r) );
 80041b6:	2104      	movs	r1, #4
 80041b8:	2008      	movs	r0, #8
 80041ba:	f000 fe1e 	bl	8004dfa <st25r3916SetRegisterBits>
                break;
 80041be:	e006      	b.n	80041ce <rfalListenSetState+0x2da>
            /*******************************************************************************/    
            case RFAL_LM_STATE_SLEEP_A:
            case RFAL_LM_STATE_SLEEP_B:
            case RFAL_LM_STATE_SLEEP_AF:
                /* These sleep states have to be set by the rfalListenSleepStart() method */
                return RFAL_ERR_REQUEST;
 80041c0:	2305      	movs	r3, #5
 80041c2:	e00d      	b.n	80041e0 <rfalListenSetState+0x2ec>
                /* States not handled by the LM, just keep state context */
                break;
                
            /*******************************************************************************/
            default:
                return RFAL_ERR_WRONG_STATE;
 80041c4:	2321      	movs	r3, #33	@ 0x21
 80041c6:	e00b      	b.n	80041e0 <rfalListenSetState+0x2ec>
                break;
 80041c8:	bf00      	nop
 80041ca:	e000      	b.n	80041ce <rfalListenSetState+0x2da>
                break;
 80041cc:	bf00      	nop
        }
    }
    while( reSetState );
 80041ce:	7b3b      	ldrb	r3, [r7, #12]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f47f aea2 	bne.w	8003f1a <rfalListenSetState+0x26>
    
    gRFAL.Lm.state = newState;
 80041d6:	4a04      	ldr	r2, [pc, #16]	@ (80041e8 <rfalListenSetState+0x2f4>)
 80041d8:	7b7b      	ldrb	r3, [r7, #13]
 80041da:	f882 305c 	strb.w	r3, [r2, #92]	@ 0x5c
    
    return ret;
 80041de:	89fb      	ldrh	r3, [r7, #14]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	200002f4 	.word	0x200002f4

080041ec <rfalChipChangeRegBits>:
}


/*******************************************************************************/
ReturnCode rfalChipChangeRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	4603      	mov	r3, r0
 80041f4:	80fb      	strh	r3, [r7, #6]
 80041f6:	460b      	mov	r3, r1
 80041f8:	717b      	strb	r3, [r7, #5]
 80041fa:	4613      	mov	r3, r2
 80041fc:	713b      	strb	r3, [r7, #4]
    if( !st25r3916IsRegValid( (uint8_t)reg) )
 80041fe:	88fb      	ldrh	r3, [r7, #6]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	4618      	mov	r0, r3
 8004204:	f000 feca 	bl	8004f9c <st25r3916IsRegValid>
 8004208:	4603      	mov	r3, r0
 800420a:	f083 0301 	eor.w	r3, r3, #1
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <rfalChipChangeRegBits+0x2c>
    {
        return RFAL_ERR_PARAM;
 8004214:	2307      	movs	r3, #7
 8004216:	e007      	b.n	8004228 <rfalChipChangeRegBits+0x3c>
    }
    
    return st25r3916ChangeRegisterBits( (uint8_t)reg, valueMask, value );
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	793a      	ldrb	r2, [r7, #4]
 800421e:	7979      	ldrb	r1, [r7, #5]
 8004220:	4618      	mov	r0, r3
 8004222:	f000 fe17 	bl	8004e54 <st25r3916ChangeRegisterBits>
 8004226:	4603      	mov	r3, r0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <rfalChipChangeTestRegBits>:


/*******************************************************************************/
ReturnCode rfalChipChangeTestRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	4603      	mov	r3, r0
 8004238:	80fb      	strh	r3, [r7, #6]
 800423a:	460b      	mov	r3, r1
 800423c:	717b      	strb	r3, [r7, #5]
 800423e:	4613      	mov	r3, r2
 8004240:	713b      	strb	r3, [r7, #4]
    st25r3916ChangeTestRegisterBits( (uint8_t)reg, valueMask, value );
 8004242:	88fb      	ldrh	r3, [r7, #6]
 8004244:	b2db      	uxtb	r3, r3
 8004246:	793a      	ldrb	r2, [r7, #4]
 8004248:	7979      	ldrb	r1, [r7, #5]
 800424a:	4618      	mov	r0, r3
 800424c:	f000 fe4e 	bl	8004eec <st25r3916ChangeTestRegisterBits>
    return RFAL_ERR_NONE;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <st25r3916Initialize>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

ReturnCode st25r3916Initialize( void )
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
    uint16_t vdd_mV;
    ReturnCode ret;
    
#ifndef RFAL_USE_I2C
    /* Ensure a defined chip select state */
    platformSpiDeselect();
 8004262:	2201      	movs	r2, #1
 8004264:	2140      	movs	r1, #64	@ 0x40
 8004266:	482b      	ldr	r0, [pc, #172]	@ (8004314 <st25r3916Initialize+0xb8>)
 8004268:	f002 fd8a 	bl	8006d80 <HAL_GPIO_WritePin>
#endif /* RFAL_USE_I2C */

    /* Set default state on the ST25R3916 */
    st25r3916ExecuteCommand( ST25R3916_CMD_SET_DEFAULT );
 800426c:	20c1      	movs	r0, #193	@ 0xc1
 800426e:	f000 fd2c 	bl	8004cca <st25r3916ExecuteCommand>

#ifndef RFAL_USE_I2C
    /* Increase MISO driving level as SPI can go up to 10MHz */
    st25r3916WriteRegister(ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_io_drv_lvl);
 8004272:	2104      	movs	r1, #4
 8004274:	2001      	movs	r0, #1
 8004276:	f000 fc39 	bl	8004aec <st25r3916WriteRegister>
#endif /* RFAL_USE_I2C */

    if( !st25r3916CheckChipID( NULL ) )
 800427a:	2000      	movs	r0, #0
 800427c:	f000 fa9c 	bl	80047b8 <st25r3916CheckChipID>
 8004280:	4603      	mov	r3, r0
 8004282:	f083 0301 	eor.w	r3, r3, #1
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d005      	beq.n	8004298 <st25r3916Initialize+0x3c>
    {
        platformErrorHandle();
 800428c:	2177      	movs	r1, #119	@ 0x77
 800428e:	4822      	ldr	r0, [pc, #136]	@ (8004318 <st25r3916Initialize+0xbc>)
 8004290:	f00d f848 	bl	8011324 <_Error_Handler>
        return RFAL_ERR_HW_MISMATCH;
 8004294:	2324      	movs	r3, #36	@ 0x24
 8004296:	e039      	b.n	800430c <st25r3916Initialize+0xb0>
    }

    st25r3916InitInterrupts();
 8004298:	f000 fed4 	bl	8005044 <st25r3916InitInterrupts>
    st25r3916ledInit();
 800429c:	f001 f886 	bl	80053ac <st25r3916ledInit>
    

    gST25R3916NRT_64fcs = 0;
 80042a0:	4b1e      	ldr	r3, [pc, #120]	@ (800431c <st25r3916Initialize+0xc0>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	601a      	str	r2, [r3, #0]

#ifndef RFAL_USE_I2C
    /* Enable pull downs on MISO line */
    st25r3916SetRegisterBits(ST25R3916_REG_IO_CONF2, ( ST25R3916_REG_IO_CONF2_miso_pd1 | ST25R3916_REG_IO_CONF2_miso_pd2 ) );
 80042a6:	2118      	movs	r1, #24
 80042a8:	2001      	movs	r0, #1
 80042aa:	f000 fda6 	bl	8004dfa <st25r3916SetRegisterBits>
    st25r3916WriteRegister( ST25R3916_REG_WUP_TIMER_CONTROL, 0U );
    /*******************************************************************************/
#endif /* ST25R_SELFTEST */

    /* Enable Oscillator and wait until it gets stable */
    ret = st25r3916OscOn();
 80042ae:	f000 f837 	bl	8004320 <st25r3916OscOn>
 80042b2:	4603      	mov	r3, r0
 80042b4:	80fb      	strh	r3, [r7, #6]
    if( ret != RFAL_ERR_NONE )
 80042b6:	88fb      	ldrh	r3, [r7, #6]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <st25r3916Initialize+0x6c>
    {
        platformErrorHandle();
 80042bc:	21b3      	movs	r1, #179	@ 0xb3
 80042be:	4816      	ldr	r0, [pc, #88]	@ (8004318 <st25r3916Initialize+0xbc>)
 80042c0:	f00d f830 	bl	8011324 <_Error_Handler>
        return ret;
 80042c4:	88fb      	ldrh	r3, [r7, #6]
 80042c6:	e021      	b.n	800430c <st25r3916Initialize+0xb0>
    }


#ifdef ST25R3916B
    /* Trigger RC calibration */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_RC_CAL,  ST25R3916_REG_AWS_RC_CAL, ST25R3916_TOUT_CALIBRATE_AWS_RC, NULL );
 80042c8:	2300      	movs	r3, #0
 80042ca:	220a      	movs	r2, #10
 80042cc:	2179      	movs	r1, #121	@ 0x79
 80042ce:	20ea      	movs	r0, #234	@ 0xea
 80042d0:	f000 f854 	bl	800437c <st25r3916ExecuteCommandAndGetResult>
#endif /* ST25R3916B */


    /* Measure VDD and set sup3V bit according to Power supplied  */
    vdd_mV = st25r3916MeasureVoltage( ST25R3916_REG_REGULATOR_CONTROL_mpsv_vdd );
 80042d4:	2000      	movs	r0, #0
 80042d6:	f000 f897 	bl	8004408 <st25r3916MeasureVoltage>
 80042da:	4603      	mov	r3, r0
 80042dc:	80bb      	strh	r3, [r7, #4]
    st25r3916ChangeRegisterBits( ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_sup3V, ((vdd_mV < ST25R3916_SUPPLY_THRESHOLD) ? ST25R3916_REG_IO_CONF2_sup3V_3V : ST25R3916_REG_IO_CONF2_sup3V_5V) );
 80042de:	88bb      	ldrh	r3, [r7, #4]
 80042e0:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80042e4:	d201      	bcs.n	80042ea <st25r3916Initialize+0x8e>
 80042e6:	2380      	movs	r3, #128	@ 0x80
 80042e8:	e000      	b.n	80042ec <st25r3916Initialize+0x90>
 80042ea:	2300      	movs	r3, #0
 80042ec:	461a      	mov	r2, r3
 80042ee:	2180      	movs	r1, #128	@ 0x80
 80042f0:	2001      	movs	r0, #1
 80042f2:	f000 fdaf 	bl	8004e54 <st25r3916ChangeRegisterBits>

    /* Make sure Transmitter and Receiver are disabled */
    st25r3916TxRxOff();
 80042f6:	2148      	movs	r1, #72	@ 0x48
 80042f8:	2002      	movs	r0, #2
 80042fa:	f000 fd47 	bl	8004d8c <st25r3916ClrRegisterBits>
    /*******************************************************************************/
#endif /* ST25R_SELFTEST_TIMER */

    
    /* After reset all interrupts are enabled, so disable them at first */
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_ALL );
 80042fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004302:	f001 f813 	bl	800532c <st25r3916DisableInterrupts>

    /* And clear them, just to be sure */
    st25r3916ClearInterrupts();
 8004306:	f001 f81d 	bl	8005344 <st25r3916ClearInterrupts>

    return RFAL_ERR_NONE;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	48000400 	.word	0x48000400
 8004318:	08011d1c 	.word	0x08011d1c
 800431c:	200005a0 	.word	0x200005a0

08004320 <st25r3916OscOn>:
}


/*******************************************************************************/
ReturnCode st25r3916OscOn( void )
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
    /* Check if oscillator is already turned on and stable                                                */
    /* Use ST25R3916_REG_OP_CONTROL_en instead of ST25R3916_REG_AUX_DISPLAY_osc_ok to be on the safe side */
    if( !st25r3916CheckReg( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en, ST25R3916_REG_OP_CONTROL_en ) )
 8004324:	2280      	movs	r2, #128	@ 0x80
 8004326:	2180      	movs	r1, #128	@ 0x80
 8004328:	2002      	movs	r0, #2
 800432a:	f000 fe17 	bl	8004f5c <st25r3916CheckReg>
 800432e:	4603      	mov	r3, r0
 8004330:	f083 0301 	eor.w	r3, r3, #1
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d010      	beq.n	800435c <st25r3916OscOn+0x3c>
    {
        /* Clear any eventual previous oscillator frequency stable IRQ and enable it */
        st25r3916ClearAndEnableInterrupts( ST25R3916_IRQ_MASK_OSC );
 800433a:	2080      	movs	r0, #128	@ 0x80
 800433c:	f000 ffdc 	bl	80052f8 <st25r3916ClearAndEnableInterrupts>
        
        /* Clear any oscillator IRQ that was potentially pending on ST25R */
        st25r3916GetInterrupt( ST25R3916_IRQ_MASK_OSC );
 8004340:	2080      	movs	r0, #128	@ 0x80
 8004342:	f000 ff9d 	bl	8005280 <st25r3916GetInterrupt>

        /* Enable oscillator and regulator output */
        st25r3916SetRegisterBits( ST25R3916_REG_OP_CONTROL, ST25R3916_REG_OP_CONTROL_en );
 8004346:	2180      	movs	r1, #128	@ 0x80
 8004348:	2002      	movs	r0, #2
 800434a:	f000 fd56 	bl	8004dfa <st25r3916SetRegisterBits>

        /* Wait for the oscillator interrupt */
        st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_OSC, ST25R3916_TOUT_OSC_STABLE );
 800434e:	210a      	movs	r1, #10
 8004350:	2080      	movs	r0, #128	@ 0x80
 8004352:	f000 ff41 	bl	80051d8 <st25r3916WaitForInterruptsTimed>
        st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_OSC );
 8004356:	2080      	movs	r0, #128	@ 0x80
 8004358:	f000 ffe8 	bl	800532c <st25r3916DisableInterrupts>
    }
    
    if( !st25r3916CheckReg( ST25R3916_REG_AUX_DISPLAY, ST25R3916_REG_AUX_DISPLAY_osc_ok, ST25R3916_REG_AUX_DISPLAY_osc_ok ) )
 800435c:	2210      	movs	r2, #16
 800435e:	2110      	movs	r1, #16
 8004360:	2031      	movs	r0, #49	@ 0x31
 8004362:	f000 fdfb 	bl	8004f5c <st25r3916CheckReg>
 8004366:	4603      	mov	r3, r0
 8004368:	f083 0301 	eor.w	r3, r3, #1
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <st25r3916OscOn+0x56>
    {
        return RFAL_ERR_SYSTEM;
 8004372:	2308      	movs	r3, #8
 8004374:	e000      	b.n	8004378 <st25r3916OscOn+0x58>
    }
    
    return RFAL_ERR_NONE;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	bd80      	pop	{r7, pc}

0800437c <st25r3916ExecuteCommandAndGetResult>:

/*******************************************************************************/
ReturnCode st25r3916ExecuteCommandAndGetResult( uint8_t cmd, uint8_t resReg, uint8_t tOut, uint8_t* result )
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	603b      	str	r3, [r7, #0]
 8004384:	4603      	mov	r3, r0
 8004386:	71fb      	strb	r3, [r7, #7]
 8004388:	460b      	mov	r3, r1
 800438a:	71bb      	strb	r3, [r7, #6]
 800438c:	4613      	mov	r3, r2
 800438e:	717b      	strb	r3, [r7, #5]
    /* Clear and enable Direct Command interrupt */
    st25r3916GetInterrupt( ST25R3916_IRQ_MASK_DCT );
 8004390:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004394:	f000 ff74 	bl	8005280 <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( ST25R3916_IRQ_MASK_DCT );
 8004398:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800439c:	f000 ffba 	bl	8005314 <st25r3916EnableInterrupts>

    st25r3916ExecuteCommand( cmd );
 80043a0:	79fb      	ldrb	r3, [r7, #7]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 fc91 	bl	8004cca <st25r3916ExecuteCommand>

    st25r3916WaitForInterruptsTimed( ST25R3916_IRQ_MASK_DCT, tOut );
 80043a8:	797b      	ldrb	r3, [r7, #5]
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	4619      	mov	r1, r3
 80043ae:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80043b2:	f000 ff11 	bl	80051d8 <st25r3916WaitForInterruptsTimed>
    st25r3916DisableInterrupts( ST25R3916_IRQ_MASK_DCT );
 80043b6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80043ba:	f000 ffb7 	bl	800532c <st25r3916DisableInterrupts>

    /* After execution read out the result if the pointer is not NULL */
    if( result != NULL )
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d004      	beq.n	80043ce <st25r3916ExecuteCommandAndGetResult+0x52>
    {
        st25r3916ReadRegister( resReg, result);
 80043c4:	79bb      	ldrb	r3, [r7, #6]
 80043c6:	6839      	ldr	r1, [r7, #0]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fb51 	bl	8004a70 <st25r3916ReadRegister>
    }

    return RFAL_ERR_NONE;
 80043ce:	2300      	movs	r3, #0

}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <st25r3916MeasurePowerSupply>:


/*******************************************************************************/
uint8_t st25r3916MeasurePowerSupply( uint8_t mpsv )
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	71fb      	strb	r3, [r7, #7]
    uint8_t result; 
   
    /* Set the source of direct command: Measure Power Supply Voltage */
    st25r3916ChangeRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_mpsv_mask, mpsv );
 80043e2:	79fb      	ldrb	r3, [r7, #7]
 80043e4:	461a      	mov	r2, r3
 80043e6:	2107      	movs	r1, #7
 80043e8:	202c      	movs	r0, #44	@ 0x2c
 80043ea:	f000 fd33 	bl	8004e54 <st25r3916ChangeRegisterBits>

    /* Execute command: Measure Power Supply Voltage */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_MEASURE_VDD, ST25R3916_REG_AD_RESULT, ST25R3916_TOUT_MEASURE_VDD, &result);
 80043ee:	f107 030f 	add.w	r3, r7, #15
 80043f2:	2264      	movs	r2, #100	@ 0x64
 80043f4:	2125      	movs	r1, #37	@ 0x25
 80043f6:	20df      	movs	r0, #223	@ 0xdf
 80043f8:	f7ff ffc0 	bl	800437c <st25r3916ExecuteCommandAndGetResult>

    return result;
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
	...

08004408 <st25r3916MeasureVoltage>:


/*******************************************************************************/
uint16_t st25r3916MeasureVoltage( uint8_t mpsv )
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	4603      	mov	r3, r0
 8004410:	71fb      	strb	r3, [r7, #7]
    uint8_t result; 
    uint16_t mV;

    result = st25r3916MeasurePowerSupply(mpsv);
 8004412:	79fb      	ldrb	r3, [r7, #7]
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff ffdf 	bl	80043d8 <st25r3916MeasurePowerSupply>
 800441a:	4603      	mov	r3, r0
 800441c:	73fb      	strb	r3, [r7, #15]
   
    /* Convert cmd output into mV (each step represents 23.4 mV )*/
    mV  = ((uint16_t)result) * 23U;
 800441e:	7bfb      	ldrb	r3, [r7, #15]
 8004420:	b29b      	uxth	r3, r3
 8004422:	461a      	mov	r2, r3
 8004424:	0052      	lsls	r2, r2, #1
 8004426:	441a      	add	r2, r3
 8004428:	00d2      	lsls	r2, r2, #3
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	81bb      	strh	r3, [r7, #12]
    mV += (((((uint16_t)result) * 4U) + 5U) / 10U);
 800442e:	7bfb      	ldrb	r3, [r7, #15]
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	3305      	adds	r3, #5
 8004434:	4a06      	ldr	r2, [pc, #24]	@ (8004450 <st25r3916MeasureVoltage+0x48>)
 8004436:	fba2 2303 	umull	r2, r3, r2, r3
 800443a:	08db      	lsrs	r3, r3, #3
 800443c:	b29a      	uxth	r2, r3
 800443e:	89bb      	ldrh	r3, [r7, #12]
 8004440:	4413      	add	r3, r2
 8004442:	81bb      	strh	r3, [r7, #12]

    return mV;
 8004444:	89bb      	ldrh	r3, [r7, #12]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	cccccccd 	.word	0xcccccccd

08004454 <st25r3916AdjustRegulators>:


/*******************************************************************************/
ReturnCode st25r3916AdjustRegulators( uint16_t* result_mV )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
    uint8_t result;

    /* Reset logic and set regulated voltages to be defined by result of Adjust Regulators command */
    st25r3916SetRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s );
 800445c:	2180      	movs	r1, #128	@ 0x80
 800445e:	202c      	movs	r0, #44	@ 0x2c
 8004460:	f000 fccb 	bl	8004dfa <st25r3916SetRegisterBits>
    st25r3916ClrRegisterBits( ST25R3916_REG_REGULATOR_CONTROL, ST25R3916_REG_REGULATOR_CONTROL_reg_s );
 8004464:	2180      	movs	r1, #128	@ 0x80
 8004466:	202c      	movs	r0, #44	@ 0x2c
 8004468:	f000 fc90 	bl	8004d8c <st25r3916ClrRegisterBits>

    /* Execute Adjust regulators cmd and retrieve result */
    st25r3916ExecuteCommandAndGetResult( ST25R3916_CMD_ADJUST_REGULATORS, ST25R3916_REG_REGULATOR_RESULT, ST25R3916_TOUT_ADJUST_REGULATORS, &result );
 800446c:	f107 030f 	add.w	r3, r7, #15
 8004470:	2206      	movs	r2, #6
 8004472:	216c      	movs	r1, #108	@ 0x6c
 8004474:	20d6      	movs	r0, #214	@ 0xd6
 8004476:	f7ff ff81 	bl	800437c <st25r3916ExecuteCommandAndGetResult>

    /* Calculate result in mV */
    result >>= ST25R3916_REG_REGULATOR_RESULT_reg_shift;
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	091b      	lsrs	r3, r3, #4
 800447e:	b2db      	uxtb	r3, r3
 8004480:	73fb      	strb	r3, [r7, #15]
    
    if( result_mV != NULL )
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d02b      	beq.n	80044e0 <st25r3916AdjustRegulators+0x8c>
    {
        if( st25r3916CheckReg( ST25R3916_REG_IO_CONF2, ST25R3916_REG_IO_CONF2_sup3V, ST25R3916_REG_IO_CONF2_sup3V )  )
 8004488:	2280      	movs	r2, #128	@ 0x80
 800448a:	2180      	movs	r1, #128	@ 0x80
 800448c:	2001      	movs	r0, #1
 800448e:	f000 fd65 	bl	8004f5c <st25r3916CheckReg>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00e      	beq.n	80044b6 <st25r3916AdjustRegulators+0x62>
        {
            result -= ((result>4U) ? (5U) : 0U);          /* In 3.3V mode [0,4] are not used                       */
 8004498:	7bfa      	ldrb	r2, [r7, #15]
 800449a:	7bfb      	ldrb	r3, [r7, #15]
 800449c:	2b04      	cmp	r3, #4
 800449e:	d901      	bls.n	80044a4 <st25r3916AdjustRegulators+0x50>
 80044a0:	2305      	movs	r3, #5
 80044a2:	e000      	b.n	80044a6 <st25r3916AdjustRegulators+0x52>
 80044a4:	2300      	movs	r3, #0
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	73fb      	strb	r3, [r7, #15]
            *result_mV = 2400U;                          /* Minimum regulated voltage 2.4V in case of 3.3V supply */
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80044b2:	801a      	strh	r2, [r3, #0]
 80044b4:	e003      	b.n	80044be <st25r3916AdjustRegulators+0x6a>
        }
        else
        {
            *result_mV = 3600U;                          /* Minimum regulated voltage 3.6V in case of 5V supply   */
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80044bc:	801a      	strh	r2, [r3, #0]
        }
        
        *result_mV += (uint16_t)result * 100U;           /* 100mV steps in both 3.3V and 5V supply                */
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	881a      	ldrh	r2, [r3, #0]
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	4619      	mov	r1, r3
 80044c6:	0089      	lsls	r1, r1, #2
 80044c8:	440b      	add	r3, r1
 80044ca:	4619      	mov	r1, r3
 80044cc:	0088      	lsls	r0, r1, #2
 80044ce:	4619      	mov	r1, r3
 80044d0:	4603      	mov	r3, r0
 80044d2:	440b      	add	r3, r1
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	4413      	add	r3, r2
 80044da:	b29a      	uxth	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	801a      	strh	r2, [r3, #0]
    }
    return RFAL_ERR_NONE;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <st25r3916SetBitrate>:
}


/*******************************************************************************/
ReturnCode st25r3916SetBitrate(uint8_t txrate, uint8_t rxrate)
{
 80044ea:	b580      	push	{r7, lr}
 80044ec:	b084      	sub	sp, #16
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	4603      	mov	r3, r0
 80044f2:	460a      	mov	r2, r1
 80044f4:	71fb      	strb	r3, [r7, #7]
 80044f6:	4613      	mov	r3, r2
 80044f8:	71bb      	strb	r3, [r7, #6]
    uint8_t reg;

    st25r3916ReadRegister( ST25R3916_REG_BIT_RATE, &reg );
 80044fa:	f107 030f 	add.w	r3, r7, #15
 80044fe:	4619      	mov	r1, r3
 8004500:	2004      	movs	r0, #4
 8004502:	f000 fab5 	bl	8004a70 <st25r3916ReadRegister>
    if( rxrate != ST25R3916_BR_DO_NOT_SET )
 8004506:	79bb      	ldrb	r3, [r7, #6]
 8004508:	2bff      	cmp	r3, #255	@ 0xff
 800450a:	d00e      	beq.n	800452a <st25r3916SetBitrate+0x40>
    {
        if(rxrate > ST25R3916_BR_848)
 800450c:	79bb      	ldrb	r3, [r7, #6]
 800450e:	2b03      	cmp	r3, #3
 8004510:	d901      	bls.n	8004516 <st25r3916SetBitrate+0x2c>
        {
            return RFAL_ERR_PARAM;
 8004512:	2307      	movs	r3, #7
 8004514:	e025      	b.n	8004562 <st25r3916SetBitrate+0x78>
        }

        reg = (uint8_t)(reg & ~ST25R3916_REG_BIT_RATE_rxrate_mask);     /* MISRA 10.3 */
 8004516:	7bfb      	ldrb	r3, [r7, #15]
 8004518:	f023 0303 	bic.w	r3, r3, #3
 800451c:	b2db      	uxtb	r3, r3
 800451e:	73fb      	strb	r3, [r7, #15]
        reg |= rxrate << ST25R3916_REG_BIT_RATE_rxrate_shift;
 8004520:	7bfa      	ldrb	r2, [r7, #15]
 8004522:	79bb      	ldrb	r3, [r7, #6]
 8004524:	4313      	orrs	r3, r2
 8004526:	b2db      	uxtb	r3, r3
 8004528:	73fb      	strb	r3, [r7, #15]
    }
    if( txrate != ST25R3916_BR_DO_NOT_SET )
 800452a:	79fb      	ldrb	r3, [r7, #7]
 800452c:	2bff      	cmp	r3, #255	@ 0xff
 800452e:	d012      	beq.n	8004556 <st25r3916SetBitrate+0x6c>
    {
        if(txrate > ST25R3916_BR_6780)
 8004530:	79fb      	ldrb	r3, [r7, #7]
 8004532:	2b07      	cmp	r3, #7
 8004534:	d901      	bls.n	800453a <st25r3916SetBitrate+0x50>
        {
            return RFAL_ERR_PARAM;
 8004536:	2307      	movs	r3, #7
 8004538:	e013      	b.n	8004562 <st25r3916SetBitrate+0x78>
        }
        
        reg = (uint8_t)(reg & ~ST25R3916_REG_BIT_RATE_txrate_mask);     /* MISRA 10.3 */
 800453a:	7bfb      	ldrb	r3, [r7, #15]
 800453c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004540:	b2db      	uxtb	r3, r3
 8004542:	73fb      	strb	r3, [r7, #15]
        reg |= txrate<<ST25R3916_REG_BIT_RATE_txrate_shift;
 8004544:	79fb      	ldrb	r3, [r7, #7]
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	b25a      	sxtb	r2, r3
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	b25b      	sxtb	r3, r3
 800454e:	4313      	orrs	r3, r2
 8004550:	b25b      	sxtb	r3, r3
 8004552:	b2db      	uxtb	r3, r3
 8004554:	73fb      	strb	r3, [r7, #15]

    }
    return st25r3916WriteRegister( ST25R3916_REG_BIT_RATE, reg );    
 8004556:	7bfb      	ldrb	r3, [r7, #15]
 8004558:	4619      	mov	r1, r3
 800455a:	2004      	movs	r0, #4
 800455c:	f000 fac6 	bl	8004aec <st25r3916WriteRegister>
 8004560:	4603      	mov	r3, r0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <st25r3916PerformCollisionAvoidance>:


/*******************************************************************************/
ReturnCode st25r3916PerformCollisionAvoidance( uint8_t FieldONCmd, uint8_t pdThreshold, uint8_t caThreshold, uint8_t nTRFW )
{
 800456c:	b590      	push	{r4, r7, lr}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	4604      	mov	r4, r0
 8004574:	4608      	mov	r0, r1
 8004576:	4611      	mov	r1, r2
 8004578:	461a      	mov	r2, r3
 800457a:	4623      	mov	r3, r4
 800457c:	71fb      	strb	r3, [r7, #7]
 800457e:	4603      	mov	r3, r0
 8004580:	71bb      	strb	r3, [r7, #6]
 8004582:	460b      	mov	r3, r1
 8004584:	717b      	strb	r3, [r7, #5]
 8004586:	4613      	mov	r3, r2
 8004588:	713b      	strb	r3, [r7, #4]
    uint8_t    treMask;
    uint32_t   irqs;
    ReturnCode err;
    
    if( (FieldONCmd != ST25R3916_CMD_INITIAL_RF_COLLISION) && (FieldONCmd != ST25R3916_CMD_RESPONSE_RF_COLLISION_N) )
 800458a:	79fb      	ldrb	r3, [r7, #7]
 800458c:	2bc8      	cmp	r3, #200	@ 0xc8
 800458e:	d004      	beq.n	800459a <st25r3916PerformCollisionAvoidance+0x2e>
 8004590:	79fb      	ldrb	r3, [r7, #7]
 8004592:	2bc9      	cmp	r3, #201	@ 0xc9
 8004594:	d001      	beq.n	800459a <st25r3916PerformCollisionAvoidance+0x2e>
    {
        return RFAL_ERR_PARAM;
 8004596:	2307      	movs	r3, #7
 8004598:	e05d      	b.n	8004656 <st25r3916PerformCollisionAvoidance+0xea>
    }
    
    err = RFAL_ERR_INTERNAL;
 800459a:	230c      	movs	r3, #12
 800459c:	81bb      	strh	r3, [r7, #12]
    
    
    /* Check if new thresholds are to be applied */
    if( (pdThreshold != ST25R3916_THRESHOLD_DO_NOT_SET) || (caThreshold != ST25R3916_THRESHOLD_DO_NOT_SET) )
 800459e:	79bb      	ldrb	r3, [r7, #6]
 80045a0:	2bff      	cmp	r3, #255	@ 0xff
 80045a2:	d102      	bne.n	80045aa <st25r3916PerformCollisionAvoidance+0x3e>
 80045a4:	797b      	ldrb	r3, [r7, #5]
 80045a6:	2bff      	cmp	r3, #255	@ 0xff
 80045a8:	d01e      	beq.n	80045e8 <st25r3916PerformCollisionAvoidance+0x7c>
    {
        treMask = 0;
 80045aa:	2300      	movs	r3, #0
 80045ac:	73fb      	strb	r3, [r7, #15]
        
        if(pdThreshold != ST25R3916_THRESHOLD_DO_NOT_SET)
 80045ae:	79bb      	ldrb	r3, [r7, #6]
 80045b0:	2bff      	cmp	r3, #255	@ 0xff
 80045b2:	d003      	beq.n	80045bc <st25r3916PerformCollisionAvoidance+0x50>
        {
            treMask |= ST25R3916_REG_FIELD_THRESHOLD_ACTV_trg_mask;
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
 80045b6:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80045ba:	73fb      	strb	r3, [r7, #15]
        }
        
        if(caThreshold != ST25R3916_THRESHOLD_DO_NOT_SET)
 80045bc:	797b      	ldrb	r3, [r7, #5]
 80045be:	2bff      	cmp	r3, #255	@ 0xff
 80045c0:	d003      	beq.n	80045ca <st25r3916PerformCollisionAvoidance+0x5e>
        {
            treMask |= ST25R3916_REG_FIELD_THRESHOLD_ACTV_rfe_mask;
 80045c2:	7bfb      	ldrb	r3, [r7, #15]
 80045c4:	f043 030f 	orr.w	r3, r3, #15
 80045c8:	73fb      	strb	r3, [r7, #15]
        }
            
        /* Set Detection Threshold and|or Collision Avoidance Threshold */
        st25r3916ChangeRegisterBits( ST25R3916_REG_FIELD_THRESHOLD_ACTV, treMask, (pdThreshold & ST25R3916_REG_FIELD_THRESHOLD_ACTV_trg_mask) | (caThreshold & ST25R3916_REG_FIELD_THRESHOLD_ACTV_rfe_mask ) );
 80045ca:	79bb      	ldrb	r3, [r7, #6]
 80045cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	797b      	ldrb	r3, [r7, #5]
 80045d4:	f003 030f 	and.w	r3, r3, #15
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	4313      	orrs	r3, r2
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	7bfb      	ldrb	r3, [r7, #15]
 80045e0:	4619      	mov	r1, r3
 80045e2:	202a      	movs	r0, #42	@ 0x2a
 80045e4:	f000 fc36 	bl	8004e54 <st25r3916ChangeRegisterBits>
    }
    
    /* Set n x TRFW */
    st25r3916ChangeRegisterBits( ST25R3916_REG_AUX, ST25R3916_REG_AUX_nfc_n_mask, nTRFW );
 80045e8:	793b      	ldrb	r3, [r7, #4]
 80045ea:	461a      	mov	r2, r3
 80045ec:	2103      	movs	r1, #3
 80045ee:	200a      	movs	r0, #10
 80045f0:	f000 fc30 	bl	8004e54 <st25r3916ChangeRegisterBits>
        
    /*******************************************************************************/
    /* Enable and clear CA specific interrupts and execute command */
    st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 80045f4:	481a      	ldr	r0, [pc, #104]	@ (8004660 <st25r3916PerformCollisionAvoidance+0xf4>)
 80045f6:	f000 fe43 	bl	8005280 <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 80045fa:	4819      	ldr	r0, [pc, #100]	@ (8004660 <st25r3916PerformCollisionAvoidance+0xf4>)
 80045fc:	f000 fe8a 	bl	8005314 <st25r3916EnableInterrupts>
    
    st25r3916ExecuteCommand( FieldONCmd );
 8004600:	79fb      	ldrb	r3, [r7, #7]
 8004602:	4618      	mov	r0, r3
 8004604:	f000 fb61 	bl	8004cca <st25r3916ExecuteCommand>
    
    /*******************************************************************************/
    /* Wait for initial APON interrupt, indicating anticollision avoidance done and ST25R3916's 
     * field is now on, or a CAC indicating a collision */   
    irqs = st25r3916WaitForInterruptsTimed( ( ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_APON ), ST25R3916_TOUT_CA );    
 8004608:	210a      	movs	r1, #10
 800460a:	4816      	ldr	r0, [pc, #88]	@ (8004664 <st25r3916PerformCollisionAvoidance+0xf8>)
 800460c:	f000 fde4 	bl	80051d8 <st25r3916WaitForInterruptsTimed>
 8004610:	60b8      	str	r0, [r7, #8]
   
    if( (ST25R3916_IRQ_MASK_CAC & irqs) != 0U )        /* Collision occurred */
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004618:	2b00      	cmp	r3, #0
 800461a:	d002      	beq.n	8004622 <st25r3916PerformCollisionAvoidance+0xb6>
    {        
        err = RFAL_ERR_RF_COLLISION;
 800461c:	231d      	movs	r3, #29
 800461e:	81bb      	strh	r3, [r7, #12]
 8004620:	e011      	b.n	8004646 <st25r3916PerformCollisionAvoidance+0xda>
    }
    else if( (ST25R3916_IRQ_MASK_APON & irqs) != 0U )
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00c      	beq.n	8004646 <st25r3916PerformCollisionAvoidance+0xda>
    {
        /* After APON wait for CAT interrupt, indication field was switched on minimum guard time has been fulfilled */            
        irqs = st25r3916WaitForInterruptsTimed( ( ST25R3916_IRQ_MASK_CAT ), ST25R3916_TOUT_CA );        
 800462c:	210a      	movs	r1, #10
 800462e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004632:	f000 fdd1 	bl	80051d8 <st25r3916WaitForInterruptsTimed>
 8004636:	60b8      	str	r0, [r7, #8]
                
        if( (ST25R3916_IRQ_MASK_CAT & irqs) != 0U )                             /* No Collision detected, Field On */
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <st25r3916PerformCollisionAvoidance+0xda>
        {
            err = RFAL_ERR_NONE;
 8004642:	2300      	movs	r3, #0
 8004644:	81bb      	strh	r3, [r7, #12]
    {
        /* MISRA 15.7 - Empty else */
    }

    /* Clear any previous External Field events and disable CA specific interrupts */
    st25r3916GetInterrupt( (ST25R3916_IRQ_MASK_EOF | ST25R3916_IRQ_MASK_EON) );
 8004646:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800464a:	f000 fe19 	bl	8005280 <st25r3916GetInterrupt>
    st25r3916DisableInterrupts( (ST25R3916_IRQ_MASK_CAC | ST25R3916_IRQ_MASK_CAT | ST25R3916_IRQ_MASK_APON) );
 800464e:	4804      	ldr	r0, [pc, #16]	@ (8004660 <st25r3916PerformCollisionAvoidance+0xf4>)
 8004650:	f000 fe6c 	bl	800532c <st25r3916DisableInterrupts>
    
    return err;
 8004654:	89bb      	ldrh	r3, [r7, #12]
}
 8004656:	4618      	mov	r0, r3
 8004658:	3714      	adds	r7, #20
 800465a:	46bd      	mov	sp, r7
 800465c:	bd90      	pop	{r4, r7, pc}
 800465e:	bf00      	nop
 8004660:	20000600 	.word	0x20000600
 8004664:	20000400 	.word	0x20000400

08004668 <st25r3916SetNumTxBits>:


/*******************************************************************************/
void st25r3916SetNumTxBits( uint16_t nBits )
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	80fb      	strh	r3, [r7, #6]
    st25r3916WriteRegister( ST25R3916_REG_NUM_TX_BYTES2, (uint8_t)((nBits >> 0) & 0xFFU) );
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	4619      	mov	r1, r3
 8004678:	2023      	movs	r0, #35	@ 0x23
 800467a:	f000 fa37 	bl	8004aec <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_NUM_TX_BYTES1, (uint8_t)((nBits >> 8) & 0xFFU) );
 800467e:	88fb      	ldrh	r3, [r7, #6]
 8004680:	0a1b      	lsrs	r3, r3, #8
 8004682:	b29b      	uxth	r3, r3
 8004684:	b2db      	uxtb	r3, r3
 8004686:	4619      	mov	r1, r3
 8004688:	2022      	movs	r0, #34	@ 0x22
 800468a:	f000 fa2f 	bl	8004aec <st25r3916WriteRegister>
}
 800468e:	bf00      	nop
 8004690:	3708      	adds	r7, #8
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <st25r3916GetNumFIFOBytes>:


/*******************************************************************************/
uint16_t st25r3916GetNumFIFOBytes( void )
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b082      	sub	sp, #8
 800469a:	af00      	add	r7, sp, #0
    uint8_t  reg;
    uint16_t result;
    
    
    st25r3916ReadRegister( ST25R3916_REG_FIFO_STATUS2, &reg );
 800469c:	1d7b      	adds	r3, r7, #5
 800469e:	4619      	mov	r1, r3
 80046a0:	201f      	movs	r0, #31
 80046a2:	f000 f9e5 	bl	8004a70 <st25r3916ReadRegister>
    reg    = ((reg & ST25R3916_REG_FIFO_STATUS2_fifo_b_mask) >> ST25R3916_REG_FIFO_STATUS2_fifo_b_shift);
 80046a6:	797b      	ldrb	r3, [r7, #5]
 80046a8:	099b      	lsrs	r3, r3, #6
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	717b      	strb	r3, [r7, #5]
    result = ((uint16_t)reg << 8);
 80046ae:	797b      	ldrb	r3, [r7, #5]
 80046b0:	021b      	lsls	r3, r3, #8
 80046b2:	80fb      	strh	r3, [r7, #6]
    
    st25r3916ReadRegister( ST25R3916_REG_FIFO_STATUS1, &reg );
 80046b4:	1d7b      	adds	r3, r7, #5
 80046b6:	4619      	mov	r1, r3
 80046b8:	201e      	movs	r0, #30
 80046ba:	f000 f9d9 	bl	8004a70 <st25r3916ReadRegister>
    result |= (((uint16_t)reg) & 0x00FFU);
 80046be:	797b      	ldrb	r3, [r7, #5]
 80046c0:	461a      	mov	r2, r3
 80046c2:	88fb      	ldrh	r3, [r7, #6]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	80fb      	strh	r3, [r7, #6]

    return result;
 80046c8:	88fb      	ldrh	r3, [r7, #6]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3708      	adds	r7, #8
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
	...

080046d4 <st25r3916SetNoResponseTime>:
}


/*******************************************************************************/
ReturnCode st25r3916SetNoResponseTime( uint32_t nrt_64fcs )
{    
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
    ReturnCode err;
    uint8_t    nrt_step;    
    uint32_t   tmpNRT;

    tmpNRT = nrt_64fcs;       /* MISRA 17.8 */
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	60bb      	str	r3, [r7, #8]
    err    = RFAL_ERR_NONE;
 80046e0:	2300      	movs	r3, #0
 80046e2:	81fb      	strh	r3, [r7, #14]
    
    gST25R3916NRT_64fcs = tmpNRT;                                      /* Store given NRT value in 64/fc into local var       */
 80046e4:	4a19      	ldr	r2, [pc, #100]	@ (800474c <st25r3916SetNoResponseTime+0x78>)
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	6013      	str	r3, [r2, #0]
    nrt_step = ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step_64fc;          /* Set default NRT in steps of 64/fc                   */
 80046ea:	2300      	movs	r3, #0
 80046ec:	737b      	strb	r3, [r7, #13]
    
    
    if( tmpNRT > ST25R3916_NRT_MAX )                                   /* Check if the given NRT value fits using 64/fc steps */
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046f4:	d312      	bcc.n	800471c <st25r3916SetNoResponseTime+0x48>
    {
        nrt_step  = ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step_4096_fc;  /* If not, change NRT set to 4096/fc                   */
 80046f6:	2301      	movs	r3, #1
 80046f8:	737b      	strb	r3, [r7, #13]
        tmpNRT = ((tmpNRT + 63U) / 64U);                               /* Calculate number of steps in 4096/fc                */
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	333f      	adds	r3, #63	@ 0x3f
 80046fe:	099b      	lsrs	r3, r3, #6
 8004700:	60bb      	str	r3, [r7, #8]
        
        if( tmpNRT > ST25R3916_NRT_MAX )                               /* Check if the NRT value fits using 64/fc steps       */
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004708:	d304      	bcc.n	8004714 <st25r3916SetNoResponseTime+0x40>
        {
            tmpNRT = ST25R3916_NRT_MAX;                                /* Assign the maximum possible                         */
 800470a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800470e:	60bb      	str	r3, [r7, #8]
            err = RFAL_ERR_PARAM;                                           /* Signal parameter error                              */
 8004710:	2307      	movs	r3, #7
 8004712:	81fb      	strh	r3, [r7, #14]
        }
        gST25R3916NRT_64fcs = (64U * tmpNRT);
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	019b      	lsls	r3, r3, #6
 8004718:	4a0c      	ldr	r2, [pc, #48]	@ (800474c <st25r3916SetNoResponseTime+0x78>)
 800471a:	6013      	str	r3, [r2, #0]
    }

    /* Set the ST25R3916 NRT step units and the value */
    st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_nrt_step, nrt_step );
 800471c:	7b7b      	ldrb	r3, [r7, #13]
 800471e:	461a      	mov	r2, r3
 8004720:	2101      	movs	r1, #1
 8004722:	2012      	movs	r0, #18
 8004724:	f000 fb96 	bl	8004e54 <st25r3916ChangeRegisterBits>
    st25r3916WriteRegister( ST25R3916_REG_NO_RESPONSE_TIMER1, (uint8_t)(tmpNRT >> 8U) );
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	0a1b      	lsrs	r3, r3, #8
 800472c:	b2db      	uxtb	r3, r3
 800472e:	4619      	mov	r1, r3
 8004730:	2010      	movs	r0, #16
 8004732:	f000 f9db 	bl	8004aec <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_NO_RESPONSE_TIMER2, (uint8_t)(tmpNRT & 0xFFU) );
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	b2db      	uxtb	r3, r3
 800473a:	4619      	mov	r1, r3
 800473c:	2011      	movs	r0, #17
 800473e:	f000 f9d5 	bl	8004aec <st25r3916WriteRegister>

    return err;
 8004742:	89fb      	ldrh	r3, [r7, #14]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	200005a0 	.word	0x200005a0

08004750 <st25r3916SetGPTime>:
}


/*******************************************************************************/
void st25r3916SetGPTime( uint16_t gpt_8fcs )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	80fb      	strh	r3, [r7, #6]
    st25r3916WriteRegister( ST25R3916_REG_GPT1, (uint8_t)(gpt_8fcs >> 8) );
 800475a:	88fb      	ldrh	r3, [r7, #6]
 800475c:	0a1b      	lsrs	r3, r3, #8
 800475e:	b29b      	uxth	r3, r3
 8004760:	b2db      	uxtb	r3, r3
 8004762:	4619      	mov	r1, r3
 8004764:	2013      	movs	r0, #19
 8004766:	f000 f9c1 	bl	8004aec <st25r3916WriteRegister>
    st25r3916WriteRegister( ST25R3916_REG_GPT2, (uint8_t)(gpt_8fcs & 0xFFU) );
 800476a:	88fb      	ldrh	r3, [r7, #6]
 800476c:	b2db      	uxtb	r3, r3
 800476e:	4619      	mov	r1, r3
 8004770:	2014      	movs	r0, #20
 8004772:	f000 f9bb 	bl	8004aec <st25r3916WriteRegister>
}
 8004776:	bf00      	nop
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <st25r3916SetStartGPTimer>:


/*******************************************************************************/
ReturnCode st25r3916SetStartGPTimer( uint16_t gpt_8fcs, uint8_t trigger_source )
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b082      	sub	sp, #8
 8004782:	af00      	add	r7, sp, #0
 8004784:	4603      	mov	r3, r0
 8004786:	460a      	mov	r2, r1
 8004788:	80fb      	strh	r3, [r7, #6]
 800478a:	4613      	mov	r3, r2
 800478c:	717b      	strb	r3, [r7, #5]
    st25r3916SetGPTime( gpt_8fcs );
 800478e:	88fb      	ldrh	r3, [r7, #6]
 8004790:	4618      	mov	r0, r3
 8004792:	f7ff ffdd 	bl	8004750 <st25r3916SetGPTime>
    st25r3916ChangeRegisterBits( ST25R3916_REG_TIMER_EMV_CONTROL, ST25R3916_REG_TIMER_EMV_CONTROL_gptc_mask, trigger_source );
 8004796:	797b      	ldrb	r3, [r7, #5]
 8004798:	461a      	mov	r2, r3
 800479a:	21e0      	movs	r1, #224	@ 0xe0
 800479c:	2012      	movs	r0, #18
 800479e:	f000 fb59 	bl	8004e54 <st25r3916ChangeRegisterBits>
    
    /* If there's no trigger source, start GPT immediately */
    if( trigger_source == ST25R3916_REG_TIMER_EMV_CONTROL_gptc_no_trigger )
 80047a2:	797b      	ldrb	r3, [r7, #5]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d102      	bne.n	80047ae <st25r3916SetStartGPTimer+0x30>
    {
        st25r3916ExecuteCommand( ST25R3916_CMD_START_GP_TIMER );
 80047a8:	20e0      	movs	r0, #224	@ 0xe0
 80047aa:	f000 fa8e 	bl	8004cca <st25r3916ExecuteCommand>
    }

    return RFAL_ERR_NONE;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <st25r3916CheckChipID>:


/*******************************************************************************/
bool st25r3916CheckChipID( uint8_t *rev )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
    uint8_t ID;
    
    ID = 0;
 80047c0:	2300      	movs	r3, #0
 80047c2:	73fb      	strb	r3, [r7, #15]
    st25r3916ReadRegister( ST25R3916_REG_IC_IDENTITY, &ID );
 80047c4:	f107 030f 	add.w	r3, r7, #15
 80047c8:	4619      	mov	r1, r3
 80047ca:	203f      	movs	r0, #63	@ 0x3f
 80047cc:	f000 f950 	bl	8004a70 <st25r3916ReadRegister>
    if( (ID & ST25R3916_REG_IC_IDENTITY_ic_type_mask) != ST25R3916_REG_IC_IDENTITY_ic_type_st25r3916 )
    {
        return false;
    }
#elif defined(ST25R3916B)
    if( ( (ID & ST25R3916_REG_IC_IDENTITY_ic_type_mask) != ST25R3916_REG_IC_IDENTITY_ic_type_st25r3916B ) || 
 80047d0:	7bfb      	ldrb	r3, [r7, #15]
 80047d2:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80047d6:	2b30      	cmp	r3, #48	@ 0x30
 80047d8:	d104      	bne.n	80047e4 <st25r3916CheckChipID+0x2c>
        ( (ID & ST25R3916_REG_IC_IDENTITY_ic_rev_mask) < 1U )                                                 )
 80047da:	7bfb      	ldrb	r3, [r7, #15]
 80047dc:	f003 0307 	and.w	r3, r3, #7
    if( ( (ID & ST25R3916_REG_IC_IDENTITY_ic_type_mask) != ST25R3916_REG_IC_IDENTITY_ic_type_st25r3916B ) || 
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <st25r3916CheckChipID+0x30>
    {
        return false;
 80047e4:	2300      	movs	r3, #0
 80047e6:	e009      	b.n	80047fc <st25r3916CheckChipID+0x44>
    }
#endif /* ST25R3916 */
    
        
    if(rev != NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d005      	beq.n	80047fa <st25r3916CheckChipID+0x42>
    {
        *rev = (ID & ST25R3916_REG_IC_IDENTITY_ic_rev_mask);
 80047ee:	7bfb      	ldrb	r3, [r7, #15]
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	701a      	strb	r2, [r3, #0]
    }
    
    return true;
 80047fa:	2301      	movs	r3, #1
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <st25r3916StreamConfigure>:
}


/*******************************************************************************/
ReturnCode st25r3916StreamConfigure(const struct st25r3916StreamConfig *config)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
    uint8_t smd;
    uint8_t mode;

    smd = 0;
 800480c:	2300      	movs	r3, #0
 800480e:	73fb      	strb	r3, [r7, #15]
    
    if( config->useBPSK != 0U )
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d016      	beq.n	8004846 <st25r3916StreamConfigure+0x42>
    {
        mode = ST25R3916_REG_MODE_om_bpsk_stream;
 8004818:	2378      	movs	r3, #120	@ 0x78
 800481a:	73bb      	strb	r3, [r7, #14]
        if( (config->din<2U) || (config->din>4U) ) /* not in fc/4 .. fc/16 */
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	785b      	ldrb	r3, [r3, #1]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d903      	bls.n	800482c <st25r3916StreamConfigure+0x28>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	785b      	ldrb	r3, [r3, #1]
 8004828:	2b04      	cmp	r3, #4
 800482a:	d901      	bls.n	8004830 <st25r3916StreamConfigure+0x2c>
        {
            return RFAL_ERR_PARAM;
 800482c:	2307      	movs	r3, #7
 800482e:	e053      	b.n	80048d8 <st25r3916StreamConfigure+0xd4>
        }
        smd |= ((4U - config->din) << ST25R3916_REG_STREAM_MODE_scf_shift);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	785b      	ldrb	r3, [r3, #1]
 8004834:	f1c3 0304 	rsb	r3, r3, #4
 8004838:	b2db      	uxtb	r3, r3
 800483a:	015b      	lsls	r3, r3, #5
 800483c:	b2da      	uxtb	r2, r3
 800483e:	7bfb      	ldrb	r3, [r7, #15]
 8004840:	4313      	orrs	r3, r2
 8004842:	73fb      	strb	r3, [r7, #15]
 8004844:	e01b      	b.n	800487e <st25r3916StreamConfigure+0x7a>
    }
    else
    {
        mode = ST25R3916_REG_MODE_om_subcarrier_stream;
 8004846:	2370      	movs	r3, #112	@ 0x70
 8004848:	73bb      	strb	r3, [r7, #14]
        if( (config->din<3U) || (config->din>6U) ) /* not in fc/8 .. fc/64 */
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	785b      	ldrb	r3, [r3, #1]
 800484e:	2b02      	cmp	r3, #2
 8004850:	d903      	bls.n	800485a <st25r3916StreamConfigure+0x56>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	785b      	ldrb	r3, [r3, #1]
 8004856:	2b06      	cmp	r3, #6
 8004858:	d901      	bls.n	800485e <st25r3916StreamConfigure+0x5a>
        {
            return RFAL_ERR_PARAM;
 800485a:	2307      	movs	r3, #7
 800485c:	e03c      	b.n	80048d8 <st25r3916StreamConfigure+0xd4>
        }
        smd |= ((6U - config->din) << ST25R3916_REG_STREAM_MODE_scf_shift);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	785b      	ldrb	r3, [r3, #1]
 8004862:	f1c3 0306 	rsb	r3, r3, #6
 8004866:	b2db      	uxtb	r3, r3
 8004868:	015b      	lsls	r3, r3, #5
 800486a:	b2da      	uxtb	r2, r3
 800486c:	7bfb      	ldrb	r3, [r7, #15]
 800486e:	4313      	orrs	r3, r2
 8004870:	73fb      	strb	r3, [r7, #15]
        if( config->report_period_length == 0U )
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	78db      	ldrb	r3, [r3, #3]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <st25r3916StreamConfigure+0x7a>
        {
            return RFAL_ERR_PARAM;
 800487a:	2307      	movs	r3, #7
 800487c:	e02c      	b.n	80048d8 <st25r3916StreamConfigure+0xd4>
        }
    }

    if( (config->dout<1U) || (config->dout>7U) ) /* not in fc/2 .. fc/128 */
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	789b      	ldrb	r3, [r3, #2]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <st25r3916StreamConfigure+0x8a>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	789b      	ldrb	r3, [r3, #2]
 800488a:	2b07      	cmp	r3, #7
 800488c:	d901      	bls.n	8004892 <st25r3916StreamConfigure+0x8e>
    {
        return RFAL_ERR_PARAM;
 800488e:	2307      	movs	r3, #7
 8004890:	e022      	b.n	80048d8 <st25r3916StreamConfigure+0xd4>
    }
    smd |= (7U - config->dout) << ST25R3916_REG_STREAM_MODE_stx_shift;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	789b      	ldrb	r3, [r3, #2]
 8004896:	f1c3 0307 	rsb	r3, r3, #7
 800489a:	b2da      	uxtb	r2, r3
 800489c:	7bfb      	ldrb	r3, [r7, #15]
 800489e:	4313      	orrs	r3, r2
 80048a0:	73fb      	strb	r3, [r7, #15]

    if( config->report_period_length > 3U )
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	78db      	ldrb	r3, [r3, #3]
 80048a6:	2b03      	cmp	r3, #3
 80048a8:	d901      	bls.n	80048ae <st25r3916StreamConfigure+0xaa>
    {
        return RFAL_ERR_PARAM;
 80048aa:	2307      	movs	r3, #7
 80048ac:	e014      	b.n	80048d8 <st25r3916StreamConfigure+0xd4>
    }
    smd |= (config->report_period_length << ST25R3916_REG_STREAM_MODE_scp_shift);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	78db      	ldrb	r3, [r3, #3]
 80048b2:	00db      	lsls	r3, r3, #3
 80048b4:	b25a      	sxtb	r2, r3
 80048b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	b25b      	sxtb	r3, r3
 80048be:	73fb      	strb	r3, [r7, #15]

    st25r3916WriteRegister(ST25R3916_REG_STREAM_MODE, smd);
 80048c0:	7bfb      	ldrb	r3, [r7, #15]
 80048c2:	4619      	mov	r1, r3
 80048c4:	2009      	movs	r0, #9
 80048c6:	f000 f911 	bl	8004aec <st25r3916WriteRegister>
    st25r3916ChangeRegisterBits(ST25R3916_REG_MODE, ST25R3916_REG_MODE_om_mask, mode);
 80048ca:	7bbb      	ldrb	r3, [r7, #14]
 80048cc:	461a      	mov	r2, r3
 80048ce:	2178      	movs	r1, #120	@ 0x78
 80048d0:	2003      	movs	r0, #3
 80048d2:	f000 fabf 	bl	8004e54 <st25r3916ChangeRegisterBits>

    return RFAL_ERR_NONE;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	4603      	mov	r3, r0
 80048e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	db0b      	blt.n	800490a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048f2:	79fb      	ldrb	r3, [r7, #7]
 80048f4:	f003 021f 	and.w	r2, r3, #31
 80048f8:	4907      	ldr	r1, [pc, #28]	@ (8004918 <__NVIC_EnableIRQ+0x38>)
 80048fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048fe:	095b      	lsrs	r3, r3, #5
 8004900:	2001      	movs	r0, #1
 8004902:	fa00 f202 	lsl.w	r2, r0, r2
 8004906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800490a:	bf00      	nop
 800490c:	370c      	adds	r7, #12
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	e000e100 	.word	0xe000e100

0800491c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	4603      	mov	r3, r0
 8004924:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492a:	2b00      	cmp	r3, #0
 800492c:	db12      	blt.n	8004954 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800492e:	79fb      	ldrb	r3, [r7, #7]
 8004930:	f003 021f 	and.w	r2, r3, #31
 8004934:	490a      	ldr	r1, [pc, #40]	@ (8004960 <__NVIC_DisableIRQ+0x44>)
 8004936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800493a:	095b      	lsrs	r3, r3, #5
 800493c:	2001      	movs	r0, #1
 800493e:	fa00 f202 	lsl.w	r2, r0, r2
 8004942:	3320      	adds	r3, #32
 8004944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004948:	f3bf 8f4f 	dsb	sy
}
 800494c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800494e:	f3bf 8f6f 	isb	sy
}
 8004952:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr
 8004960:	e000e100 	.word	0xe000e100

08004964 <st25r3916comStart>:
 ******************************************************************************
 * LOCAL FUNCTION
 ******************************************************************************
 */
static void st25r3916comStart( void )
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
    /* Make this operation atomic, disabling ST25R3916 interrupt during communications*/
    platformProtectST25RComm();
 8004968:	4b0c      	ldr	r3, [pc, #48]	@ (800499c <st25r3916comStart+0x38>)
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	3301      	adds	r3, #1
 800496e:	b2da      	uxtb	r2, r3
 8004970:	4b0a      	ldr	r3, [pc, #40]	@ (800499c <st25r3916comStart+0x38>)
 8004972:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004974:	f3bf 8f4f 	dsb	sy
}
 8004978:	bf00      	nop
 800497a:	2006      	movs	r0, #6
 800497c:	f7ff ffce 	bl	800491c <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8004980:	f3bf 8f4f 	dsb	sy
}
 8004984:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004986:	f3bf 8f6f 	isb	sy
}
 800498a:	bf00      	nop
    /* I2C Start and send Slave Address */
    st25r3916I2CStart();
    st25r3916I2CSlaveAddrWR( ST25R3916_I2C_ADDR );
#else
    /* Perform the chip select */
    platformSpiSelect();
 800498c:	2200      	movs	r2, #0
 800498e:	2140      	movs	r1, #64	@ 0x40
 8004990:	4803      	ldr	r0, [pc, #12]	@ (80049a0 <st25r3916comStart+0x3c>)
 8004992:	f002 f9f5 	bl	8006d80 <HAL_GPIO_WritePin>
        comBufIt = 0;                                  /* reset local buffer position   */
    #endif /* ST25R_COM_SINGLETXRX */
    
#endif /* RFAL_USE_I2C */
    
}
 8004996:	bf00      	nop
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	20000f50 	.word	0x20000f50
 80049a0:	48000400 	.word	0x48000400

080049a4 <st25r3916comStop>:


/*******************************************************************************/
static void st25r3916comStop( void )
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
#ifdef RFAL_USE_I2C
    /* Generate Stop signal */
    st25r3916I2CStop();
#else
    /* Release the chip select */
    platformSpiDeselect();
 80049a8:	2201      	movs	r2, #1
 80049aa:	2140      	movs	r1, #64	@ 0x40
 80049ac:	4808      	ldr	r0, [pc, #32]	@ (80049d0 <st25r3916comStop+0x2c>)
 80049ae:	f002 f9e7 	bl	8006d80 <HAL_GPIO_WritePin>
#endif /* RFAL_USE_I2C */
    
    /* reEnable the ST25R3916 interrupt */
    platformUnprotectST25RComm();
 80049b2:	4b08      	ldr	r3, [pc, #32]	@ (80049d4 <st25r3916comStop+0x30>)
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	4b06      	ldr	r3, [pc, #24]	@ (80049d4 <st25r3916comStop+0x30>)
 80049bc:	701a      	strb	r2, [r3, #0]
 80049be:	4b05      	ldr	r3, [pc, #20]	@ (80049d4 <st25r3916comStop+0x30>)
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d102      	bne.n	80049cc <st25r3916comStop+0x28>
 80049c6:	2006      	movs	r0, #6
 80049c8:	f7ff ff8a 	bl	80048e0 <__NVIC_EnableIRQ>
}
 80049cc:	bf00      	nop
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	48000400 	.word	0x48000400
 80049d4:	20000f50 	.word	0x20000f50

080049d8 <st25r3916comTx>:
#endif /* RFAL_USE_I2C */


/*******************************************************************************/
static void st25r3916comTx( const uint8_t* txBuf, uint16_t txLen, bool last, bool txOnly )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	4608      	mov	r0, r1
 80049e2:	4611      	mov	r1, r2
 80049e4:	461a      	mov	r2, r3
 80049e6:	4603      	mov	r3, r0
 80049e8:	807b      	strh	r3, [r7, #2]
 80049ea:	460b      	mov	r3, r1
 80049ec:	707b      	strb	r3, [r7, #1]
 80049ee:	4613      	mov	r3, r2
 80049f0:	703b      	strb	r3, [r7, #0]
    
    /* ----------------------------------------------------------*/
	// PollCANRx();
	/*-----------------------------------------------------------*/

	if( txLen > 0U )
 80049f2:	887b      	ldrh	r3, [r7, #2]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d005      	beq.n	8004a04 <st25r3916comTx+0x2c>
            {
                platformSpiTxRx( comBuf, NULL, comBufIt );
            }
            
        #else
            platformSpiTxRx( txBuf, NULL, txLen );
 80049f8:	887b      	ldrh	r3, [r7, #2]
 80049fa:	461a      	mov	r2, r3
 80049fc:	2100      	movs	r1, #0
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f00a ffd2 	bl	800f9a8 <BSP_NFC0XCOMM_SendRecv>
        #endif /* ST25R_COM_SINGLETXRX */
            
#endif /* RFAL_USE_I2C */
    }
}
 8004a04:	bf00      	nop
 8004a06:	3708      	adds	r7, #8
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <st25r3916comRx>:


/*******************************************************************************/
static void st25r3916comRx( uint8_t* rxBuf, uint16_t rxLen )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	460b      	mov	r3, r1
 8004a16:	807b      	strh	r3, [r7, #2]
    if( rxLen > 0U )
 8004a18:	887b      	ldrh	r3, [r7, #2]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00e      	beq.n	8004a3c <st25r3916comRx+0x30>
    #ifdef ST25R_COM_SINGLETXRX
        RFAL_MEMSET( &comBuf[comBufIt], 0x00, RFAL_MIN( rxLen, (uint16_t)(ST25R3916_BUF_LEN - comBufIt) ) );     /* clear outgoing buffer                                  */
        platformSpiTxRx( comBuf, comBuf, RFAL_MIN( (comBufIt + rxLen), ST25R3916_BUF_LEN ) );                  /* transceive as a single SPI call                        */
        RFAL_MEMCPY( rxBuf, &comBuf[comBufIt], RFAL_MIN( rxLen, (uint16_t)(ST25R3916_BUF_LEN - comBufIt) ) );    /* copy from local buf to output buffer and skip cmd byte */
    #else
        if( rxBuf != NULL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d005      	beq.n	8004a30 <st25r3916comRx+0x24>
        {
            RFAL_MEMSET( rxBuf, 0x00, rxLen );                                                              /* clear outgoing buffer                                  */
 8004a24:	887b      	ldrh	r3, [r7, #2]
 8004a26:	461a      	mov	r2, r3
 8004a28:	2100      	movs	r1, #0
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f00c fd9c 	bl	8011568 <memset>
        }
        platformSpiTxRx( NULL, rxBuf, rxLen );
 8004a30:	887b      	ldrh	r3, [r7, #2]
 8004a32:	461a      	mov	r2, r3
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	2000      	movs	r0, #0
 8004a38:	f00a ffb6 	bl	800f9a8 <BSP_NFC0XCOMM_SendRecv>
    #endif /* ST25R_COM_SINGLETXRX */
#endif /* RFAL_USE_I2C */
    }
}
 8004a3c:	bf00      	nop
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <st25r3916comTxByte>:


/*******************************************************************************/
static void st25r3916comTxByte( uint8_t txByte, bool last, bool txOnly )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	71fb      	strb	r3, [r7, #7]
 8004a4e:	460b      	mov	r3, r1
 8004a50:	71bb      	strb	r3, [r7, #6]
 8004a52:	4613      	mov	r3, r2
 8004a54:	717b      	strb	r3, [r7, #5]
    uint8_t val = txByte;               /* MISRA 17.8: use intermediate variable */
 8004a56:	79fb      	ldrb	r3, [r7, #7]
 8004a58:	73fb      	strb	r3, [r7, #15]
    st25r3916comTx( &val, ST25R3916_REG_LEN, last, txOnly );
 8004a5a:	797b      	ldrb	r3, [r7, #5]
 8004a5c:	79ba      	ldrb	r2, [r7, #6]
 8004a5e:	f107 000f 	add.w	r0, r7, #15
 8004a62:	2101      	movs	r1, #1
 8004a64:	f7ff ffb8 	bl	80049d8 <st25r3916comTx>
}
 8004a68:	bf00      	nop
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <st25r3916ReadRegister>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode st25r3916ReadRegister( uint8_t reg, uint8_t* val )
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	4603      	mov	r3, r0
 8004a78:	6039      	str	r1, [r7, #0]
 8004a7a:	71fb      	strb	r3, [r7, #7]
    return st25r3916ReadMultipleRegisters( reg, val, ST25R3916_REG_LEN );
 8004a7c:	79fb      	ldrb	r3, [r7, #7]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	6839      	ldr	r1, [r7, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 f805 	bl	8004a92 <st25r3916ReadMultipleRegisters>
 8004a88:	4603      	mov	r3, r0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <st25r3916ReadMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r3916ReadMultipleRegisters( uint8_t reg, uint8_t* values, uint8_t length )
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b082      	sub	sp, #8
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	4603      	mov	r3, r0
 8004a9a:	6039      	str	r1, [r7, #0]
 8004a9c:	71fb      	strb	r3, [r7, #7]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	71bb      	strb	r3, [r7, #6]
    if( length > 0U )
 8004aa2:	79bb      	ldrb	r3, [r7, #6]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d01c      	beq.n	8004ae2 <st25r3916ReadMultipleRegisters+0x50>
    {
        st25r3916comStart();
 8004aa8:	f7ff ff5c 	bl	8004964 <st25r3916comStart>
        
        /* If is a space-B register send a direct command first */
        if( (reg & ST25R3916_SPACE_B) != 0U )
 8004aac:	79fb      	ldrb	r3, [r7, #7]
 8004aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d004      	beq.n	8004ac0 <st25r3916ReadMultipleRegisters+0x2e>
        {
            st25r3916comTxByte( ST25R3916_CMD_SPACE_B_ACCESS, false, false );
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	2100      	movs	r1, #0
 8004aba:	20fb      	movs	r0, #251	@ 0xfb
 8004abc:	f7ff ffc2 	bl	8004a44 <st25r3916comTxByte>
        }
        
        st25r3916comTxByte( ((reg & ~ST25R3916_SPACE_B) | ST25R3916_READ_MODE), true, false );
 8004ac0:	79fb      	ldrb	r3, [r7, #7]
 8004ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2200      	movs	r2, #0
 8004aca:	2101      	movs	r1, #1
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7ff ffb9 	bl	8004a44 <st25r3916comTxByte>
        st25r3916comRepeatStart();
        st25r3916comRx( values, length );
 8004ad2:	79bb      	ldrb	r3, [r7, #6]
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	6838      	ldr	r0, [r7, #0]
 8004ada:	f7ff ff97 	bl	8004a0c <st25r3916comRx>
        st25r3916comStop();
 8004ade:	f7ff ff61 	bl	80049a4 <st25r3916comStop>
    }
    
    return RFAL_ERR_NONE;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3708      	adds	r7, #8
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <st25r3916WriteRegister>:


/*******************************************************************************/
ReturnCode st25r3916WriteRegister( uint8_t reg, uint8_t val )
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	4603      	mov	r3, r0
 8004af4:	460a      	mov	r2, r1
 8004af6:	71fb      	strb	r3, [r7, #7]
 8004af8:	4613      	mov	r3, r2
 8004afa:	71bb      	strb	r3, [r7, #6]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 8004afc:	79bb      	ldrb	r3, [r7, #6]
 8004afe:	73fb      	strb	r3, [r7, #15]
    return st25r3916WriteMultipleRegisters( reg, &value, ST25R3916_REG_LEN );
 8004b00:	f107 010f 	add.w	r1, r7, #15
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	2201      	movs	r2, #1
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f000 f805 	bl	8004b18 <st25r3916WriteMultipleRegisters>
 8004b0e:	4603      	mov	r3, r0
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <st25r3916WriteMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r3916WriteMultipleRegisters( uint8_t reg, const uint8_t* values, uint8_t length )
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	4603      	mov	r3, r0
 8004b20:	6039      	str	r1, [r7, #0]
 8004b22:	71fb      	strb	r3, [r7, #7]
 8004b24:	4613      	mov	r3, r2
 8004b26:	71bb      	strb	r3, [r7, #6]
    if( length > 0U )
 8004b28:	79bb      	ldrb	r3, [r7, #6]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d023      	beq.n	8004b76 <st25r3916WriteMultipleRegisters+0x5e>
    {
        st25r3916comStart();
 8004b2e:	f7ff ff19 	bl	8004964 <st25r3916comStart>
        
        if( (reg & ST25R3916_SPACE_B) != 0U )
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d004      	beq.n	8004b46 <st25r3916WriteMultipleRegisters+0x2e>
        {
            st25r3916comTxByte( ST25R3916_CMD_SPACE_B_ACCESS, false, true );
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	2100      	movs	r1, #0
 8004b40:	20fb      	movs	r0, #251	@ 0xfb
 8004b42:	f7ff ff7f 	bl	8004a44 <st25r3916comTxByte>
        }
        
        st25r3916comTxByte( ((reg & ~ST25R3916_SPACE_B) | ST25R3916_WRITE_MODE), false, true );
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2201      	movs	r2, #1
 8004b50:	2100      	movs	r1, #0
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7ff ff76 	bl	8004a44 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8004b58:	79bb      	ldrb	r3, [r7, #6]
 8004b5a:	b299      	uxth	r1, r3
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	2201      	movs	r2, #1
 8004b60:	6838      	ldr	r0, [r7, #0]
 8004b62:	f7ff ff39 	bl	80049d8 <st25r3916comTx>
        st25r3916comStop();
 8004b66:	f7ff ff1d 	bl	80049a4 <st25r3916comStop>
        
        /* Send a WriteMultiReg event to LED handling */
        st25r3916ledEvtWrMultiReg( reg, values, length);
 8004b6a:	79ba      	ldrb	r2, [r7, #6]
 8004b6c:	79fb      	ldrb	r3, [r7, #7]
 8004b6e:	6839      	ldr	r1, [r7, #0]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f000 fc5e 	bl	8005432 <st25r3916ledEvtWrMultiReg>
    }
    
    return RFAL_ERR_NONE;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3708      	adds	r7, #8
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <st25r3916WriteFifo>:


/*******************************************************************************/
ReturnCode st25r3916WriteFifo( const uint8_t* values, uint16_t length )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	460b      	mov	r3, r1
 8004b8a:	807b      	strh	r3, [r7, #2]
    if( length > ST25R3916_FIFO_DEPTH )
 8004b8c:	887b      	ldrh	r3, [r7, #2]
 8004b8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b92:	d901      	bls.n	8004b98 <st25r3916WriteFifo+0x18>
    {
        return RFAL_ERR_PARAM;
 8004b94:	2307      	movs	r3, #7
 8004b96:	e012      	b.n	8004bbe <st25r3916WriteFifo+0x3e>
    }
    
    if( length > 0U )
 8004b98:	887b      	ldrh	r3, [r7, #2]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00e      	beq.n	8004bbc <st25r3916WriteFifo+0x3c>
    {
        st25r3916comStart();
 8004b9e:	f7ff fee1 	bl	8004964 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_FIFO_LOAD, false, true );
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	2080      	movs	r0, #128	@ 0x80
 8004ba8:	f7ff ff4c 	bl	8004a44 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8004bac:	8879      	ldrh	r1, [r7, #2]
 8004bae:	2301      	movs	r3, #1
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f7ff ff10 	bl	80049d8 <st25r3916comTx>
        st25r3916comStop();
 8004bb8:	f7ff fef4 	bl	80049a4 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <st25r3916ReadFifo>:


/*******************************************************************************/
ReturnCode st25r3916ReadFifo( uint8_t* buf, uint16_t length )
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b082      	sub	sp, #8
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
 8004bce:	460b      	mov	r3, r1
 8004bd0:	807b      	strh	r3, [r7, #2]
    if( length > 0U )
 8004bd2:	887b      	ldrh	r3, [r7, #2]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00d      	beq.n	8004bf4 <st25r3916ReadFifo+0x2e>
    {
        st25r3916comStart();
 8004bd8:	f7ff fec4 	bl	8004964 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_FIFO_READ, true, false );
 8004bdc:	2200      	movs	r2, #0
 8004bde:	2101      	movs	r1, #1
 8004be0:	209f      	movs	r0, #159	@ 0x9f
 8004be2:	f7ff ff2f 	bl	8004a44 <st25r3916comTxByte>
        
        st25r3916comRepeatStart();
        st25r3916comRx( buf, length );
 8004be6:	887b      	ldrh	r3, [r7, #2]
 8004be8:	4619      	mov	r1, r3
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7ff ff0e 	bl	8004a0c <st25r3916comRx>
        st25r3916comStop();
 8004bf0:	f7ff fed8 	bl	80049a4 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <st25r3916WritePTMem>:


/*******************************************************************************/
ReturnCode st25r3916WritePTMem( const uint8_t* values, uint16_t length )
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
 8004c06:	460b      	mov	r3, r1
 8004c08:	807b      	strh	r3, [r7, #2]
    if( length > ST25R3916_PTM_LEN )
 8004c0a:	887b      	ldrh	r3, [r7, #2]
 8004c0c:	2b30      	cmp	r3, #48	@ 0x30
 8004c0e:	d901      	bls.n	8004c14 <st25r3916WritePTMem+0x16>
    {
        return RFAL_ERR_PARAM;
 8004c10:	2307      	movs	r3, #7
 8004c12:	e012      	b.n	8004c3a <st25r3916WritePTMem+0x3c>
    }
    
    if( length > 0U )
 8004c14:	887b      	ldrh	r3, [r7, #2]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00e      	beq.n	8004c38 <st25r3916WritePTMem+0x3a>
    {
        st25r3916comStart();
 8004c1a:	f7ff fea3 	bl	8004964 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_PT_A_CONFIG_LOAD, false, true );
 8004c1e:	2201      	movs	r2, #1
 8004c20:	2100      	movs	r1, #0
 8004c22:	20a0      	movs	r0, #160	@ 0xa0
 8004c24:	f7ff ff0e 	bl	8004a44 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8004c28:	8879      	ldrh	r1, [r7, #2]
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7ff fed2 	bl	80049d8 <st25r3916comTx>
        st25r3916comStop();
 8004c34:	f7ff feb6 	bl	80049a4 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3708      	adds	r7, #8
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <st25r3916WritePTMemF>:
}


/*******************************************************************************/
ReturnCode st25r3916WritePTMemF( const uint8_t* values, uint16_t length )
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b082      	sub	sp, #8
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	807b      	strh	r3, [r7, #2]
    if( length > (ST25R3916_PTM_F_LEN + ST25R3916_PTM_TSN_LEN) )
 8004c4e:	887b      	ldrh	r3, [r7, #2]
 8004c50:	2b21      	cmp	r3, #33	@ 0x21
 8004c52:	d901      	bls.n	8004c58 <st25r3916WritePTMemF+0x16>
    {
        return RFAL_ERR_PARAM;
 8004c54:	2307      	movs	r3, #7
 8004c56:	e012      	b.n	8004c7e <st25r3916WritePTMemF+0x3c>
    }
    
    if( length > 0U )
 8004c58:	887b      	ldrh	r3, [r7, #2]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00e      	beq.n	8004c7c <st25r3916WritePTMemF+0x3a>
    {
        st25r3916comStart();
 8004c5e:	f7ff fe81 	bl	8004964 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_PT_F_CONFIG_LOAD, false, true );
 8004c62:	2201      	movs	r2, #1
 8004c64:	2100      	movs	r1, #0
 8004c66:	20a8      	movs	r0, #168	@ 0xa8
 8004c68:	f7ff feec 	bl	8004a44 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8004c6c:	8879      	ldrh	r1, [r7, #2]
 8004c6e:	2301      	movs	r3, #1
 8004c70:	2201      	movs	r2, #1
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7ff feb0 	bl	80049d8 <st25r3916comTx>
        st25r3916comStop();
 8004c78:	f7ff fe94 	bl	80049a4 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <st25r3916WritePTMemTSN>:


/*******************************************************************************/
ReturnCode st25r3916WritePTMemTSN( const uint8_t* values, uint16_t length )
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b082      	sub	sp, #8
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
 8004c8e:	460b      	mov	r3, r1
 8004c90:	807b      	strh	r3, [r7, #2]
    if( length > ST25R3916_PTM_TSN_LEN )
 8004c92:	887b      	ldrh	r3, [r7, #2]
 8004c94:	2b0c      	cmp	r3, #12
 8004c96:	d901      	bls.n	8004c9c <st25r3916WritePTMemTSN+0x16>
    {
        return RFAL_ERR_PARAM;
 8004c98:	2307      	movs	r3, #7
 8004c9a:	e012      	b.n	8004cc2 <st25r3916WritePTMemTSN+0x3c>
    }
    
    if(length > 0U)
 8004c9c:	887b      	ldrh	r3, [r7, #2]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00e      	beq.n	8004cc0 <st25r3916WritePTMemTSN+0x3a>
    {
        st25r3916comStart();
 8004ca2:	f7ff fe5f 	bl	8004964 <st25r3916comStart>
        st25r3916comTxByte( ST25R3916_PT_TSN_DATA_LOAD, false, true );
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	2100      	movs	r1, #0
 8004caa:	20ac      	movs	r0, #172	@ 0xac
 8004cac:	f7ff feca 	bl	8004a44 <st25r3916comTxByte>
        st25r3916comTx( values, length, true, true );
 8004cb0:	8879      	ldrh	r1, [r7, #2]
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7ff fe8e 	bl	80049d8 <st25r3916comTx>
        st25r3916comStop();
 8004cbc:	f7ff fe72 	bl	80049a4 <st25r3916comStop>
    }

    return RFAL_ERR_NONE;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <st25r3916ExecuteCommand>:


/*******************************************************************************/
ReturnCode st25r3916ExecuteCommand( uint8_t cmd )
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b082      	sub	sp, #8
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	71fb      	strb	r3, [r7, #7]
    st25r3916comStart();
 8004cd4:	f7ff fe46 	bl	8004964 <st25r3916comStart>
    st25r3916comTxByte( (cmd | ST25R3916_CMD_MODE ), true, true );
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7ff fead 	bl	8004a44 <st25r3916comTxByte>
    st25r3916comStop();
 8004cea:	f7ff fe5b 	bl	80049a4 <st25r3916comStop>
    
    /* Send a cmd event to LED handling */
    st25r3916ledEvtCmd(cmd);
 8004cee:	79fb      	ldrb	r3, [r7, #7]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fbc0 	bl	8005476 <st25r3916ledEvtCmd>
    
    return RFAL_ERR_NONE;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <st25r3916ReadTestRegister>:


/*******************************************************************************/
ReturnCode st25r3916ReadTestRegister( uint8_t reg, uint8_t* val )
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	4603      	mov	r3, r0
 8004d08:	6039      	str	r1, [r7, #0]
 8004d0a:	71fb      	strb	r3, [r7, #7]
    st25r3916comStart();
 8004d0c:	f7ff fe2a 	bl	8004964 <st25r3916comStart>
    st25r3916comTxByte( ST25R3916_CMD_TEST_ACCESS, false, false );
 8004d10:	2200      	movs	r2, #0
 8004d12:	2100      	movs	r1, #0
 8004d14:	20fc      	movs	r0, #252	@ 0xfc
 8004d16:	f7ff fe95 	bl	8004a44 <st25r3916comTxByte>
    st25r3916comTxByte( (reg | ST25R3916_READ_MODE), true, false );
 8004d1a:	79fb      	ldrb	r3, [r7, #7]
 8004d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2200      	movs	r2, #0
 8004d24:	2101      	movs	r1, #1
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7ff fe8c 	bl	8004a44 <st25r3916comTxByte>
    st25r3916comRepeatStart();
    st25r3916comRx( val, ST25R3916_REG_LEN );
 8004d2c:	2101      	movs	r1, #1
 8004d2e:	6838      	ldr	r0, [r7, #0]
 8004d30:	f7ff fe6c 	bl	8004a0c <st25r3916comRx>
    st25r3916comStop();
 8004d34:	f7ff fe36 	bl	80049a4 <st25r3916comStop>
    
    return RFAL_ERR_NONE;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <st25r3916WriteTestRegister>:


/*******************************************************************************/
ReturnCode st25r3916WriteTestRegister( uint8_t reg, uint8_t val )
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b084      	sub	sp, #16
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	4603      	mov	r3, r0
 8004d4a:	460a      	mov	r2, r1
 8004d4c:	71fb      	strb	r3, [r7, #7]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	71bb      	strb	r3, [r7, #6]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 8004d52:	79bb      	ldrb	r3, [r7, #6]
 8004d54:	73fb      	strb	r3, [r7, #15]

    st25r3916comStart();
 8004d56:	f7ff fe05 	bl	8004964 <st25r3916comStart>
    st25r3916comTxByte( ST25R3916_CMD_TEST_ACCESS, false, true );
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	20fc      	movs	r0, #252	@ 0xfc
 8004d60:	f7ff fe70 	bl	8004a44 <st25r3916comTxByte>
    st25r3916comTxByte( (reg | ST25R3916_WRITE_MODE), false, true );
 8004d64:	79fb      	ldrb	r3, [r7, #7]
 8004d66:	2201      	movs	r2, #1
 8004d68:	2100      	movs	r1, #0
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7ff fe6a 	bl	8004a44 <st25r3916comTxByte>
    st25r3916comTx( &value, ST25R3916_REG_LEN, true, true );
 8004d70:	f107 000f 	add.w	r0, r7, #15
 8004d74:	2301      	movs	r3, #1
 8004d76:	2201      	movs	r2, #1
 8004d78:	2101      	movs	r1, #1
 8004d7a:	f7ff fe2d 	bl	80049d8 <st25r3916comTx>
    st25r3916comStop();
 8004d7e:	f7ff fe11 	bl	80049a4 <st25r3916comStop>
    
    return RFAL_ERR_NONE;
 8004d82:	2300      	movs	r3, #0
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <st25r3916ClrRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ClrRegisterBits( uint8_t reg, uint8_t clr_mask )
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	4603      	mov	r3, r0
 8004d94:	460a      	mov	r2, r1
 8004d96:	71fb      	strb	r3, [r7, #7]
 8004d98:	4613      	mov	r3, r2
 8004d9a:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 8004d9c:	f107 020d 	add.w	r2, r7, #13
 8004da0:	79fb      	ldrb	r3, [r7, #7]
 8004da2:	4611      	mov	r1, r2
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7ff fe63 	bl	8004a70 <st25r3916ReadRegister>
 8004daa:	4603      	mov	r3, r0
 8004dac:	81fb      	strh	r3, [r7, #14]
 8004dae:	89fb      	ldrh	r3, [r7, #14]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d001      	beq.n	8004db8 <st25r3916ClrRegisterBits+0x2c>
 8004db4:	89fb      	ldrh	r3, [r7, #14]
 8004db6:	e01c      	b.n	8004df2 <st25r3916ClrRegisterBits+0x66>
    
    /* Only perform a Write if value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == (uint8_t)(rdVal & ~clr_mask)) )
 8004db8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004dbc:	43db      	mvns	r3, r3
 8004dbe:	b25a      	sxtb	r2, r3
 8004dc0:	7b7b      	ldrb	r3, [r7, #13]
 8004dc2:	b25b      	sxtb	r3, r3
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	b25a      	sxtb	r2, r3
 8004dc8:	7b7b      	ldrb	r3, [r7, #13]
 8004dca:	b25b      	sxtb	r3, r3
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d101      	bne.n	8004dd4 <st25r3916ClrRegisterBits+0x48>
    {
        return RFAL_ERR_NONE;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	e00e      	b.n	8004df2 <st25r3916ClrRegisterBits+0x66>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, (uint8_t)(rdVal & ~clr_mask) );
 8004dd4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	b25a      	sxtb	r2, r3
 8004ddc:	7b7b      	ldrb	r3, [r7, #13]
 8004dde:	b25b      	sxtb	r3, r3
 8004de0:	4013      	ands	r3, r2
 8004de2:	b25b      	sxtb	r3, r3
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	79fb      	ldrb	r3, [r7, #7]
 8004de8:	4611      	mov	r1, r2
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7ff fe7e 	bl	8004aec <st25r3916WriteRegister>
 8004df0:	4603      	mov	r3, r0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <st25r3916SetRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916SetRegisterBits( uint8_t reg, uint8_t set_mask )
{
 8004dfa:	b580      	push	{r7, lr}
 8004dfc:	b084      	sub	sp, #16
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	4603      	mov	r3, r0
 8004e02:	460a      	mov	r2, r1
 8004e04:	71fb      	strb	r3, [r7, #7]
 8004e06:	4613      	mov	r3, r2
 8004e08:	71bb      	strb	r3, [r7, #6]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 8004e0a:	f107 020d 	add.w	r2, r7, #13
 8004e0e:	79fb      	ldrb	r3, [r7, #7]
 8004e10:	4611      	mov	r1, r2
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7ff fe2c 	bl	8004a70 <st25r3916ReadRegister>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	81fb      	strh	r3, [r7, #14]
 8004e1c:	89fb      	ldrh	r3, [r7, #14]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <st25r3916SetRegisterBits+0x2c>
 8004e22:	89fb      	ldrh	r3, [r7, #14]
 8004e24:	e012      	b.n	8004e4c <st25r3916SetRegisterBits+0x52>
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == (rdVal | set_mask)) )
 8004e26:	7b7a      	ldrb	r2, [r7, #13]
 8004e28:	79bb      	ldrb	r3, [r7, #6]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	7b7b      	ldrb	r3, [r7, #13]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d101      	bne.n	8004e38 <st25r3916SetRegisterBits+0x3e>
    {
        return RFAL_ERR_NONE;
 8004e34:	2300      	movs	r3, #0
 8004e36:	e009      	b.n	8004e4c <st25r3916SetRegisterBits+0x52>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, (rdVal | set_mask) );
 8004e38:	7b7a      	ldrb	r2, [r7, #13]
 8004e3a:	79bb      	ldrb	r3, [r7, #6]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	79fb      	ldrb	r3, [r7, #7]
 8004e42:	4611      	mov	r1, r2
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff fe51 	bl	8004aec <st25r3916WriteRegister>
 8004e4a:	4603      	mov	r3, r0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <st25r3916ChangeRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ChangeRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	71fb      	strb	r3, [r7, #7]
 8004e5e:	460b      	mov	r3, r1
 8004e60:	71bb      	strb	r3, [r7, #6]
 8004e62:	4613      	mov	r3, r2
 8004e64:	717b      	strb	r3, [r7, #5]
    return st25r3916ModifyRegister(reg, valueMask, (valueMask & value) );
 8004e66:	79ba      	ldrb	r2, [r7, #6]
 8004e68:	797b      	ldrb	r3, [r7, #5]
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	79b9      	ldrb	r1, [r7, #6]
 8004e70:	79fb      	ldrb	r3, [r7, #7]
 8004e72:	4618      	mov	r0, r3
 8004e74:	f000 f805 	bl	8004e82 <st25r3916ModifyRegister>
 8004e78:	4603      	mov	r3, r0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <st25r3916ModifyRegister>:


/*******************************************************************************/
ReturnCode st25r3916ModifyRegister( uint8_t reg, uint8_t clr_mask, uint8_t set_mask )
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b084      	sub	sp, #16
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	4603      	mov	r3, r0
 8004e8a:	71fb      	strb	r3, [r7, #7]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	71bb      	strb	r3, [r7, #6]
 8004e90:	4613      	mov	r3, r2
 8004e92:	717b      	strb	r3, [r7, #5]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadRegister(reg, &rdVal) );
 8004e94:	f107 020c 	add.w	r2, r7, #12
 8004e98:	79fb      	ldrb	r3, [r7, #7]
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7ff fde7 	bl	8004a70 <st25r3916ReadRegister>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	81fb      	strh	r3, [r7, #14]
 8004ea6:	89fb      	ldrh	r3, [r7, #14]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d001      	beq.n	8004eb0 <st25r3916ModifyRegister+0x2e>
 8004eac:	89fb      	ldrh	r3, [r7, #14]
 8004eae:	e019      	b.n	8004ee4 <st25r3916ModifyRegister+0x62>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~clr_mask);
 8004eb0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	b25a      	sxtb	r2, r3
 8004eb8:	7b3b      	ldrb	r3, [r7, #12]
 8004eba:	b25b      	sxtb	r3, r3
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	b25b      	sxtb	r3, r3
 8004ec0:	737b      	strb	r3, [r7, #13]
    wrVal |= set_mask;
 8004ec2:	7b7a      	ldrb	r2, [r7, #13]
 8004ec4:	797b      	ldrb	r3, [r7, #5]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	737b      	strb	r3, [r7, #13]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == wrVal) )
 8004eca:	7b3b      	ldrb	r3, [r7, #12]
 8004ecc:	7b7a      	ldrb	r2, [r7, #13]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d101      	bne.n	8004ed6 <st25r3916ModifyRegister+0x54>
    {
        return RFAL_ERR_NONE;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	e006      	b.n	8004ee4 <st25r3916ModifyRegister+0x62>
    }
    
    /* Write new reg value */
    return st25r3916WriteRegister(reg, wrVal );
 8004ed6:	7b7a      	ldrb	r2, [r7, #13]
 8004ed8:	79fb      	ldrb	r3, [r7, #7]
 8004eda:	4611      	mov	r1, r2
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7ff fe05 	bl	8004aec <st25r3916WriteRegister>
 8004ee2:	4603      	mov	r3, r0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <st25r3916ChangeTestRegisterBits>:


/*******************************************************************************/
ReturnCode st25r3916ChangeTestRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	71fb      	strb	r3, [r7, #7]
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	71bb      	strb	r3, [r7, #6]
 8004efa:	4613      	mov	r3, r2
 8004efc:	717b      	strb	r3, [r7, #5]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r3916ReadTestRegister(reg, &rdVal) );
 8004efe:	f107 020c 	add.w	r2, r7, #12
 8004f02:	79fb      	ldrb	r3, [r7, #7]
 8004f04:	4611      	mov	r1, r2
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff fefa 	bl	8004d00 <st25r3916ReadTestRegister>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	81fb      	strh	r3, [r7, #14]
 8004f10:	89fb      	ldrh	r3, [r7, #14]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <st25r3916ChangeTestRegisterBits+0x2e>
 8004f16:	89fb      	ldrh	r3, [r7, #14]
 8004f18:	e01c      	b.n	8004f54 <st25r3916ChangeTestRegisterBits+0x68>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~valueMask);
 8004f1a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004f1e:	43db      	mvns	r3, r3
 8004f20:	b25a      	sxtb	r2, r3
 8004f22:	7b3b      	ldrb	r3, [r7, #12]
 8004f24:	b25b      	sxtb	r3, r3
 8004f26:	4013      	ands	r3, r2
 8004f28:	b25b      	sxtb	r3, r3
 8004f2a:	737b      	strb	r3, [r7, #13]
    wrVal |= (uint8_t)(value & valueMask);
 8004f2c:	797a      	ldrb	r2, [r7, #5]
 8004f2e:	79bb      	ldrb	r3, [r7, #6]
 8004f30:	4013      	ands	r3, r2
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	7b7b      	ldrb	r3, [r7, #13]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	737b      	strb	r3, [r7, #13]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R3916_OPTIMIZE && (rdVal == wrVal) )
 8004f3a:	7b3b      	ldrb	r3, [r7, #12]
 8004f3c:	7b7a      	ldrb	r2, [r7, #13]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d101      	bne.n	8004f46 <st25r3916ChangeTestRegisterBits+0x5a>
    {
        return RFAL_ERR_NONE;
 8004f42:	2300      	movs	r3, #0
 8004f44:	e006      	b.n	8004f54 <st25r3916ChangeTestRegisterBits+0x68>
    }
    
    /* Write new reg value */
    return st25r3916WriteTestRegister(reg, wrVal );
 8004f46:	7b7a      	ldrb	r2, [r7, #13]
 8004f48:	79fb      	ldrb	r3, [r7, #7]
 8004f4a:	4611      	mov	r1, r2
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7ff fef8 	bl	8004d42 <st25r3916WriteTestRegister>
 8004f52:	4603      	mov	r3, r0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <st25r3916CheckReg>:


/*******************************************************************************/
bool st25r3916CheckReg( uint8_t reg, uint8_t mask, uint8_t val )
{    
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	4603      	mov	r3, r0
 8004f64:	71fb      	strb	r3, [r7, #7]
 8004f66:	460b      	mov	r3, r1
 8004f68:	71bb      	strb	r3, [r7, #6]
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	717b      	strb	r3, [r7, #5]
    uint8_t regVal;
    
    regVal = 0;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	73fb      	strb	r3, [r7, #15]
    st25r3916ReadRegister( reg, &regVal );
 8004f72:	f107 020f 	add.w	r2, r7, #15
 8004f76:	79fb      	ldrb	r3, [r7, #7]
 8004f78:	4611      	mov	r1, r2
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7ff fd78 	bl	8004a70 <st25r3916ReadRegister>
    
    return ( (regVal & mask) == val );
 8004f80:	7bfa      	ldrb	r2, [r7, #15]
 8004f82:	79bb      	ldrb	r3, [r7, #6]
 8004f84:	4013      	ands	r3, r2
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	797a      	ldrb	r2, [r7, #5]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	bf0c      	ite	eq
 8004f8e:	2301      	moveq	r3, #1
 8004f90:	2300      	movne	r3, #0
 8004f92:	b2db      	uxtb	r3, r3
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <st25r3916IsRegValid>:


/*******************************************************************************/
bool st25r3916IsRegValid( uint8_t reg )
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	71fb      	strb	r3, [r7, #7]
    if( !(( (int16_t)reg >= (int16_t)ST25R3916_REG_IO_CONF1) && (reg <= (ST25R3916_SPACE_B | ST25R3916_REG_IC_IDENTITY)) ))
 8004fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	da01      	bge.n	8004fb2 <st25r3916IsRegValid+0x16>
    {
        return false;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	e000      	b.n	8004fb4 <st25r3916IsRegValid+0x18>
    }    
    return true;
 8004fb2:	2301      	movs	r3, #1
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <__NVIC_EnableIRQ>:
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	db0b      	blt.n	8004fea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fd2:	79fb      	ldrb	r3, [r7, #7]
 8004fd4:	f003 021f 	and.w	r2, r3, #31
 8004fd8:	4907      	ldr	r1, [pc, #28]	@ (8004ff8 <__NVIC_EnableIRQ+0x38>)
 8004fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fde:	095b      	lsrs	r3, r3, #5
 8004fe0:	2001      	movs	r0, #1
 8004fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8004fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	e000e100 	.word	0xe000e100

08004ffc <__NVIC_DisableIRQ>:
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	4603      	mov	r3, r0
 8005004:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800500a:	2b00      	cmp	r3, #0
 800500c:	db12      	blt.n	8005034 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	f003 021f 	and.w	r2, r3, #31
 8005014:	490a      	ldr	r1, [pc, #40]	@ (8005040 <__NVIC_DisableIRQ+0x44>)
 8005016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800501a:	095b      	lsrs	r3, r3, #5
 800501c:	2001      	movs	r0, #1
 800501e:	fa00 f202 	lsl.w	r2, r0, r2
 8005022:	3320      	adds	r3, #32
 8005024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005028:	f3bf 8f4f 	dsb	sy
}
 800502c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800502e:	f3bf 8f6f 	isb	sy
}
 8005032:	bf00      	nop
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr
 8005040:	e000e100 	.word	0xe000e100

08005044 <st25r3916InitInterrupts>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
void st25r3916InitInterrupts( void )
{
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
    platformIrqST25RPinInitialize();
    platformIrqST25RSetCallback( st25r3916Isr );
    
    
    st25r3916interrupt.callback     = NULL;
 8005048:	4b08      	ldr	r3, [pc, #32]	@ (800506c <st25r3916InitInterrupts+0x28>)
 800504a:	2200      	movs	r2, #0
 800504c:	605a      	str	r2, [r3, #4]
    st25r3916interrupt.prevCallback = NULL;
 800504e:	4b07      	ldr	r3, [pc, #28]	@ (800506c <st25r3916InitInterrupts+0x28>)
 8005050:	2200      	movs	r2, #0
 8005052:	601a      	str	r2, [r3, #0]
    st25r3916interrupt.status       = ST25R3916_IRQ_MASK_NONE;
 8005054:	4b05      	ldr	r3, [pc, #20]	@ (800506c <st25r3916InitInterrupts+0x28>)
 8005056:	2200      	movs	r2, #0
 8005058:	609a      	str	r2, [r3, #8]
    st25r3916interrupt.mask         = ST25R3916_IRQ_MASK_NONE;
 800505a:	4b04      	ldr	r3, [pc, #16]	@ (800506c <st25r3916InitInterrupts+0x28>)
 800505c:	2200      	movs	r2, #0
 800505e:	60da      	str	r2, [r3, #12]
}
 8005060:	bf00      	nop
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	200005a4 	.word	0x200005a4

08005070 <st25r3916Isr>:


/*******************************************************************************/
void st25r3916Isr( void )
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
    st25r3916CheckForReceivedInterrupts();
 8005074:	f000 f80c 	bl	8005090 <st25r3916CheckForReceivedInterrupts>
    
    // Check if callback is set and run it
    if( NULL != st25r3916interrupt.callback )
 8005078:	4b04      	ldr	r3, [pc, #16]	@ (800508c <st25r3916Isr+0x1c>)
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d002      	beq.n	8005086 <st25r3916Isr+0x16>
    {
        st25r3916interrupt.callback();
 8005080:	4b02      	ldr	r3, [pc, #8]	@ (800508c <st25r3916Isr+0x1c>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	4798      	blx	r3
    }
}
 8005086:	bf00      	nop
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	200005a4 	.word	0x200005a4

08005090 <st25r3916CheckForReceivedInterrupts>:


/*******************************************************************************/
void st25r3916CheckForReceivedInterrupts( void )
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
    uint8_t  iregs[ST25R3916_INT_REGS_LEN];
    uint32_t irqStatus;
    
    /* Initialize iregs */
    irqStatus = ST25R3916_IRQ_MASK_NONE;
 8005096:	2300      	movs	r3, #0
 8005098:	607b      	str	r3, [r7, #4]
    RFAL_MEMSET( iregs, (int32_t)(ST25R3916_IRQ_MASK_ALL & 0xFFU), ST25R3916_INT_REGS_LEN );
 800509a:	463b      	mov	r3, r7
 800509c:	2204      	movs	r2, #4
 800509e:	21ff      	movs	r1, #255	@ 0xff
 80050a0:	4618      	mov	r0, r3
 80050a2:	f00c fa61 	bl	8011568 <memset>
    
    
    /* In case the IRQ is Edge (not Level) triggered read IRQs until done */
   while( platformGpioIsHigh( ST25R_INT_PORT, ST25R_INT_PIN ) )
 80050a6:	e019      	b.n	80050dc <st25r3916CheckForReceivedInterrupts+0x4c>
   {
       st25r3916ReadMultipleRegisters( ST25R3916_REG_IRQ_MAIN, iregs, ST25R3916_INT_REGS_LEN );
 80050a8:	463b      	mov	r3, r7
 80050aa:	2204      	movs	r2, #4
 80050ac:	4619      	mov	r1, r3
 80050ae:	201a      	movs	r0, #26
 80050b0:	f7ff fcef 	bl	8004a92 <st25r3916ReadMultipleRegisters>
       
       irqStatus |= (uint32_t)iregs[0];
 80050b4:	783b      	ldrb	r3, [r7, #0]
 80050b6:	461a      	mov	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[1]<<8;
 80050be:	787b      	ldrb	r3, [r7, #1]
 80050c0:	021b      	lsls	r3, r3, #8
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[2]<<16;
 80050c8:	78bb      	ldrb	r3, [r7, #2]
 80050ca:	041b      	lsls	r3, r3, #16
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[3]<<24;
 80050d2:	78fb      	ldrb	r3, [r7, #3]
 80050d4:	061b      	lsls	r3, r3, #24
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	4313      	orrs	r3, r2
 80050da:	607b      	str	r3, [r7, #4]
   while( platformGpioIsHigh( ST25R_INT_PORT, ST25R_INT_PIN ) )
 80050dc:	2101      	movs	r1, #1
 80050de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80050e2:	f001 fe35 	bl	8006d50 <HAL_GPIO_ReadPin>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d0dd      	beq.n	80050a8 <st25r3916CheckForReceivedInterrupts+0x18>
   }
   
   /* Forward all interrupts, even masked ones to application */
   platformProtectST25RIrqStatus();
 80050ec:	4b16      	ldr	r3, [pc, #88]	@ (8005148 <st25r3916CheckForReceivedInterrupts+0xb8>)
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	3301      	adds	r3, #1
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	4b14      	ldr	r3, [pc, #80]	@ (8005148 <st25r3916CheckForReceivedInterrupts+0xb8>)
 80050f6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80050f8:	f3bf 8f4f 	dsb	sy
}
 80050fc:	bf00      	nop
 80050fe:	2006      	movs	r0, #6
 8005100:	f7ff ff7c 	bl	8004ffc <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8005104:	f3bf 8f4f 	dsb	sy
}
 8005108:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800510a:	f3bf 8f6f 	isb	sy
}
 800510e:	bf00      	nop
   st25r3916interrupt.status |= irqStatus;
 8005110:	4b0e      	ldr	r3, [pc, #56]	@ (800514c <st25r3916CheckForReceivedInterrupts+0xbc>)
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4313      	orrs	r3, r2
 8005118:	4a0c      	ldr	r2, [pc, #48]	@ (800514c <st25r3916CheckForReceivedInterrupts+0xbc>)
 800511a:	6093      	str	r3, [r2, #8]
   platformUnprotectST25RIrqStatus();
 800511c:	4b0a      	ldr	r3, [pc, #40]	@ (8005148 <st25r3916CheckForReceivedInterrupts+0xb8>)
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	3b01      	subs	r3, #1
 8005122:	b2da      	uxtb	r2, r3
 8005124:	4b08      	ldr	r3, [pc, #32]	@ (8005148 <st25r3916CheckForReceivedInterrupts+0xb8>)
 8005126:	701a      	strb	r2, [r3, #0]
 8005128:	4b07      	ldr	r3, [pc, #28]	@ (8005148 <st25r3916CheckForReceivedInterrupts+0xb8>)
 800512a:	781b      	ldrb	r3, [r3, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d102      	bne.n	8005136 <st25r3916CheckForReceivedInterrupts+0xa6>
 8005130:	2006      	movs	r0, #6
 8005132:	f7ff ff45 	bl	8004fc0 <__NVIC_EnableIRQ>
   
   /* Send an IRQ event to LED handling */
   st25r3916ledEvtIrq( st25r3916interrupt.status );
 8005136:	4b05      	ldr	r3, [pc, #20]	@ (800514c <st25r3916CheckForReceivedInterrupts+0xbc>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	4618      	mov	r0, r3
 800513c:	f000 f941 	bl	80053c2 <st25r3916ledEvtIrq>
}
 8005140:	bf00      	nop
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}
 8005148:	20000f50 	.word	0x20000f50
 800514c:	200005a4 	.word	0x200005a4

08005150 <st25r3916ModifyInterrupts>:


/*******************************************************************************/
void st25r3916ModifyInterrupts(uint32_t clr_mask, uint32_t set_mask)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
    uint8_t  i;
    uint32_t old_mask;
    uint32_t new_mask;
    

    old_mask = st25r3916interrupt.mask;
 800515a:	4b1e      	ldr	r3, [pc, #120]	@ (80051d4 <st25r3916ModifyInterrupts+0x84>)
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	613b      	str	r3, [r7, #16]
    new_mask = ((~old_mask & set_mask) | (old_mask & clr_mask));
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	43da      	mvns	r2, r3
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	401a      	ands	r2, r3
 8005168:	6939      	ldr	r1, [r7, #16]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	400b      	ands	r3, r1
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]
    st25r3916interrupt.mask &= ~clr_mask;
 8005172:	4b18      	ldr	r3, [pc, #96]	@ (80051d4 <st25r3916ModifyInterrupts+0x84>)
 8005174:	68da      	ldr	r2, [r3, #12]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	43db      	mvns	r3, r3
 800517a:	4013      	ands	r3, r2
 800517c:	4a15      	ldr	r2, [pc, #84]	@ (80051d4 <st25r3916ModifyInterrupts+0x84>)
 800517e:	60d3      	str	r3, [r2, #12]
    st25r3916interrupt.mask |= set_mask;
 8005180:	4b14      	ldr	r3, [pc, #80]	@ (80051d4 <st25r3916ModifyInterrupts+0x84>)
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	4313      	orrs	r3, r2
 8005188:	4a12      	ldr	r2, [pc, #72]	@ (80051d4 <st25r3916ModifyInterrupts+0x84>)
 800518a:	60d3      	str	r3, [r2, #12]
    
    for(i=0; i<ST25R3916_INT_REGS_LEN; i++)
 800518c:	2300      	movs	r3, #0
 800518e:	75fb      	strb	r3, [r7, #23]
 8005190:	e019      	b.n	80051c6 <st25r3916ModifyInterrupts+0x76>
    { 
        if( ((new_mask >> (8U*i)) & 0xFFU) == 0U )
 8005192:	7dfb      	ldrb	r3, [r7, #23]
 8005194:	00db      	lsls	r3, r3, #3
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	fa22 f303 	lsr.w	r3, r2, r3
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00d      	beq.n	80051be <st25r3916ModifyInterrupts+0x6e>
        {
            continue;
        }
        
        st25r3916WriteRegister(ST25R3916_REG_IRQ_MASK_MAIN + i, (uint8_t)((st25r3916interrupt.mask>>(8U*i)) & 0xFFU) );
 80051a2:	7dfb      	ldrb	r3, [r7, #23]
 80051a4:	3316      	adds	r3, #22
 80051a6:	b2d8      	uxtb	r0, r3
 80051a8:	4b0a      	ldr	r3, [pc, #40]	@ (80051d4 <st25r3916ModifyInterrupts+0x84>)
 80051aa:	68da      	ldr	r2, [r3, #12]
 80051ac:	7dfb      	ldrb	r3, [r7, #23]
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	fa22 f303 	lsr.w	r3, r2, r3
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	4619      	mov	r1, r3
 80051b8:	f7ff fc98 	bl	8004aec <st25r3916WriteRegister>
 80051bc:	e000      	b.n	80051c0 <st25r3916ModifyInterrupts+0x70>
            continue;
 80051be:	bf00      	nop
    for(i=0; i<ST25R3916_INT_REGS_LEN; i++)
 80051c0:	7dfb      	ldrb	r3, [r7, #23]
 80051c2:	3301      	adds	r3, #1
 80051c4:	75fb      	strb	r3, [r7, #23]
 80051c6:	7dfb      	ldrb	r3, [r7, #23]
 80051c8:	2b03      	cmp	r3, #3
 80051ca:	d9e2      	bls.n	8005192 <st25r3916ModifyInterrupts+0x42>
    }
    return;
 80051cc:	bf00      	nop
}
 80051ce:	3718      	adds	r7, #24
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	200005a4 	.word	0x200005a4

080051d8 <st25r3916WaitForInterruptsTimed>:


/*******************************************************************************/
uint32_t st25r3916WaitForInterruptsTimed( uint32_t mask, uint16_t tmo )
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	460b      	mov	r3, r1
 80051e2:	807b      	strh	r3, [r7, #2]
    uint32_t tmrDelay;
    uint32_t status;
    
    tmrDelay = platformTimerCreate( tmo );
 80051e4:	887b      	ldrh	r3, [r7, #2]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f000 f965 	bl	80054b6 <timerCalculateTimer>
 80051ec:	60f8      	str	r0, [r7, #12]
    
    /* Run until specific interrupt has happen or the timer has expired */
    do 
    {
        status = (st25r3916interrupt.status & mask);
 80051ee:	4b22      	ldr	r3, [pc, #136]	@ (8005278 <st25r3916WaitForInterruptsTimed+0xa0>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	4013      	ands	r3, r2
 80051f6:	60bb      	str	r3, [r7, #8]
    } while( ( (!platformTimerIsExpired( tmrDelay )) || (tmo == 0U)) && (status == 0U) );
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f000 f96a 	bl	80054d2 <timerIsExpired>
 80051fe:	4603      	mov	r3, r0
 8005200:	f083 0301 	eor.w	r3, r3, #1
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d102      	bne.n	8005210 <st25r3916WaitForInterruptsTimed+0x38>
 800520a:	887b      	ldrh	r3, [r7, #2]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d102      	bne.n	8005216 <st25r3916WaitForInterruptsTimed+0x3e>
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d0eb      	beq.n	80051ee <st25r3916WaitForInterruptsTimed+0x16>
    
    platformTimerDestroy( tmrDelay );

    status = st25r3916interrupt.status & mask;
 8005216:	4b18      	ldr	r3, [pc, #96]	@ (8005278 <st25r3916WaitForInterruptsTimed+0xa0>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	4013      	ands	r3, r2
 800521e:	60bb      	str	r3, [r7, #8]
    
    platformProtectST25RIrqStatus();
 8005220:	4b16      	ldr	r3, [pc, #88]	@ (800527c <st25r3916WaitForInterruptsTimed+0xa4>)
 8005222:	781b      	ldrb	r3, [r3, #0]
 8005224:	3301      	adds	r3, #1
 8005226:	b2da      	uxtb	r2, r3
 8005228:	4b14      	ldr	r3, [pc, #80]	@ (800527c <st25r3916WaitForInterruptsTimed+0xa4>)
 800522a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800522c:	f3bf 8f4f 	dsb	sy
}
 8005230:	bf00      	nop
 8005232:	2006      	movs	r0, #6
 8005234:	f7ff fee2 	bl	8004ffc <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8005238:	f3bf 8f4f 	dsb	sy
}
 800523c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800523e:	f3bf 8f6f 	isb	sy
}
 8005242:	bf00      	nop
    st25r3916interrupt.status &= ~status;
 8005244:	4b0c      	ldr	r3, [pc, #48]	@ (8005278 <st25r3916WaitForInterruptsTimed+0xa0>)
 8005246:	689a      	ldr	r2, [r3, #8]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	43db      	mvns	r3, r3
 800524c:	4013      	ands	r3, r2
 800524e:	4a0a      	ldr	r2, [pc, #40]	@ (8005278 <st25r3916WaitForInterruptsTimed+0xa0>)
 8005250:	6093      	str	r3, [r2, #8]
    platformUnprotectST25RIrqStatus();
 8005252:	4b0a      	ldr	r3, [pc, #40]	@ (800527c <st25r3916WaitForInterruptsTimed+0xa4>)
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	3b01      	subs	r3, #1
 8005258:	b2da      	uxtb	r2, r3
 800525a:	4b08      	ldr	r3, [pc, #32]	@ (800527c <st25r3916WaitForInterruptsTimed+0xa4>)
 800525c:	701a      	strb	r2, [r3, #0]
 800525e:	4b07      	ldr	r3, [pc, #28]	@ (800527c <st25r3916WaitForInterruptsTimed+0xa4>)
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d102      	bne.n	800526c <st25r3916WaitForInterruptsTimed+0x94>
 8005266:	2006      	movs	r0, #6
 8005268:	f7ff feaa 	bl	8004fc0 <__NVIC_EnableIRQ>
    
    return status;
 800526c:	68bb      	ldr	r3, [r7, #8]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	200005a4 	.word	0x200005a4
 800527c:	20000f50 	.word	0x20000f50

08005280 <st25r3916GetInterrupt>:


/*******************************************************************************/
uint32_t st25r3916GetInterrupt( uint32_t mask )
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
    uint32_t irqs;

    irqs = (st25r3916interrupt.status & mask);
 8005288:	4b19      	ldr	r3, [pc, #100]	@ (80052f0 <st25r3916GetInterrupt+0x70>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	4013      	ands	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
    if(irqs != ST25R3916_IRQ_MASK_NONE)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d025      	beq.n	80052e4 <st25r3916GetInterrupt+0x64>
    {
        platformProtectST25RIrqStatus();
 8005298:	4b16      	ldr	r3, [pc, #88]	@ (80052f4 <st25r3916GetInterrupt+0x74>)
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	3301      	adds	r3, #1
 800529e:	b2da      	uxtb	r2, r3
 80052a0:	4b14      	ldr	r3, [pc, #80]	@ (80052f4 <st25r3916GetInterrupt+0x74>)
 80052a2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80052a4:	f3bf 8f4f 	dsb	sy
}
 80052a8:	bf00      	nop
 80052aa:	2006      	movs	r0, #6
 80052ac:	f7ff fea6 	bl	8004ffc <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 80052b0:	f3bf 8f4f 	dsb	sy
}
 80052b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80052b6:	f3bf 8f6f 	isb	sy
}
 80052ba:	bf00      	nop
        st25r3916interrupt.status &= ~irqs;
 80052bc:	4b0c      	ldr	r3, [pc, #48]	@ (80052f0 <st25r3916GetInterrupt+0x70>)
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	43db      	mvns	r3, r3
 80052c4:	4013      	ands	r3, r2
 80052c6:	4a0a      	ldr	r2, [pc, #40]	@ (80052f0 <st25r3916GetInterrupt+0x70>)
 80052c8:	6093      	str	r3, [r2, #8]
        platformUnprotectST25RIrqStatus();
 80052ca:	4b0a      	ldr	r3, [pc, #40]	@ (80052f4 <st25r3916GetInterrupt+0x74>)
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b2da      	uxtb	r2, r3
 80052d2:	4b08      	ldr	r3, [pc, #32]	@ (80052f4 <st25r3916GetInterrupt+0x74>)
 80052d4:	701a      	strb	r2, [r3, #0]
 80052d6:	4b07      	ldr	r3, [pc, #28]	@ (80052f4 <st25r3916GetInterrupt+0x74>)
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d102      	bne.n	80052e4 <st25r3916GetInterrupt+0x64>
 80052de:	2006      	movs	r0, #6
 80052e0:	f7ff fe6e 	bl	8004fc0 <__NVIC_EnableIRQ>
    }

    return irqs;
 80052e4:	68fb      	ldr	r3, [r7, #12]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	200005a4 	.word	0x200005a4
 80052f4:	20000f50 	.word	0x20000f50

080052f8 <st25r3916ClearAndEnableInterrupts>:


/*******************************************************************************/
void st25r3916ClearAndEnableInterrupts( uint32_t mask )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
    st25r3916GetInterrupt( mask );
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7ff ffbd 	bl	8005280 <st25r3916GetInterrupt>
    st25r3916EnableInterrupts( mask );
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f804 	bl	8005314 <st25r3916EnableInterrupts>
}
 800530c:	bf00      	nop
 800530e:	3708      	adds	r7, #8
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <st25r3916EnableInterrupts>:


/*******************************************************************************/
void st25r3916EnableInterrupts(uint32_t mask)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
    st25r3916ModifyInterrupts(mask, 0);
 800531c:	2100      	movs	r1, #0
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7ff ff16 	bl	8005150 <st25r3916ModifyInterrupts>
}
 8005324:	bf00      	nop
 8005326:	3708      	adds	r7, #8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <st25r3916DisableInterrupts>:


/*******************************************************************************/
void st25r3916DisableInterrupts(uint32_t mask)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
    st25r3916ModifyInterrupts(0, mask);
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	2000      	movs	r0, #0
 8005338:	f7ff ff0a 	bl	8005150 <st25r3916ModifyInterrupts>
}
 800533c:	bf00      	nop
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <st25r3916ClearInterrupts>:

/*******************************************************************************/
void st25r3916ClearInterrupts( void )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
    uint8_t iregs[ST25R3916_INT_REGS_LEN];

    st25r3916ReadMultipleRegisters(ST25R3916_REG_IRQ_MAIN, iregs, ST25R3916_INT_REGS_LEN);
 800534a:	1d3b      	adds	r3, r7, #4
 800534c:	2204      	movs	r2, #4
 800534e:	4619      	mov	r1, r3
 8005350:	201a      	movs	r0, #26
 8005352:	f7ff fb9e 	bl	8004a92 <st25r3916ReadMultipleRegisters>

    platformProtectST25RIrqStatus();
 8005356:	4b13      	ldr	r3, [pc, #76]	@ (80053a4 <st25r3916ClearInterrupts+0x60>)
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	3301      	adds	r3, #1
 800535c:	b2da      	uxtb	r2, r3
 800535e:	4b11      	ldr	r3, [pc, #68]	@ (80053a4 <st25r3916ClearInterrupts+0x60>)
 8005360:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005362:	f3bf 8f4f 	dsb	sy
}
 8005366:	bf00      	nop
 8005368:	2006      	movs	r0, #6
 800536a:	f7ff fe47 	bl	8004ffc <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 800536e:	f3bf 8f4f 	dsb	sy
}
 8005372:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005374:	f3bf 8f6f 	isb	sy
}
 8005378:	bf00      	nop
    st25r3916interrupt.status = ST25R3916_IRQ_MASK_NONE;
 800537a:	4b0b      	ldr	r3, [pc, #44]	@ (80053a8 <st25r3916ClearInterrupts+0x64>)
 800537c:	2200      	movs	r2, #0
 800537e:	609a      	str	r2, [r3, #8]
    platformUnprotectST25RIrqStatus();
 8005380:	4b08      	ldr	r3, [pc, #32]	@ (80053a4 <st25r3916ClearInterrupts+0x60>)
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	3b01      	subs	r3, #1
 8005386:	b2da      	uxtb	r2, r3
 8005388:	4b06      	ldr	r3, [pc, #24]	@ (80053a4 <st25r3916ClearInterrupts+0x60>)
 800538a:	701a      	strb	r2, [r3, #0]
 800538c:	4b05      	ldr	r3, [pc, #20]	@ (80053a4 <st25r3916ClearInterrupts+0x60>)
 800538e:	781b      	ldrb	r3, [r3, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d103      	bne.n	800539c <st25r3916ClearInterrupts+0x58>
 8005394:	2006      	movs	r0, #6
 8005396:	f7ff fe13 	bl	8004fc0 <__NVIC_EnableIRQ>
    return;
 800539a:	bf00      	nop
 800539c:	bf00      	nop
}
 800539e:	3708      	adds	r7, #8
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	20000f50 	.word	0x20000f50
 80053a8:	200005a4 	.word	0x200005a4

080053ac <st25r3916ledInit>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

void st25r3916ledInit( void )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	af00      	add	r7, sp, #0
    /* Initialize LEDs if existing and defined */
    platformLedsInitialize();
    
    st25r3916ledRxOff();
    st25r3916ledFieldOff();
 80053b0:	2200      	movs	r2, #0
 80053b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80053b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80053ba:	f001 fce1 	bl	8006d80 <HAL_GPIO_WritePin>
}
 80053be:	bf00      	nop
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <st25r3916ledEvtIrq>:


/*******************************************************************************/
void st25r3916ledEvtIrq( uint32_t irqs )
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b082      	sub	sp, #8
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
    if( (irqs & (ST25R3916_IRQ_MASK_TXE | ST25R3916_IRQ_MASK_CAT) ) != 0U )
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f403 7302 	and.w	r3, r3, #520	@ 0x208
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d006      	beq.n	80053e2 <st25r3916ledEvtIrq+0x20>
    {
        st25r3916ledFieldOn();
 80053d4:	2201      	movs	r2, #1
 80053d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80053da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80053de:	f001 fccf 	bl	8006d80 <HAL_GPIO_WritePin>
    if( (irqs & (ST25R3916_IRQ_MASK_RXE  | ST25R3916_IRQ_MASK_NRE    | ST25R3916_IRQ_MASK_RX_REST | ST25R3916_IRQ_MASK_RXE_PTA |                                                 
                 ST25R3916_IRQ_MASK_WU_A | ST25R3916_IRQ_MASK_WU_A_X | ST25R3916_IRQ_MASK_WU_F    | ST25R3916_IRQ_MASK_RFU2)   ) != 0U ) 
    {
        st25r3916ledRxOff();
    }
}
 80053e2:	bf00      	nop
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <st25r3916ledEvtWrReg>:


/*******************************************************************************/
void st25r3916ledEvtWrReg( uint8_t reg, uint8_t val )
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b082      	sub	sp, #8
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	4603      	mov	r3, r0
 80053f2:	460a      	mov	r2, r1
 80053f4:	71fb      	strb	r3, [r7, #7]
 80053f6:	4613      	mov	r3, r2
 80053f8:	71bb      	strb	r3, [r7, #6]
    if( reg == ST25R3916_REG_OP_CONTROL )
 80053fa:	79fb      	ldrb	r3, [r7, #7]
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d114      	bne.n	800542a <st25r3916ledEvtWrReg+0x40>
    {
        if( (ST25R3916_REG_OP_CONTROL_tx_en & val) != 0U )
 8005400:	79bb      	ldrb	r3, [r7, #6]
 8005402:	f003 0308 	and.w	r3, r3, #8
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b00      	cmp	r3, #0
 800540a:	d007      	beq.n	800541c <st25r3916ledEvtWrReg+0x32>
        {
            st25r3916ledFieldOn();
 800540c:	2201      	movs	r2, #1
 800540e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005412:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005416:	f001 fcb3 	bl	8006d80 <HAL_GPIO_WritePin>
        else
        {
            st25r3916ledFieldOff();
        }
    }
}
 800541a:	e006      	b.n	800542a <st25r3916ledEvtWrReg+0x40>
            st25r3916ledFieldOff();
 800541c:	2200      	movs	r2, #0
 800541e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005422:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005426:	f001 fcab 	bl	8006d80 <HAL_GPIO_WritePin>
}
 800542a:	bf00      	nop
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <st25r3916ledEvtWrMultiReg>:


/*******************************************************************************/
void st25r3916ledEvtWrMultiReg( uint8_t reg, const uint8_t* vals, uint8_t len )
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	4603      	mov	r3, r0
 800543a:	6039      	str	r1, [r7, #0]
 800543c:	71fb      	strb	r3, [r7, #7]
 800543e:	4613      	mov	r3, r2
 8005440:	71bb      	strb	r3, [r7, #6]
    uint8_t i;
    
    for(i=0; i<(len); i++)
 8005442:	2300      	movs	r3, #0
 8005444:	73fb      	strb	r3, [r7, #15]
 8005446:	e00d      	b.n	8005464 <st25r3916ledEvtWrMultiReg+0x32>
    {
        st25r3916ledEvtWrReg( (reg+i), vals[i] );
 8005448:	79fa      	ldrb	r2, [r7, #7]
 800544a:	7bfb      	ldrb	r3, [r7, #15]
 800544c:	4413      	add	r3, r2
 800544e:	b2d8      	uxtb	r0, r3
 8005450:	7bfb      	ldrb	r3, [r7, #15]
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	4413      	add	r3, r2
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	4619      	mov	r1, r3
 800545a:	f7ff ffc6 	bl	80053ea <st25r3916ledEvtWrReg>
    for(i=0; i<(len); i++)
 800545e:	7bfb      	ldrb	r3, [r7, #15]
 8005460:	3301      	adds	r3, #1
 8005462:	73fb      	strb	r3, [r7, #15]
 8005464:	7bfa      	ldrb	r2, [r7, #15]
 8005466:	79bb      	ldrb	r3, [r7, #6]
 8005468:	429a      	cmp	r2, r3
 800546a:	d3ed      	bcc.n	8005448 <st25r3916ledEvtWrMultiReg+0x16>
    }
}
 800546c:	bf00      	nop
 800546e:	bf00      	nop
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <st25r3916ledEvtCmd>:


/*******************************************************************************/
void st25r3916ledEvtCmd( uint8_t cmd )
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b082      	sub	sp, #8
 800547a:	af00      	add	r7, sp, #0
 800547c:	4603      	mov	r3, r0
 800547e:	71fb      	strb	r3, [r7, #7]
    if( (cmd >= ST25R3916_CMD_TRANSMIT_WITH_CRC) && (cmd <= ST25R3916_CMD_RESPONSE_RF_COLLISION_N) )
 8005480:	79fb      	ldrb	r3, [r7, #7]
 8005482:	2bc3      	cmp	r3, #195	@ 0xc3
 8005484:	d909      	bls.n	800549a <st25r3916ledEvtCmd+0x24>
 8005486:	79fb      	ldrb	r3, [r7, #7]
 8005488:	2bc9      	cmp	r3, #201	@ 0xc9
 800548a:	d806      	bhi.n	800549a <st25r3916ledEvtCmd+0x24>
    {
        st25r3916ledFieldOff();
 800548c:	2200      	movs	r2, #0
 800548e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005492:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005496:	f001 fc73 	bl	8006d80 <HAL_GPIO_WritePin>
    if( cmd == ST25R3916_CMD_UNMASK_RECEIVE_DATA )
    {
        st25r3916ledRxOff();
    }
    
    if( cmd == ST25R3916_CMD_SET_DEFAULT )
 800549a:	79fb      	ldrb	r3, [r7, #7]
 800549c:	2bc1      	cmp	r3, #193	@ 0xc1
 800549e:	d106      	bne.n	80054ae <st25r3916ledEvtCmd+0x38>
    {
        st25r3916ledFieldOff();
 80054a0:	2200      	movs	r2, #0
 80054a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80054a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80054aa:	f001 fc69 	bl	8006d80 <HAL_GPIO_WritePin>
        st25r3916ledRxOff();
    }
}
 80054ae:	bf00      	nop
 80054b0:	3708      	adds	r7, #8
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <timerCalculateTimer>:
*/


/*******************************************************************************/
uint32_t timerCalculateTimer( uint16_t time )
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b082      	sub	sp, #8
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	4603      	mov	r3, r0
 80054be:	80fb      	strh	r3, [r7, #6]
  return (platformGetSysTick() + time);
 80054c0:	f7fb fdc0 	bl	8001044 <BSP_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	88fb      	ldrh	r3, [r7, #6]
 80054c8:	4413      	add	r3, r2
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <timerIsExpired>:


/*******************************************************************************/
bool timerIsExpired( uint32_t timer )
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b084      	sub	sp, #16
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  uint32_t uDiff;
  int32_t sDiff;
  
  uDiff = (timer - platformGetSysTick());   /* Calculate the diff between the timers */
 80054da:	f7fb fdb3 	bl	8001044 <BSP_GetTick>
 80054de:	4603      	mov	r3, r0
 80054e0:	461a      	mov	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	1a9b      	subs	r3, r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]
  sDiff = uDiff;                            /* Convert the diff to a signed var      */
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	60bb      	str	r3, [r7, #8]
   *    Signaling not expired: acceptable!
   * 2) Time roll-over case will be handled correctly: super!
   */
  
  /* Check if the given timer has expired already */
  if( sDiff < 0 )
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	da01      	bge.n	80054f6 <timerIsExpired+0x24>
  {
    return true;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e000      	b.n	80054f8 <timerIsExpired+0x26>
  }
  
  return false;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3710      	adds	r7, #16
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}

08005500 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
 8005506:	4603      	mov	r3, r0
 8005508:	460a      	mov	r2, r1
 800550a:	71fb      	strb	r3, [r7, #7]
 800550c:	4613      	mov	r3, r2
 800550e:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8005510:	2300      	movs	r3, #0
 8005512:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8005514:	79fb      	ldrb	r3, [r7, #7]
 8005516:	4a1f      	ldr	r2, [pc, #124]	@ (8005594 <BSP_PB_Init+0x94>)
 8005518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800551c:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 800551e:	79bb      	ldrb	r3, [r7, #6]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d132      	bne.n	800558a <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8005524:	79fb      	ldrb	r3, [r7, #7]
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	4a1b      	ldr	r2, [pc, #108]	@ (8005598 <BSP_PB_Init+0x98>)
 800552a:	441a      	add	r2, r3
 800552c:	79fb      	ldrb	r3, [r7, #7]
 800552e:	491b      	ldr	r1, [pc, #108]	@ (800559c <BSP_PB_Init+0x9c>)
 8005530:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005534:	4619      	mov	r1, r3
 8005536:	4610      	mov	r0, r2
 8005538:	f001 fa1c 	bl	8006974 <HAL_EXTI_GetHandle>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8005542:	f06f 0303 	mvn.w	r3, #3
 8005546:	60fb      	str	r3, [r7, #12]
 8005548:	e01f      	b.n	800558a <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 800554a:	79fb      	ldrb	r3, [r7, #7]
 800554c:	00db      	lsls	r3, r3, #3
 800554e:	4a12      	ldr	r2, [pc, #72]	@ (8005598 <BSP_PB_Init+0x98>)
 8005550:	1898      	adds	r0, r3, r2
 8005552:	79fb      	ldrb	r3, [r7, #7]
 8005554:	4a12      	ldr	r2, [pc, #72]	@ (80055a0 <BSP_PB_Init+0xa0>)
 8005556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800555a:	461a      	mov	r2, r3
 800555c:	2100      	movs	r1, #0
 800555e:	f001 f9ef 	bl	8006940 <HAL_EXTI_RegisterCallback>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8005568:	f06f 0303 	mvn.w	r3, #3
 800556c:	60fb      	str	r3, [r7, #12]
 800556e:	e00c      	b.n	800558a <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8005570:	2028      	movs	r0, #40	@ 0x28
 8005572:	79fb      	ldrb	r3, [r7, #7]
 8005574:	4a0b      	ldr	r2, [pc, #44]	@ (80055a4 <BSP_PB_Init+0xa4>)
 8005576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800557a:	2200      	movs	r2, #0
 800557c:	4619      	mov	r1, r3
 800557e:	f001 f92a 	bl	80067d6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8005582:	2328      	movs	r3, #40	@ 0x28
 8005584:	4618      	mov	r0, r3
 8005586:	f001 f942 	bl	800680e <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 800558a:	68fb      	ldr	r3, [r7, #12]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	080120f8 	.word	0x080120f8
 8005598:	20000004 	.word	0x20000004
 800559c:	080120fc 	.word	0x080120fc
 80055a0:	08012100 	.word	0x08012100
 80055a4:	08012104 	.word	0x08012104

080055a8 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	4603      	mov	r3, r0
 80055b0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80055b2:	bf00      	nop
 80055b4:	370c      	adds	r7, #12
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr

080055be <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80055c2:	2000      	movs	r0, #0
 80055c4:	f7ff fff0 	bl	80055a8 <BSP_PB_Callback>
}
 80055c8:	bf00      	nop
 80055ca:	bd80      	pop	{r7, pc}

080055cc <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b088      	sub	sp, #32
 80055d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055d2:	4b19      	ldr	r3, [pc, #100]	@ (8005638 <BUTTON_USER_GPIO_Init+0x6c>)
 80055d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055d6:	4a18      	ldr	r2, [pc, #96]	@ (8005638 <BUTTON_USER_GPIO_Init+0x6c>)
 80055d8:	f043 0304 	orr.w	r3, r3, #4
 80055dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055de:	4b16      	ldr	r3, [pc, #88]	@ (8005638 <BUTTON_USER_GPIO_Init+0x6c>)
 80055e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055e2:	f003 0304 	and.w	r3, r3, #4
 80055e6:	60bb      	str	r3, [r7, #8]
 80055e8:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055ea:	f107 030c 	add.w	r3, r7, #12
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]
 80055f2:	605a      	str	r2, [r3, #4]
 80055f4:	609a      	str	r2, [r3, #8]
 80055f6:	60da      	str	r2, [r3, #12]
 80055f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055fa:	4b0f      	ldr	r3, [pc, #60]	@ (8005638 <BUTTON_USER_GPIO_Init+0x6c>)
 80055fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fe:	4a0e      	ldr	r2, [pc, #56]	@ (8005638 <BUTTON_USER_GPIO_Init+0x6c>)
 8005600:	f043 0304 	orr.w	r3, r3, #4
 8005604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005606:	4b0c      	ldr	r3, [pc, #48]	@ (8005638 <BUTTON_USER_GPIO_Init+0x6c>)
 8005608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800560a:	f003 0304 	and.w	r3, r3, #4
 800560e:	607b      	str	r3, [r7, #4]
 8005610:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8005612:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005616:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005618:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800561c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800561e:	2300      	movs	r3, #0
 8005620:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8005622:	f107 030c 	add.w	r3, r7, #12
 8005626:	4619      	mov	r1, r3
 8005628:	4804      	ldr	r0, [pc, #16]	@ (800563c <BUTTON_USER_GPIO_Init+0x70>)
 800562a:	f001 f9e7 	bl	80069fc <HAL_GPIO_Init>

}
 800562e:	bf00      	nop
 8005630:	3720      	adds	r7, #32
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	40021000 	.word	0x40021000
 800563c:	48000800 	.word	0x48000800

08005640 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	4603      	mov	r3, r0
 8005648:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800564a:	2300      	movs	r3, #0
 800564c:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 800564e:	79fb      	ldrb	r3, [r7, #7]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d903      	bls.n	800565c <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005654:	f06f 0301 	mvn.w	r3, #1
 8005658:	60fb      	str	r3, [r7, #12]
 800565a:	e025      	b.n	80056a8 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 800565c:	79fb      	ldrb	r3, [r7, #7]
 800565e:	79fa      	ldrb	r2, [r7, #7]
 8005660:	4914      	ldr	r1, [pc, #80]	@ (80056b4 <BSP_COM_Init+0x74>)
 8005662:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005666:	4814      	ldr	r0, [pc, #80]	@ (80056b8 <BSP_COM_Init+0x78>)
 8005668:	4613      	mov	r3, r2
 800566a:	011b      	lsls	r3, r3, #4
 800566c:	4413      	add	r3, r2
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	4403      	add	r3, r0
 8005672:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8005674:	79fa      	ldrb	r2, [r7, #7]
 8005676:	4613      	mov	r3, r2
 8005678:	011b      	lsls	r3, r3, #4
 800567a:	4413      	add	r3, r2
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	4a0e      	ldr	r2, [pc, #56]	@ (80056b8 <BSP_COM_Init+0x78>)
 8005680:	4413      	add	r3, r2
 8005682:	4618      	mov	r0, r3
 8005684:	f000 f84e 	bl	8005724 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8005688:	79fa      	ldrb	r2, [r7, #7]
 800568a:	4613      	mov	r3, r2
 800568c:	011b      	lsls	r3, r3, #4
 800568e:	4413      	add	r3, r2
 8005690:	00db      	lsls	r3, r3, #3
 8005692:	4a09      	ldr	r2, [pc, #36]	@ (80056b8 <BSP_COM_Init+0x78>)
 8005694:	4413      	add	r3, r2
 8005696:	4618      	mov	r0, r3
 8005698:	f000 f810 	bl	80056bc <MX_USART2_UART_Init>
 800569c:	4603      	mov	r3, r0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d002      	beq.n	80056a8 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80056a2:	f06f 0303 	mvn.w	r3, #3
 80056a6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80056a8:	68fb      	ldr	r3, [r7, #12]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	2000000c 	.word	0x2000000c
 80056b8:	200005b4 	.word	0x200005b4

080056bc <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80056c4:	2300      	movs	r3, #0
 80056c6:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a15      	ldr	r2, [pc, #84]	@ (8005720 <MX_USART2_UART_Init+0x64>)
 80056cc:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80056d4:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	220c      	movs	r2, #12
 80056ec:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f003 ffd8 	bl	80096bc <HAL_UART_Init>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <MX_USART2_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005716:	7bfb      	ldrb	r3, [r7, #15]
}
 8005718:	4618      	mov	r0, r3
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}
 8005720:	40004400 	.word	0x40004400

08005724 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b0ac      	sub	sp, #176	@ 0xb0
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800572c:	f107 0314 	add.w	r3, r7, #20
 8005730:	2288      	movs	r2, #136	@ 0x88
 8005732:	2100      	movs	r1, #0
 8005734:	4618      	mov	r0, r3
 8005736:	f00b ff17 	bl	8011568 <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800573a:	2302      	movs	r3, #2
 800573c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800573e:	2300      	movs	r3, #0
 8005740:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8005742:	f107 0314 	add.w	r3, r7, #20
 8005746:	4618      	mov	r0, r3
 8005748:	f002 f9b0 	bl	8007aac <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 800574c:	4b27      	ldr	r3, [pc, #156]	@ (80057ec <USART2_MspInit+0xc8>)
 800574e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005750:	4a26      	ldr	r2, [pc, #152]	@ (80057ec <USART2_MspInit+0xc8>)
 8005752:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005756:	6593      	str	r3, [r2, #88]	@ 0x58
 8005758:	4b24      	ldr	r3, [pc, #144]	@ (80057ec <USART2_MspInit+0xc8>)
 800575a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800575c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005760:	613b      	str	r3, [r7, #16]
 8005762:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005764:	4b21      	ldr	r3, [pc, #132]	@ (80057ec <USART2_MspInit+0xc8>)
 8005766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005768:	4a20      	ldr	r2, [pc, #128]	@ (80057ec <USART2_MspInit+0xc8>)
 800576a:	f043 0301 	orr.w	r3, r3, #1
 800576e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005770:	4b1e      	ldr	r3, [pc, #120]	@ (80057ec <USART2_MspInit+0xc8>)
 8005772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	60fb      	str	r3, [r7, #12]
 800577a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 800577c:	2304      	movs	r3, #4
 800577e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005782:	2302      	movs	r3, #2
 8005784:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005788:	2300      	movs	r3, #0
 800578a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800578e:	2303      	movs	r3, #3
 8005790:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 8005794:	2307      	movs	r3, #7
 8005796:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 800579a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800579e:	4619      	mov	r1, r3
 80057a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80057a4:	f001 f92a 	bl	80069fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 80057a8:	2308      	movs	r3, #8
 80057aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057ae:	2302      	movs	r3, #2
 80057b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b4:	2300      	movs	r3, #0
 80057b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057ba:	2303      	movs	r3, #3
 80057bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 80057c0:	2307      	movs	r3, #7
 80057c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 80057c6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80057ca:	4619      	mov	r1, r3
 80057cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80057d0:	f001 f914 	bl	80069fc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80057d4:	2200      	movs	r2, #0
 80057d6:	2100      	movs	r1, #0
 80057d8:	2026      	movs	r0, #38	@ 0x26
 80057da:	f000 fffc 	bl	80067d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80057de:	2026      	movs	r0, #38	@ 0x26
 80057e0:	f001 f815 	bl	800680e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 80057e4:	bf00      	nop
 80057e6:	37b0      	adds	r7, #176	@ 0xb0
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	40021000 	.word	0x40021000

080057f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b082      	sub	sp, #8
 80057f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80057f6:	2300      	movs	r3, #0
 80057f8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80057fa:	4b0c      	ldr	r3, [pc, #48]	@ (800582c <HAL_Init+0x3c>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a0b      	ldr	r2, [pc, #44]	@ (800582c <HAL_Init+0x3c>)
 8005800:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005804:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005806:	2003      	movs	r0, #3
 8005808:	f000 ffda 	bl	80067c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800580c:	2000      	movs	r0, #0
 800580e:	f000 f80f 	bl	8005830 <HAL_InitTick>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d002      	beq.n	800581e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	71fb      	strb	r3, [r7, #7]
 800581c:	e001      	b.n	8005822 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800581e:	f7fb fa95 	bl	8000d4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005822:	79fb      	ldrb	r3, [r7, #7]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3708      	adds	r7, #8
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	40022000 	.word	0x40022000

08005830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005838:	2300      	movs	r3, #0
 800583a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800583c:	4b17      	ldr	r3, [pc, #92]	@ (800589c <HAL_InitTick+0x6c>)
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d023      	beq.n	800588c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005844:	4b16      	ldr	r3, [pc, #88]	@ (80058a0 <HAL_InitTick+0x70>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	4b14      	ldr	r3, [pc, #80]	@ (800589c <HAL_InitTick+0x6c>)
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	4619      	mov	r1, r3
 800584e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005852:	fbb3 f3f1 	udiv	r3, r3, r1
 8005856:	fbb2 f3f3 	udiv	r3, r2, r3
 800585a:	4618      	mov	r0, r3
 800585c:	f000 ffe5 	bl	800682a <HAL_SYSTICK_Config>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10f      	bne.n	8005886 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b0f      	cmp	r3, #15
 800586a:	d809      	bhi.n	8005880 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800586c:	2200      	movs	r2, #0
 800586e:	6879      	ldr	r1, [r7, #4]
 8005870:	f04f 30ff 	mov.w	r0, #4294967295
 8005874:	f000 ffaf 	bl	80067d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005878:	4a0a      	ldr	r2, [pc, #40]	@ (80058a4 <HAL_InitTick+0x74>)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	e007      	b.n	8005890 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	73fb      	strb	r3, [r7, #15]
 8005884:	e004      	b.n	8005890 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	73fb      	strb	r3, [r7, #15]
 800588a:	e001      	b.n	8005890 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005890:	7bfb      	ldrb	r3, [r7, #15]
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	20000014 	.word	0x20000014
 80058a0:	20000000 	.word	0x20000000
 80058a4:	20000010 	.word	0x20000010

080058a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80058a8:	b480      	push	{r7}
 80058aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80058ac:	4b06      	ldr	r3, [pc, #24]	@ (80058c8 <HAL_IncTick+0x20>)
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	461a      	mov	r2, r3
 80058b2:	4b06      	ldr	r3, [pc, #24]	@ (80058cc <HAL_IncTick+0x24>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4413      	add	r3, r2
 80058b8:	4a04      	ldr	r2, [pc, #16]	@ (80058cc <HAL_IncTick+0x24>)
 80058ba:	6013      	str	r3, [r2, #0]
}
 80058bc:	bf00      	nop
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	20000014 	.word	0x20000014
 80058cc:	2000063c 	.word	0x2000063c

080058d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
  return uwTick;
 80058d4:	4b03      	ldr	r3, [pc, #12]	@ (80058e4 <HAL_GetTick+0x14>)
 80058d6:	681b      	ldr	r3, [r3, #0]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	2000063c 	.word	0x2000063c

080058e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80058f0:	f7ff ffee 	bl	80058d0 <HAL_GetTick>
 80058f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005900:	d005      	beq.n	800590e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005902:	4b0a      	ldr	r3, [pc, #40]	@ (800592c <HAL_Delay+0x44>)
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	461a      	mov	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4413      	add	r3, r2
 800590c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800590e:	bf00      	nop
 8005910:	f7ff ffde 	bl	80058d0 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	429a      	cmp	r2, r3
 800591e:	d8f7      	bhi.n	8005910 <HAL_Delay+0x28>
  {
  }
}
 8005920:	bf00      	nop
 8005922:	bf00      	nop
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	20000014 	.word	0x20000014

08005930 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d101      	bne.n	8005942 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e0ed      	b.n	8005b1e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d102      	bne.n	8005954 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7fb fa20 	bl	8000d94 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f042 0201 	orr.w	r2, r2, #1
 8005962:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005964:	f7ff ffb4 	bl	80058d0 <HAL_GetTick>
 8005968:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800596a:	e012      	b.n	8005992 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800596c:	f7ff ffb0 	bl	80058d0 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b0a      	cmp	r3, #10
 8005978:	d90b      	bls.n	8005992 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2205      	movs	r2, #5
 800598a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e0c5      	b.n	8005b1e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0e5      	beq.n	800596c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0202 	bic.w	r2, r2, #2
 80059ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059b0:	f7ff ff8e 	bl	80058d0 <HAL_GetTick>
 80059b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80059b6:	e012      	b.n	80059de <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80059b8:	f7ff ff8a 	bl	80058d0 <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	2b0a      	cmp	r3, #10
 80059c4:	d90b      	bls.n	80059de <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ca:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2205      	movs	r2, #5
 80059d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e09f      	b.n	8005b1e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f003 0302 	and.w	r3, r3, #2
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e5      	bne.n	80059b8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	7e1b      	ldrb	r3, [r3, #24]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d108      	bne.n	8005a06 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	e007      	b.n	8005a16 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a14:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	7e5b      	ldrb	r3, [r3, #25]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d108      	bne.n	8005a30 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	e007      	b.n	8005a40 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	7e9b      	ldrb	r3, [r3, #26]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d108      	bne.n	8005a5a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f042 0220 	orr.w	r2, r2, #32
 8005a56:	601a      	str	r2, [r3, #0]
 8005a58:	e007      	b.n	8005a6a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0220 	bic.w	r2, r2, #32
 8005a68:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	7edb      	ldrb	r3, [r3, #27]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d108      	bne.n	8005a84 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f022 0210 	bic.w	r2, r2, #16
 8005a80:	601a      	str	r2, [r3, #0]
 8005a82:	e007      	b.n	8005a94 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0210 	orr.w	r2, r2, #16
 8005a92:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	7f1b      	ldrb	r3, [r3, #28]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d108      	bne.n	8005aae <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f042 0208 	orr.w	r2, r2, #8
 8005aaa:	601a      	str	r2, [r3, #0]
 8005aac:	e007      	b.n	8005abe <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f022 0208 	bic.w	r2, r2, #8
 8005abc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	7f5b      	ldrb	r3, [r3, #29]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d108      	bne.n	8005ad8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0204 	orr.w	r2, r2, #4
 8005ad4:	601a      	str	r2, [r3, #0]
 8005ad6:	e007      	b.n	8005ae8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f022 0204 	bic.w	r2, r2, #4
 8005ae6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	689a      	ldr	r2, [r3, #8]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	431a      	orrs	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	ea42 0103 	orr.w	r1, r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	1e5a      	subs	r2, r3, #1
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b087      	sub	sp, #28
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
 8005b2e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b3c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005b3e:	7cfb      	ldrb	r3, [r7, #19]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d003      	beq.n	8005b4c <HAL_CAN_ConfigFilter+0x26>
 8005b44:	7cfb      	ldrb	r3, [r7, #19]
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	f040 80aa 	bne.w	8005ca0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005b52:	f043 0201 	orr.w	r2, r3, #1
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	f003 031f 	and.w	r3, r3, #31
 8005b64:	2201      	movs	r2, #1
 8005b66:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	43db      	mvns	r3, r3
 8005b76:	401a      	ands	r2, r3
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	69db      	ldr	r3, [r3, #28]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d123      	bne.n	8005bce <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	43db      	mvns	r3, r3
 8005b90:	401a      	ands	r2, r3
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005ba8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	3248      	adds	r2, #72	@ 0x48
 8005bae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005bc2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005bc4:	6979      	ldr	r1, [r7, #20]
 8005bc6:	3348      	adds	r3, #72	@ 0x48
 8005bc8:	00db      	lsls	r3, r3, #3
 8005bca:	440b      	add	r3, r1
 8005bcc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d122      	bne.n	8005c1c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	431a      	orrs	r2, r3
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005bf2:	683a      	ldr	r2, [r7, #0]
 8005bf4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005bf6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	3248      	adds	r2, #72	@ 0x48
 8005bfc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005c10:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005c12:	6979      	ldr	r1, [r7, #20]
 8005c14:	3348      	adds	r3, #72	@ 0x48
 8005c16:	00db      	lsls	r3, r3, #3
 8005c18:	440b      	add	r3, r1
 8005c1a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d109      	bne.n	8005c38 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	43db      	mvns	r3, r3
 8005c2e:	401a      	ands	r2, r3
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005c36:	e007      	b.n	8005c48 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	431a      	orrs	r2, r3
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d109      	bne.n	8005c64 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	43db      	mvns	r3, r3
 8005c5a:	401a      	ands	r2, r3
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8005c62:	e007      	b.n	8005c74 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d107      	bne.n	8005c8c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	431a      	orrs	r2, r3
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005c92:	f023 0201 	bic.w	r2, r3, #1
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	e006      	b.n	8005cae <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
  }
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b084      	sub	sp, #16
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d12e      	bne.n	8005d2c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 0201 	bic.w	r2, r2, #1
 8005ce4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ce6:	f7ff fdf3 	bl	80058d0 <HAL_GetTick>
 8005cea:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005cec:	e012      	b.n	8005d14 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005cee:	f7ff fdef 	bl	80058d0 <HAL_GetTick>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	2b0a      	cmp	r3, #10
 8005cfa:	d90b      	bls.n	8005d14 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d00:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2205      	movs	r2, #5
 8005d0c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e012      	b.n	8005d3a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1e5      	bne.n	8005cee <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	e006      	b.n	8005d3a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d30:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
  }
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005d42:	b480      	push	{r7}
 8005d44:	b089      	sub	sp, #36	@ 0x24
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	60f8      	str	r0, [r7, #12]
 8005d4a:	60b9      	str	r1, [r7, #8]
 8005d4c:	607a      	str	r2, [r7, #4]
 8005d4e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d56:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005d60:	7ffb      	ldrb	r3, [r7, #31]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d003      	beq.n	8005d6e <HAL_CAN_AddTxMessage+0x2c>
 8005d66:	7ffb      	ldrb	r3, [r7, #31]
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	f040 80ad 	bne.w	8005ec8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10a      	bne.n	8005d8e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d105      	bne.n	8005d8e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 8095 	beq.w	8005eb8 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	0e1b      	lsrs	r3, r3, #24
 8005d92:	f003 0303 	and.w	r3, r3, #3
 8005d96:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005d98:	2201      	movs	r2, #1
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	409a      	lsls	r2, r3
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10d      	bne.n	8005dc6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005db4:	68f9      	ldr	r1, [r7, #12]
 8005db6:	6809      	ldr	r1, [r1, #0]
 8005db8:	431a      	orrs	r2, r3
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	3318      	adds	r3, #24
 8005dbe:	011b      	lsls	r3, r3, #4
 8005dc0:	440b      	add	r3, r1
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	e00f      	b.n	8005de6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005dd0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005dd6:	68f9      	ldr	r1, [r7, #12]
 8005dd8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005dda:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	3318      	adds	r3, #24
 8005de0:	011b      	lsls	r3, r3, #4
 8005de2:	440b      	add	r3, r1
 8005de4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6819      	ldr	r1, [r3, #0]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	691a      	ldr	r2, [r3, #16]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	3318      	adds	r3, #24
 8005df2:	011b      	lsls	r3, r3, #4
 8005df4:	440b      	add	r3, r1
 8005df6:	3304      	adds	r3, #4
 8005df8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	7d1b      	ldrb	r3, [r3, #20]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d111      	bne.n	8005e26 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	3318      	adds	r3, #24
 8005e0a:	011b      	lsls	r3, r3, #4
 8005e0c:	4413      	add	r3, r2
 8005e0e:	3304      	adds	r3, #4
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	6811      	ldr	r1, [r2, #0]
 8005e16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	3318      	adds	r3, #24
 8005e1e:	011b      	lsls	r3, r3, #4
 8005e20:	440b      	add	r3, r1
 8005e22:	3304      	adds	r3, #4
 8005e24:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	3307      	adds	r3, #7
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	061a      	lsls	r2, r3, #24
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	3306      	adds	r3, #6
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	041b      	lsls	r3, r3, #16
 8005e36:	431a      	orrs	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	3305      	adds	r3, #5
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	021b      	lsls	r3, r3, #8
 8005e40:	4313      	orrs	r3, r2
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	3204      	adds	r2, #4
 8005e46:	7812      	ldrb	r2, [r2, #0]
 8005e48:	4610      	mov	r0, r2
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	6811      	ldr	r1, [r2, #0]
 8005e4e:	ea43 0200 	orr.w	r2, r3, r0
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	011b      	lsls	r3, r3, #4
 8005e56:	440b      	add	r3, r1
 8005e58:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005e5c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	3303      	adds	r3, #3
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	061a      	lsls	r2, r3, #24
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	3302      	adds	r3, #2
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	041b      	lsls	r3, r3, #16
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	3301      	adds	r3, #1
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	021b      	lsls	r3, r3, #8
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	7812      	ldrb	r2, [r2, #0]
 8005e7e:	4610      	mov	r0, r2
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	6811      	ldr	r1, [r2, #0]
 8005e84:	ea43 0200 	orr.w	r2, r3, r0
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	011b      	lsls	r3, r3, #4
 8005e8c:	440b      	add	r3, r1
 8005e8e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005e92:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	3318      	adds	r3, #24
 8005e9c:	011b      	lsls	r3, r3, #4
 8005e9e:	4413      	add	r3, r2
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	6811      	ldr	r1, [r2, #0]
 8005ea6:	f043 0201 	orr.w	r2, r3, #1
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	3318      	adds	r3, #24
 8005eae:	011b      	lsls	r3, r3, #4
 8005eb0:	440b      	add	r3, r1
 8005eb2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	e00e      	b.n	8005ed6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e006      	b.n	8005ed6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ecc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
  }
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3724      	adds	r7, #36	@ 0x24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr

08005ee2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b087      	sub	sp, #28
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	60f8      	str	r0, [r7, #12]
 8005eea:	60b9      	str	r1, [r7, #8]
 8005eec:	607a      	str	r2, [r7, #4]
 8005eee:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ef6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005ef8:	7dfb      	ldrb	r3, [r7, #23]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d003      	beq.n	8005f06 <HAL_CAN_GetRxMessage+0x24>
 8005efe:	7dfb      	ldrb	r3, [r7, #23]
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	f040 8103 	bne.w	800610c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10e      	bne.n	8005f2a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	f003 0303 	and.w	r3, r3, #3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d116      	bne.n	8005f48 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e0f7      	b.n	800611a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f003 0303 	and.w	r3, r3, #3
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d107      	bne.n	8005f48 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0e8      	b.n	800611a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	331b      	adds	r3, #27
 8005f50:	011b      	lsls	r3, r3, #4
 8005f52:	4413      	add	r3, r2
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0204 	and.w	r2, r3, #4
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10c      	bne.n	8005f80 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	331b      	adds	r3, #27
 8005f6e:	011b      	lsls	r3, r3, #4
 8005f70:	4413      	add	r3, r2
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	0d5b      	lsrs	r3, r3, #21
 8005f76:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	e00b      	b.n	8005f98 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	331b      	adds	r3, #27
 8005f88:	011b      	lsls	r3, r3, #4
 8005f8a:	4413      	add	r3, r2
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	08db      	lsrs	r3, r3, #3
 8005f90:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	331b      	adds	r3, #27
 8005fa0:	011b      	lsls	r3, r3, #4
 8005fa2:	4413      	add	r3, r2
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0202 	and.w	r2, r3, #2
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	331b      	adds	r3, #27
 8005fb6:	011b      	lsls	r3, r3, #4
 8005fb8:	4413      	add	r3, r2
 8005fba:	3304      	adds	r3, #4
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0308 	and.w	r3, r3, #8
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2208      	movs	r2, #8
 8005fca:	611a      	str	r2, [r3, #16]
 8005fcc:	e00b      	b.n	8005fe6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	331b      	adds	r3, #27
 8005fd6:	011b      	lsls	r3, r3, #4
 8005fd8:	4413      	add	r3, r2
 8005fda:	3304      	adds	r3, #4
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 020f 	and.w	r2, r3, #15
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	331b      	adds	r3, #27
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	4413      	add	r3, r2
 8005ff2:	3304      	adds	r3, #4
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	0a1b      	lsrs	r3, r3, #8
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	331b      	adds	r3, #27
 8006006:	011b      	lsls	r3, r3, #4
 8006008:	4413      	add	r3, r2
 800600a:	3304      	adds	r3, #4
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	0c1b      	lsrs	r3, r3, #16
 8006010:	b29a      	uxth	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	011b      	lsls	r3, r3, #4
 800601e:	4413      	add	r3, r2
 8006020:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	b2da      	uxtb	r2, r3
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	011b      	lsls	r3, r3, #4
 8006034:	4413      	add	r3, r2
 8006036:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	0a1a      	lsrs	r2, r3, #8
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	3301      	adds	r3, #1
 8006042:	b2d2      	uxtb	r2, r2
 8006044:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	011b      	lsls	r3, r3, #4
 800604e:	4413      	add	r3, r2
 8006050:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	0c1a      	lsrs	r2, r3, #16
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	3302      	adds	r3, #2
 800605c:	b2d2      	uxtb	r2, r2
 800605e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	4413      	add	r3, r2
 800606a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	0e1a      	lsrs	r2, r3, #24
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	3303      	adds	r3, #3
 8006076:	b2d2      	uxtb	r2, r2
 8006078:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	4413      	add	r3, r2
 8006084:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	3304      	adds	r3, #4
 800608e:	b2d2      	uxtb	r2, r2
 8006090:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	4413      	add	r3, r2
 800609c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	0a1a      	lsrs	r2, r3, #8
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	3305      	adds	r3, #5
 80060a8:	b2d2      	uxtb	r2, r2
 80060aa:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	4413      	add	r3, r2
 80060b6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	0c1a      	lsrs	r2, r3, #16
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	3306      	adds	r3, #6
 80060c2:	b2d2      	uxtb	r2, r2
 80060c4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	011b      	lsls	r3, r3, #4
 80060ce:	4413      	add	r3, r2
 80060d0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	0e1a      	lsrs	r2, r3, #24
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	3307      	adds	r3, #7
 80060dc:	b2d2      	uxtb	r2, r2
 80060de:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d108      	bne.n	80060f8 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68da      	ldr	r2, [r3, #12]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f042 0220 	orr.w	r2, r2, #32
 80060f4:	60da      	str	r2, [r3, #12]
 80060f6:	e007      	b.n	8006108 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	691a      	ldr	r2, [r3, #16]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f042 0220 	orr.w	r2, r2, #32
 8006106:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006108:	2300      	movs	r3, #0
 800610a:	e006      	b.n	800611a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006110:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
  }
}
 800611a:	4618      	mov	r0, r3
 800611c:	371c      	adds	r7, #28
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8006126:	b480      	push	{r7}
 8006128:	b085      	sub	sp, #20
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8006130:	2300      	movs	r3, #0
 8006132:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 3020 	ldrb.w	r3, [r3, #32]
 800613a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800613c:	7afb      	ldrb	r3, [r7, #11]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d002      	beq.n	8006148 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8006142:	7afb      	ldrb	r3, [r7, #11]
 8006144:	2b02      	cmp	r3, #2
 8006146:	d10f      	bne.n	8006168 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d106      	bne.n	800615c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f003 0303 	and.w	r3, r3, #3
 8006158:	60fb      	str	r3, [r7, #12]
 800615a:	e005      	b.n	8006168 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	f003 0303 	and.w	r3, r3, #3
 8006166:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8006168:	68fb      	ldr	r3, [r7, #12]
}
 800616a:	4618      	mov	r0, r3
 800616c:	3714      	adds	r7, #20
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr

08006176 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006176:	b480      	push	{r7}
 8006178:	b085      	sub	sp, #20
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]
 800617e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006186:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006188:	7bfb      	ldrb	r3, [r7, #15]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d002      	beq.n	8006194 <HAL_CAN_ActivateNotification+0x1e>
 800618e:	7bfb      	ldrb	r3, [r7, #15]
 8006190:	2b02      	cmp	r3, #2
 8006192:	d109      	bne.n	80061a8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6959      	ldr	r1, [r3, #20]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	430a      	orrs	r2, r1
 80061a2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80061a4:	2300      	movs	r3, #0
 80061a6:	e006      	b.n	80061b6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ac:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
  }
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3714      	adds	r7, #20
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b08a      	sub	sp, #40	@ 0x28
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80061fe:	6a3b      	ldr	r3, [r7, #32]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b00      	cmp	r3, #0
 8006206:	d07c      	beq.n	8006302 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d023      	beq.n	800625a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2201      	movs	r2, #1
 8006218:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	f003 0302 	and.w	r3, r3, #2
 8006220:	2b00      	cmp	r3, #0
 8006222:	d003      	beq.n	800622c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 f983 	bl	8006530 <HAL_CAN_TxMailbox0CompleteCallback>
 800622a:	e016      	b.n	800625a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	f003 0304 	and.w	r3, r3, #4
 8006232:	2b00      	cmp	r3, #0
 8006234:	d004      	beq.n	8006240 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006238:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800623c:	627b      	str	r3, [r7, #36]	@ 0x24
 800623e:	e00c      	b.n	800625a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006240:	69bb      	ldr	r3, [r7, #24]
 8006242:	f003 0308 	and.w	r3, r3, #8
 8006246:	2b00      	cmp	r3, #0
 8006248:	d004      	beq.n	8006254 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
 8006252:	e002      	b.n	800625a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 f989 	bl	800656c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006260:	2b00      	cmp	r3, #0
 8006262:	d024      	beq.n	80062ae <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800626c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006274:	2b00      	cmp	r3, #0
 8006276:	d003      	beq.n	8006280 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f963 	bl	8006544 <HAL_CAN_TxMailbox1CompleteCallback>
 800627e:	e016      	b.n	80062ae <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006280:	69bb      	ldr	r3, [r7, #24]
 8006282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006286:	2b00      	cmp	r3, #0
 8006288:	d004      	beq.n	8006294 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800628a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006290:	627b      	str	r3, [r7, #36]	@ 0x24
 8006292:	e00c      	b.n	80062ae <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800629a:	2b00      	cmp	r3, #0
 800629c:	d004      	beq.n	80062a8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800629e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80062a6:	e002      	b.n	80062ae <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 f969 	bl	8006580 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d024      	beq.n	8006302 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80062c0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 f943 	bl	8006558 <HAL_CAN_TxMailbox2CompleteCallback>
 80062d2:	e016      	b.n	8006302 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d004      	beq.n	80062e8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80062e6:	e00c      	b.n	8006302 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d004      	beq.n	80062fc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80062fa:	e002      	b.n	8006302 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 f949 	bl	8006594 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	f003 0308 	and.w	r3, r3, #8
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00c      	beq.n	8006326 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f003 0310 	and.w	r3, r3, #16
 8006312:	2b00      	cmp	r3, #0
 8006314:	d007      	beq.n	8006326 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800631c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2210      	movs	r2, #16
 8006324:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	f003 0304 	and.w	r3, r3, #4
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00b      	beq.n	8006348 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	f003 0308 	and.w	r3, r3, #8
 8006336:	2b00      	cmp	r3, #0
 8006338:	d006      	beq.n	8006348 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2208      	movs	r2, #8
 8006340:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 f930 	bl	80065a8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006348:	6a3b      	ldr	r3, [r7, #32]
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d009      	beq.n	8006366 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f003 0303 	and.w	r3, r3, #3
 800635c:	2b00      	cmp	r3, #0
 800635e:	d002      	beq.n	8006366 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f7fa f905 	bl	8000570 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00c      	beq.n	800638a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	f003 0310 	and.w	r3, r3, #16
 8006376:	2b00      	cmp	r3, #0
 8006378:	d007      	beq.n	800638a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800637a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006380:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2210      	movs	r2, #16
 8006388:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	f003 0320 	and.w	r3, r3, #32
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00b      	beq.n	80063ac <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	2b00      	cmp	r3, #0
 800639c:	d006      	beq.n	80063ac <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2208      	movs	r2, #8
 80063a4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 f912 	bl	80065d0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	f003 0310 	and.w	r3, r3, #16
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d009      	beq.n	80063ca <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	f003 0303 	and.w	r3, r3, #3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f8f9 	bl	80065bc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80063ca:	6a3b      	ldr	r3, [r7, #32]
 80063cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d00b      	beq.n	80063ec <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	f003 0310 	and.w	r3, r3, #16
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d006      	beq.n	80063ec <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2210      	movs	r2, #16
 80063e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 f8fc 	bl	80065e4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00b      	beq.n	800640e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	f003 0308 	and.w	r3, r3, #8
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d006      	beq.n	800640e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2208      	movs	r2, #8
 8006406:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f8f5 	bl	80065f8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800640e:	6a3b      	ldr	r3, [r7, #32]
 8006410:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d07b      	beq.n	8006510 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	f003 0304 	and.w	r3, r3, #4
 800641e:	2b00      	cmp	r3, #0
 8006420:	d072      	beq.n	8006508 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006422:	6a3b      	ldr	r3, [r7, #32]
 8006424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006428:	2b00      	cmp	r3, #0
 800642a:	d008      	beq.n	800643e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	f043 0301 	orr.w	r3, r3, #1
 800643c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800643e:	6a3b      	ldr	r3, [r7, #32]
 8006440:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006444:	2b00      	cmp	r3, #0
 8006446:	d008      	beq.n	800645a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006454:	f043 0302 	orr.w	r3, r3, #2
 8006458:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006460:	2b00      	cmp	r3, #0
 8006462:	d008      	beq.n	8006476 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800646a:	2b00      	cmp	r3, #0
 800646c:	d003      	beq.n	8006476 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800646e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006470:	f043 0304 	orr.w	r3, r3, #4
 8006474:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006476:	6a3b      	ldr	r3, [r7, #32]
 8006478:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800647c:	2b00      	cmp	r3, #0
 800647e:	d043      	beq.n	8006508 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006486:	2b00      	cmp	r3, #0
 8006488:	d03e      	beq.n	8006508 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006490:	2b60      	cmp	r3, #96	@ 0x60
 8006492:	d02b      	beq.n	80064ec <HAL_CAN_IRQHandler+0x32a>
 8006494:	2b60      	cmp	r3, #96	@ 0x60
 8006496:	d82e      	bhi.n	80064f6 <HAL_CAN_IRQHandler+0x334>
 8006498:	2b50      	cmp	r3, #80	@ 0x50
 800649a:	d022      	beq.n	80064e2 <HAL_CAN_IRQHandler+0x320>
 800649c:	2b50      	cmp	r3, #80	@ 0x50
 800649e:	d82a      	bhi.n	80064f6 <HAL_CAN_IRQHandler+0x334>
 80064a0:	2b40      	cmp	r3, #64	@ 0x40
 80064a2:	d019      	beq.n	80064d8 <HAL_CAN_IRQHandler+0x316>
 80064a4:	2b40      	cmp	r3, #64	@ 0x40
 80064a6:	d826      	bhi.n	80064f6 <HAL_CAN_IRQHandler+0x334>
 80064a8:	2b30      	cmp	r3, #48	@ 0x30
 80064aa:	d010      	beq.n	80064ce <HAL_CAN_IRQHandler+0x30c>
 80064ac:	2b30      	cmp	r3, #48	@ 0x30
 80064ae:	d822      	bhi.n	80064f6 <HAL_CAN_IRQHandler+0x334>
 80064b0:	2b10      	cmp	r3, #16
 80064b2:	d002      	beq.n	80064ba <HAL_CAN_IRQHandler+0x2f8>
 80064b4:	2b20      	cmp	r3, #32
 80064b6:	d005      	beq.n	80064c4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80064b8:	e01d      	b.n	80064f6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80064ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064bc:	f043 0308 	orr.w	r3, r3, #8
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064c2:	e019      	b.n	80064f8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	f043 0310 	orr.w	r3, r3, #16
 80064ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064cc:	e014      	b.n	80064f8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80064ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d0:	f043 0320 	orr.w	r3, r3, #32
 80064d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064d6:	e00f      	b.n	80064f8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80064d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064e0:	e00a      	b.n	80064f8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80064e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064e8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064ea:	e005      	b.n	80064f8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80064ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064f2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80064f4:	e000      	b.n	80064f8 <HAL_CAN_IRQHandler+0x336>
            break;
 80064f6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699a      	ldr	r2, [r3, #24]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8006506:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2204      	movs	r2, #4
 800650e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006512:	2b00      	cmp	r3, #0
 8006514:	d008      	beq.n	8006528 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800651a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651c:	431a      	orrs	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f872 	bl	800660c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006528:	bf00      	nop
 800652a:	3728      	adds	r7, #40	@ 0x28
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006588:	bf00      	nop
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80065b0:	bf00      	nop
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80065d8:	bf00      	nop
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <__NVIC_SetPriorityGrouping>:
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f003 0307 	and.w	r3, r3, #7
 800662e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006630:	4b0c      	ldr	r3, [pc, #48]	@ (8006664 <__NVIC_SetPriorityGrouping+0x44>)
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800663c:	4013      	ands	r3, r2
 800663e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800664c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006652:	4a04      	ldr	r2, [pc, #16]	@ (8006664 <__NVIC_SetPriorityGrouping+0x44>)
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	60d3      	str	r3, [r2, #12]
}
 8006658:	bf00      	nop
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr
 8006664:	e000ed00 	.word	0xe000ed00

08006668 <__NVIC_GetPriorityGrouping>:
{
 8006668:	b480      	push	{r7}
 800666a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800666c:	4b04      	ldr	r3, [pc, #16]	@ (8006680 <__NVIC_GetPriorityGrouping+0x18>)
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	0a1b      	lsrs	r3, r3, #8
 8006672:	f003 0307 	and.w	r3, r3, #7
}
 8006676:	4618      	mov	r0, r3
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr
 8006680:	e000ed00 	.word	0xe000ed00

08006684 <__NVIC_EnableIRQ>:
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	4603      	mov	r3, r0
 800668c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800668e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006692:	2b00      	cmp	r3, #0
 8006694:	db0b      	blt.n	80066ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006696:	79fb      	ldrb	r3, [r7, #7]
 8006698:	f003 021f 	and.w	r2, r3, #31
 800669c:	4907      	ldr	r1, [pc, #28]	@ (80066bc <__NVIC_EnableIRQ+0x38>)
 800669e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066a2:	095b      	lsrs	r3, r3, #5
 80066a4:	2001      	movs	r0, #1
 80066a6:	fa00 f202 	lsl.w	r2, r0, r2
 80066aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80066ae:	bf00      	nop
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	e000e100 	.word	0xe000e100

080066c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	6039      	str	r1, [r7, #0]
 80066ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	db0a      	blt.n	80066ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	b2da      	uxtb	r2, r3
 80066d8:	490c      	ldr	r1, [pc, #48]	@ (800670c <__NVIC_SetPriority+0x4c>)
 80066da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066de:	0112      	lsls	r2, r2, #4
 80066e0:	b2d2      	uxtb	r2, r2
 80066e2:	440b      	add	r3, r1
 80066e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80066e8:	e00a      	b.n	8006700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	4908      	ldr	r1, [pc, #32]	@ (8006710 <__NVIC_SetPriority+0x50>)
 80066f0:	79fb      	ldrb	r3, [r7, #7]
 80066f2:	f003 030f 	and.w	r3, r3, #15
 80066f6:	3b04      	subs	r3, #4
 80066f8:	0112      	lsls	r2, r2, #4
 80066fa:	b2d2      	uxtb	r2, r2
 80066fc:	440b      	add	r3, r1
 80066fe:	761a      	strb	r2, [r3, #24]
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	e000e100 	.word	0xe000e100
 8006710:	e000ed00 	.word	0xe000ed00

08006714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006714:	b480      	push	{r7}
 8006716:	b089      	sub	sp, #36	@ 0x24
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f003 0307 	and.w	r3, r3, #7
 8006726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	f1c3 0307 	rsb	r3, r3, #7
 800672e:	2b04      	cmp	r3, #4
 8006730:	bf28      	it	cs
 8006732:	2304      	movcs	r3, #4
 8006734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	3304      	adds	r3, #4
 800673a:	2b06      	cmp	r3, #6
 800673c:	d902      	bls.n	8006744 <NVIC_EncodePriority+0x30>
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	3b03      	subs	r3, #3
 8006742:	e000      	b.n	8006746 <NVIC_EncodePriority+0x32>
 8006744:	2300      	movs	r3, #0
 8006746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006748:	f04f 32ff 	mov.w	r2, #4294967295
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	fa02 f303 	lsl.w	r3, r2, r3
 8006752:	43da      	mvns	r2, r3
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	401a      	ands	r2, r3
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800675c:	f04f 31ff 	mov.w	r1, #4294967295
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	fa01 f303 	lsl.w	r3, r1, r3
 8006766:	43d9      	mvns	r1, r3
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800676c:	4313      	orrs	r3, r2
         );
}
 800676e:	4618      	mov	r0, r3
 8006770:	3724      	adds	r7, #36	@ 0x24
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
	...

0800677c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	3b01      	subs	r3, #1
 8006788:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800678c:	d301      	bcc.n	8006792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800678e:	2301      	movs	r3, #1
 8006790:	e00f      	b.n	80067b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006792:	4a0a      	ldr	r2, [pc, #40]	@ (80067bc <SysTick_Config+0x40>)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	3b01      	subs	r3, #1
 8006798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800679a:	210f      	movs	r1, #15
 800679c:	f04f 30ff 	mov.w	r0, #4294967295
 80067a0:	f7ff ff8e 	bl	80066c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80067a4:	4b05      	ldr	r3, [pc, #20]	@ (80067bc <SysTick_Config+0x40>)
 80067a6:	2200      	movs	r2, #0
 80067a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80067aa:	4b04      	ldr	r3, [pc, #16]	@ (80067bc <SysTick_Config+0x40>)
 80067ac:	2207      	movs	r2, #7
 80067ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3708      	adds	r7, #8
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	e000e010 	.word	0xe000e010

080067c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff ff29 	bl	8006620 <__NVIC_SetPriorityGrouping>
}
 80067ce:	bf00      	nop
 80067d0:	3708      	adds	r7, #8
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}

080067d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b086      	sub	sp, #24
 80067da:	af00      	add	r7, sp, #0
 80067dc:	4603      	mov	r3, r0
 80067de:	60b9      	str	r1, [r7, #8]
 80067e0:	607a      	str	r2, [r7, #4]
 80067e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80067e4:	2300      	movs	r3, #0
 80067e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80067e8:	f7ff ff3e 	bl	8006668 <__NVIC_GetPriorityGrouping>
 80067ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	68b9      	ldr	r1, [r7, #8]
 80067f2:	6978      	ldr	r0, [r7, #20]
 80067f4:	f7ff ff8e 	bl	8006714 <NVIC_EncodePriority>
 80067f8:	4602      	mov	r2, r0
 80067fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067fe:	4611      	mov	r1, r2
 8006800:	4618      	mov	r0, r3
 8006802:	f7ff ff5d 	bl	80066c0 <__NVIC_SetPriority>
}
 8006806:	bf00      	nop
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b082      	sub	sp, #8
 8006812:	af00      	add	r7, sp, #0
 8006814:	4603      	mov	r3, r0
 8006816:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800681c:	4618      	mov	r0, r3
 800681e:	f7ff ff31 	bl	8006684 <__NVIC_EnableIRQ>
}
 8006822:	bf00      	nop
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b082      	sub	sp, #8
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f7ff ffa2 	bl	800677c <SysTick_Config>
 8006838:	4603      	mov	r3, r0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3708      	adds	r7, #8
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}

08006842 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006842:	b480      	push	{r7}
 8006844:	b085      	sub	sp, #20
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800684a:	2300      	movs	r3, #0
 800684c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b02      	cmp	r3, #2
 8006858:	d008      	beq.n	800686c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2204      	movs	r2, #4
 800685e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	e022      	b.n	80068b2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 020e 	bic.w	r2, r2, #14
 800687a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f022 0201 	bic.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006890:	f003 021c 	and.w	r2, r3, #28
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006898:	2101      	movs	r1, #1
 800689a:	fa01 f202 	lsl.w	r2, r1, r2
 800689e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80068be:	b580      	push	{r7, lr}
 80068c0:	b084      	sub	sp, #16
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068c6:	2300      	movs	r3, #0
 80068c8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b02      	cmp	r3, #2
 80068d4:	d005      	beq.n	80068e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2204      	movs	r2, #4
 80068da:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	73fb      	strb	r3, [r7, #15]
 80068e0:	e029      	b.n	8006936 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f022 020e 	bic.w	r2, r2, #14
 80068f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f022 0201 	bic.w	r2, r2, #1
 8006900:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006906:	f003 021c 	and.w	r2, r3, #28
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690e:	2101      	movs	r1, #1
 8006910:	fa01 f202 	lsl.w	r2, r1, r2
 8006914:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	4798      	blx	r3
    }
  }
  return status;
 8006936:	7bfb      	ldrb	r3, [r7, #15]
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8006940:	b480      	push	{r7}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	460b      	mov	r3, r1
 800694a:	607a      	str	r2, [r7, #4]
 800694c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800694e:	2300      	movs	r3, #0
 8006950:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8006952:	7afb      	ldrb	r3, [r7, #11]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d103      	bne.n	8006960 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	605a      	str	r2, [r3, #4]
      break;
 800695e:	e002      	b.n	8006966 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	75fb      	strb	r3, [r7, #23]
      break;
 8006964:	bf00      	nop
  }

  return status;
 8006966:	7dfb      	ldrb	r3, [r7, #23]
}
 8006968:	4618      	mov	r0, r3
 800696a:	371c      	adds	r7, #28
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d101      	bne.n	8006988 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e003      	b.n	8006990 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800698e:	2300      	movs	r3, #0
  }
}
 8006990:	4618      	mov	r0, r3
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	0c1b      	lsrs	r3, r3, #16
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 031f 	and.w	r3, r3, #31
 80069b8:	2201      	movs	r2, #1
 80069ba:	fa02 f303 	lsl.w	r3, r2, r3
 80069be:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	4b0c      	ldr	r3, [pc, #48]	@ (80069f8 <HAL_EXTI_IRQHandler+0x5c>)
 80069c6:	4413      	add	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	4013      	ands	r3, r2
 80069d2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d009      	beq.n	80069ee <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	693a      	ldr	r2, [r7, #16]
 80069de:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	4798      	blx	r3
    }
  }
}
 80069ee:	bf00      	nop
 80069f0:	3718      	adds	r7, #24
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	40010414 	.word	0x40010414

080069fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006a06:	2300      	movs	r3, #0
 8006a08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006a0a:	e17f      	b.n	8006d0c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	2101      	movs	r1, #1
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	fa01 f303 	lsl.w	r3, r1, r3
 8006a18:	4013      	ands	r3, r2
 8006a1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f000 8171 	beq.w	8006d06 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	f003 0303 	and.w	r3, r3, #3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d005      	beq.n	8006a3c <HAL_GPIO_Init+0x40>
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f003 0303 	and.w	r3, r3, #3
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d130      	bne.n	8006a9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	005b      	lsls	r3, r3, #1
 8006a46:	2203      	movs	r2, #3
 8006a48:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4c:	43db      	mvns	r3, r3
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4013      	ands	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	68da      	ldr	r2, [r3, #12]
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	005b      	lsls	r3, r3, #1
 8006a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a60:	693a      	ldr	r2, [r7, #16]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a72:	2201      	movs	r2, #1
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7a:	43db      	mvns	r3, r3
 8006a7c:	693a      	ldr	r2, [r7, #16]
 8006a7e:	4013      	ands	r3, r2
 8006a80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	091b      	lsrs	r3, r3, #4
 8006a88:	f003 0201 	and.w	r2, r3, #1
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f003 0303 	and.w	r3, r3, #3
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d118      	bne.n	8006adc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab8:	43db      	mvns	r3, r3
 8006aba:	693a      	ldr	r2, [r7, #16]
 8006abc:	4013      	ands	r3, r2
 8006abe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	08db      	lsrs	r3, r3, #3
 8006ac6:	f003 0201 	and.w	r2, r3, #1
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f003 0303 	and.w	r3, r3, #3
 8006ae4:	2b03      	cmp	r3, #3
 8006ae6:	d017      	beq.n	8006b18 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	005b      	lsls	r3, r3, #1
 8006af2:	2203      	movs	r2, #3
 8006af4:	fa02 f303 	lsl.w	r3, r2, r3
 8006af8:	43db      	mvns	r3, r3
 8006afa:	693a      	ldr	r2, [r7, #16]
 8006afc:	4013      	ands	r3, r2
 8006afe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	689a      	ldr	r2, [r3, #8]
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	fa02 f303 	lsl.w	r3, r2, r3
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f003 0303 	and.w	r3, r3, #3
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d123      	bne.n	8006b6c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	08da      	lsrs	r2, r3, #3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	3208      	adds	r2, #8
 8006b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b30:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	f003 0307 	and.w	r3, r3, #7
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	220f      	movs	r2, #15
 8006b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b40:	43db      	mvns	r3, r3
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	4013      	ands	r3, r2
 8006b46:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	691a      	ldr	r2, [r3, #16]
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f003 0307 	and.w	r3, r3, #7
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	fa02 f303 	lsl.w	r3, r2, r3
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	08da      	lsrs	r2, r3, #3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	3208      	adds	r2, #8
 8006b66:	6939      	ldr	r1, [r7, #16]
 8006b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	005b      	lsls	r3, r3, #1
 8006b76:	2203      	movs	r2, #3
 8006b78:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7c:	43db      	mvns	r3, r3
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4013      	ands	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f003 0203 	and.w	r2, r3, #3
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	005b      	lsls	r3, r3, #1
 8006b90:	fa02 f303 	lsl.w	r3, r2, r3
 8006b94:	693a      	ldr	r2, [r7, #16]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f000 80ac 	beq.w	8006d06 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bae:	4b5f      	ldr	r3, [pc, #380]	@ (8006d2c <HAL_GPIO_Init+0x330>)
 8006bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bb2:	4a5e      	ldr	r2, [pc, #376]	@ (8006d2c <HAL_GPIO_Init+0x330>)
 8006bb4:	f043 0301 	orr.w	r3, r3, #1
 8006bb8:	6613      	str	r3, [r2, #96]	@ 0x60
 8006bba:	4b5c      	ldr	r3, [pc, #368]	@ (8006d2c <HAL_GPIO_Init+0x330>)
 8006bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	60bb      	str	r3, [r7, #8]
 8006bc4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006bc6:	4a5a      	ldr	r2, [pc, #360]	@ (8006d30 <HAL_GPIO_Init+0x334>)
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	089b      	lsrs	r3, r3, #2
 8006bcc:	3302      	adds	r3, #2
 8006bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	f003 0303 	and.w	r3, r3, #3
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	220f      	movs	r2, #15
 8006bde:	fa02 f303 	lsl.w	r3, r2, r3
 8006be2:	43db      	mvns	r3, r3
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	4013      	ands	r3, r2
 8006be8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006bf0:	d025      	beq.n	8006c3e <HAL_GPIO_Init+0x242>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a4f      	ldr	r2, [pc, #316]	@ (8006d34 <HAL_GPIO_Init+0x338>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d01f      	beq.n	8006c3a <HAL_GPIO_Init+0x23e>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a4e      	ldr	r2, [pc, #312]	@ (8006d38 <HAL_GPIO_Init+0x33c>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d019      	beq.n	8006c36 <HAL_GPIO_Init+0x23a>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a4d      	ldr	r2, [pc, #308]	@ (8006d3c <HAL_GPIO_Init+0x340>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d013      	beq.n	8006c32 <HAL_GPIO_Init+0x236>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a4c      	ldr	r2, [pc, #304]	@ (8006d40 <HAL_GPIO_Init+0x344>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d00d      	beq.n	8006c2e <HAL_GPIO_Init+0x232>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a4b      	ldr	r2, [pc, #300]	@ (8006d44 <HAL_GPIO_Init+0x348>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d007      	beq.n	8006c2a <HAL_GPIO_Init+0x22e>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a4a      	ldr	r2, [pc, #296]	@ (8006d48 <HAL_GPIO_Init+0x34c>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d101      	bne.n	8006c26 <HAL_GPIO_Init+0x22a>
 8006c22:	2306      	movs	r3, #6
 8006c24:	e00c      	b.n	8006c40 <HAL_GPIO_Init+0x244>
 8006c26:	2307      	movs	r3, #7
 8006c28:	e00a      	b.n	8006c40 <HAL_GPIO_Init+0x244>
 8006c2a:	2305      	movs	r3, #5
 8006c2c:	e008      	b.n	8006c40 <HAL_GPIO_Init+0x244>
 8006c2e:	2304      	movs	r3, #4
 8006c30:	e006      	b.n	8006c40 <HAL_GPIO_Init+0x244>
 8006c32:	2303      	movs	r3, #3
 8006c34:	e004      	b.n	8006c40 <HAL_GPIO_Init+0x244>
 8006c36:	2302      	movs	r3, #2
 8006c38:	e002      	b.n	8006c40 <HAL_GPIO_Init+0x244>
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e000      	b.n	8006c40 <HAL_GPIO_Init+0x244>
 8006c3e:	2300      	movs	r3, #0
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	f002 0203 	and.w	r2, r2, #3
 8006c46:	0092      	lsls	r2, r2, #2
 8006c48:	4093      	lsls	r3, r2
 8006c4a:	693a      	ldr	r2, [r7, #16]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006c50:	4937      	ldr	r1, [pc, #220]	@ (8006d30 <HAL_GPIO_Init+0x334>)
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	089b      	lsrs	r3, r3, #2
 8006c56:	3302      	adds	r3, #2
 8006c58:	693a      	ldr	r2, [r7, #16]
 8006c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	43db      	mvns	r3, r3
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d003      	beq.n	8006c82 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8006c7a:	693a      	ldr	r2, [r7, #16]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006c82:	4a32      	ldr	r2, [pc, #200]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006c88:	4b30      	ldr	r3, [pc, #192]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	43db      	mvns	r3, r3
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4013      	ands	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d003      	beq.n	8006cac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006cac:	4a27      	ldr	r2, [pc, #156]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006cb2:	4b26      	ldr	r3, [pc, #152]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	43db      	mvns	r3, r3
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d003      	beq.n	8006cd6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	43db      	mvns	r3, r3
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d003      	beq.n	8006d00 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8006cf8:	693a      	ldr	r2, [r7, #16]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006d00:	4a12      	ldr	r2, [pc, #72]	@ (8006d4c <HAL_GPIO_Init+0x350>)
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	3301      	adds	r3, #1
 8006d0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	fa22 f303 	lsr.w	r3, r2, r3
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f47f ae78 	bne.w	8006a0c <HAL_GPIO_Init+0x10>
  }
}
 8006d1c:	bf00      	nop
 8006d1e:	bf00      	nop
 8006d20:	371c      	adds	r7, #28
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	40021000 	.word	0x40021000
 8006d30:	40010000 	.word	0x40010000
 8006d34:	48000400 	.word	0x48000400
 8006d38:	48000800 	.word	0x48000800
 8006d3c:	48000c00 	.word	0x48000c00
 8006d40:	48001000 	.word	0x48001000
 8006d44:	48001400 	.word	0x48001400
 8006d48:	48001800 	.word	0x48001800
 8006d4c:	40010400 	.word	0x40010400

08006d50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	460b      	mov	r3, r1
 8006d5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	691a      	ldr	r2, [r3, #16]
 8006d60:	887b      	ldrh	r3, [r7, #2]
 8006d62:	4013      	ands	r3, r2
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	73fb      	strb	r3, [r7, #15]
 8006d6c:	e001      	b.n	8006d72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3714      	adds	r7, #20
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	460b      	mov	r3, r1
 8006d8a:	807b      	strh	r3, [r7, #2]
 8006d8c:	4613      	mov	r3, r2
 8006d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006d90:	787b      	ldrb	r3, [r7, #1]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006d96:	887a      	ldrh	r2, [r7, #2]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006d9c:	e002      	b.n	8006da4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006d9e:	887a      	ldrh	r2, [r7, #2]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	460b      	mov	r3, r1
 8006dba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006dc2:	887a      	ldrh	r2, [r7, #2]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	041a      	lsls	r2, r3, #16
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	43d9      	mvns	r1, r3
 8006dce:	887b      	ldrh	r3, [r7, #2]
 8006dd0:	400b      	ands	r3, r1
 8006dd2:	431a      	orrs	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	619a      	str	r2, [r3, #24]
}
 8006dd8:	bf00      	nop
 8006dda:	3714      	adds	r7, #20
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006de4:	b480      	push	{r7}
 8006de6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006de8:	4b04      	ldr	r3, [pc, #16]	@ (8006dfc <HAL_PWREx_GetVoltageRange+0x18>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	46bd      	mov	sp, r7
 8006df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df8:	4770      	bx	lr
 8006dfa:	bf00      	nop
 8006dfc:	40007000 	.word	0x40007000

08006e00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e0e:	d130      	bne.n	8006e72 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e10:	4b23      	ldr	r3, [pc, #140]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006e18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e1c:	d038      	beq.n	8006e90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006e1e:	4b20      	ldr	r3, [pc, #128]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006e26:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006e2c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006e2e:	4b1d      	ldr	r3, [pc, #116]	@ (8006ea4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2232      	movs	r2, #50	@ 0x32
 8006e34:	fb02 f303 	mul.w	r3, r2, r3
 8006e38:	4a1b      	ldr	r2, [pc, #108]	@ (8006ea8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e3e:	0c9b      	lsrs	r3, r3, #18
 8006e40:	3301      	adds	r3, #1
 8006e42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e44:	e002      	b.n	8006e4c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006e4c:	4b14      	ldr	r3, [pc, #80]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e4e:	695b      	ldr	r3, [r3, #20]
 8006e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e58:	d102      	bne.n	8006e60 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d1f2      	bne.n	8006e46 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006e60:	4b0f      	ldr	r3, [pc, #60]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e62:	695b      	ldr	r3, [r3, #20]
 8006e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e6c:	d110      	bne.n	8006e90 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e00f      	b.n	8006e92 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006e72:	4b0b      	ldr	r3, [pc, #44]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e7e:	d007      	beq.n	8006e90 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006e80:	4b07      	ldr	r3, [pc, #28]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006e88:	4a05      	ldr	r2, [pc, #20]	@ (8006ea0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006e8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006e8e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006e90:	2300      	movs	r3, #0
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3714      	adds	r7, #20
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	40007000 	.word	0x40007000
 8006ea4:	20000000 	.word	0x20000000
 8006ea8:	431bde83 	.word	0x431bde83

08006eac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b088      	sub	sp, #32
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e3ca      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ebe:	4b97      	ldr	r3, [pc, #604]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f003 030c 	and.w	r3, r3, #12
 8006ec6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ec8:	4b94      	ldr	r3, [pc, #592]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	f003 0303 	and.w	r3, r3, #3
 8006ed0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0310 	and.w	r3, r3, #16
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	f000 80e4 	beq.w	80070a8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006ee0:	69bb      	ldr	r3, [r7, #24]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d007      	beq.n	8006ef6 <HAL_RCC_OscConfig+0x4a>
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	2b0c      	cmp	r3, #12
 8006eea:	f040 808b 	bne.w	8007004 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	f040 8087 	bne.w	8007004 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006ef6:	4b89      	ldr	r3, [pc, #548]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0302 	and.w	r3, r3, #2
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d005      	beq.n	8006f0e <HAL_RCC_OscConfig+0x62>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d101      	bne.n	8006f0e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e3a2      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a1a      	ldr	r2, [r3, #32]
 8006f12:	4b82      	ldr	r3, [pc, #520]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 0308 	and.w	r3, r3, #8
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d004      	beq.n	8006f28 <HAL_RCC_OscConfig+0x7c>
 8006f1e:	4b7f      	ldr	r3, [pc, #508]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f26:	e005      	b.n	8006f34 <HAL_RCC_OscConfig+0x88>
 8006f28:	4b7c      	ldr	r3, [pc, #496]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f2e:	091b      	lsrs	r3, r3, #4
 8006f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d223      	bcs.n	8006f80 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a1b      	ldr	r3, [r3, #32]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f000 fd55 	bl	80079ec <RCC_SetFlashLatencyFromMSIRange>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d001      	beq.n	8006f4c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e383      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006f4c:	4b73      	ldr	r3, [pc, #460]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a72      	ldr	r2, [pc, #456]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f52:	f043 0308 	orr.w	r3, r3, #8
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	4b70      	ldr	r3, [pc, #448]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6a1b      	ldr	r3, [r3, #32]
 8006f64:	496d      	ldr	r1, [pc, #436]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f66:	4313      	orrs	r3, r2
 8006f68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006f6a:	4b6c      	ldr	r3, [pc, #432]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	021b      	lsls	r3, r3, #8
 8006f78:	4968      	ldr	r1, [pc, #416]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	604b      	str	r3, [r1, #4]
 8006f7e:	e025      	b.n	8006fcc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006f80:	4b66      	ldr	r3, [pc, #408]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a65      	ldr	r2, [pc, #404]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f86:	f043 0308 	orr.w	r3, r3, #8
 8006f8a:	6013      	str	r3, [r2, #0]
 8006f8c:	4b63      	ldr	r3, [pc, #396]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6a1b      	ldr	r3, [r3, #32]
 8006f98:	4960      	ldr	r1, [pc, #384]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006f9e:	4b5f      	ldr	r3, [pc, #380]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	021b      	lsls	r3, r3, #8
 8006fac:	495b      	ldr	r1, [pc, #364]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d109      	bne.n	8006fcc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6a1b      	ldr	r3, [r3, #32]
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f000 fd15 	bl	80079ec <RCC_SetFlashLatencyFromMSIRange>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d001      	beq.n	8006fcc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e343      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006fcc:	f000 fc4a 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	4b52      	ldr	r3, [pc, #328]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	091b      	lsrs	r3, r3, #4
 8006fd8:	f003 030f 	and.w	r3, r3, #15
 8006fdc:	4950      	ldr	r1, [pc, #320]	@ (8007120 <HAL_RCC_OscConfig+0x274>)
 8006fde:	5ccb      	ldrb	r3, [r1, r3]
 8006fe0:	f003 031f 	and.w	r3, r3, #31
 8006fe4:	fa22 f303 	lsr.w	r3, r2, r3
 8006fe8:	4a4e      	ldr	r2, [pc, #312]	@ (8007124 <HAL_RCC_OscConfig+0x278>)
 8006fea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006fec:	4b4e      	ldr	r3, [pc, #312]	@ (8007128 <HAL_RCC_OscConfig+0x27c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7fe fc1d 	bl	8005830 <HAL_InitTick>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006ffa:	7bfb      	ldrb	r3, [r7, #15]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d052      	beq.n	80070a6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8007000:	7bfb      	ldrb	r3, [r7, #15]
 8007002:	e327      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d032      	beq.n	8007072 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800700c:	4b43      	ldr	r3, [pc, #268]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a42      	ldr	r2, [pc, #264]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007012:	f043 0301 	orr.w	r3, r3, #1
 8007016:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007018:	f7fe fc5a 	bl	80058d0 <HAL_GetTick>
 800701c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007020:	f7fe fc56 	bl	80058d0 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e310      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007032:	4b3a      	ldr	r3, [pc, #232]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d0f0      	beq.n	8007020 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800703e:	4b37      	ldr	r3, [pc, #220]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a36      	ldr	r2, [pc, #216]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007044:	f043 0308 	orr.w	r3, r3, #8
 8007048:	6013      	str	r3, [r2, #0]
 800704a:	4b34      	ldr	r3, [pc, #208]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a1b      	ldr	r3, [r3, #32]
 8007056:	4931      	ldr	r1, [pc, #196]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007058:	4313      	orrs	r3, r2
 800705a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800705c:	4b2f      	ldr	r3, [pc, #188]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	69db      	ldr	r3, [r3, #28]
 8007068:	021b      	lsls	r3, r3, #8
 800706a:	492c      	ldr	r1, [pc, #176]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 800706c:	4313      	orrs	r3, r2
 800706e:	604b      	str	r3, [r1, #4]
 8007070:	e01a      	b.n	80070a8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007072:	4b2a      	ldr	r3, [pc, #168]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a29      	ldr	r2, [pc, #164]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007078:	f023 0301 	bic.w	r3, r3, #1
 800707c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800707e:	f7fe fc27 	bl	80058d0 <HAL_GetTick>
 8007082:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007084:	e008      	b.n	8007098 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007086:	f7fe fc23 	bl	80058d0 <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	2b02      	cmp	r3, #2
 8007092:	d901      	bls.n	8007098 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8007094:	2303      	movs	r3, #3
 8007096:	e2dd      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007098:	4b20      	ldr	r3, [pc, #128]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1f0      	bne.n	8007086 <HAL_RCC_OscConfig+0x1da>
 80070a4:	e000      	b.n	80070a8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80070a6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 0301 	and.w	r3, r3, #1
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d074      	beq.n	800719e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	2b08      	cmp	r3, #8
 80070b8:	d005      	beq.n	80070c6 <HAL_RCC_OscConfig+0x21a>
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	2b0c      	cmp	r3, #12
 80070be:	d10e      	bne.n	80070de <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	2b03      	cmp	r3, #3
 80070c4:	d10b      	bne.n	80070de <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070c6:	4b15      	ldr	r3, [pc, #84]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d064      	beq.n	800719c <HAL_RCC_OscConfig+0x2f0>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d160      	bne.n	800719c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e2ba      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070e6:	d106      	bne.n	80070f6 <HAL_RCC_OscConfig+0x24a>
 80070e8:	4b0c      	ldr	r3, [pc, #48]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a0b      	ldr	r2, [pc, #44]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 80070ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070f2:	6013      	str	r3, [r2, #0]
 80070f4:	e026      	b.n	8007144 <HAL_RCC_OscConfig+0x298>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070fe:	d115      	bne.n	800712c <HAL_RCC_OscConfig+0x280>
 8007100:	4b06      	ldr	r3, [pc, #24]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a05      	ldr	r2, [pc, #20]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007106:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800710a:	6013      	str	r3, [r2, #0]
 800710c:	4b03      	ldr	r3, [pc, #12]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a02      	ldr	r2, [pc, #8]	@ (800711c <HAL_RCC_OscConfig+0x270>)
 8007112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007116:	6013      	str	r3, [r2, #0]
 8007118:	e014      	b.n	8007144 <HAL_RCC_OscConfig+0x298>
 800711a:	bf00      	nop
 800711c:	40021000 	.word	0x40021000
 8007120:	080120b0 	.word	0x080120b0
 8007124:	20000000 	.word	0x20000000
 8007128:	20000010 	.word	0x20000010
 800712c:	4ba0      	ldr	r3, [pc, #640]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a9f      	ldr	r2, [pc, #636]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007132:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007136:	6013      	str	r3, [r2, #0]
 8007138:	4b9d      	ldr	r3, [pc, #628]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a9c      	ldr	r2, [pc, #624]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800713e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007142:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d013      	beq.n	8007174 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800714c:	f7fe fbc0 	bl	80058d0 <HAL_GetTick>
 8007150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007152:	e008      	b.n	8007166 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007154:	f7fe fbbc 	bl	80058d0 <HAL_GetTick>
 8007158:	4602      	mov	r2, r0
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	1ad3      	subs	r3, r2, r3
 800715e:	2b64      	cmp	r3, #100	@ 0x64
 8007160:	d901      	bls.n	8007166 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007162:	2303      	movs	r3, #3
 8007164:	e276      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007166:	4b92      	ldr	r3, [pc, #584]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800716e:	2b00      	cmp	r3, #0
 8007170:	d0f0      	beq.n	8007154 <HAL_RCC_OscConfig+0x2a8>
 8007172:	e014      	b.n	800719e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007174:	f7fe fbac 	bl	80058d0 <HAL_GetTick>
 8007178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800717a:	e008      	b.n	800718e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800717c:	f7fe fba8 	bl	80058d0 <HAL_GetTick>
 8007180:	4602      	mov	r2, r0
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	1ad3      	subs	r3, r2, r3
 8007186:	2b64      	cmp	r3, #100	@ 0x64
 8007188:	d901      	bls.n	800718e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e262      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800718e:	4b88      	ldr	r3, [pc, #544]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1f0      	bne.n	800717c <HAL_RCC_OscConfig+0x2d0>
 800719a:	e000      	b.n	800719e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800719c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 0302 	and.w	r3, r3, #2
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d060      	beq.n	800726c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	2b04      	cmp	r3, #4
 80071ae:	d005      	beq.n	80071bc <HAL_RCC_OscConfig+0x310>
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	2b0c      	cmp	r3, #12
 80071b4:	d119      	bne.n	80071ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d116      	bne.n	80071ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80071bc:	4b7c      	ldr	r3, [pc, #496]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d005      	beq.n	80071d4 <HAL_RCC_OscConfig+0x328>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d101      	bne.n	80071d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e23f      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071d4:	4b76      	ldr	r3, [pc, #472]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	061b      	lsls	r3, r3, #24
 80071e2:	4973      	ldr	r1, [pc, #460]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80071e4:	4313      	orrs	r3, r2
 80071e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80071e8:	e040      	b.n	800726c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d023      	beq.n	800723a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071f2:	4b6f      	ldr	r3, [pc, #444]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a6e      	ldr	r2, [pc, #440]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80071f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071fe:	f7fe fb67 	bl	80058d0 <HAL_GetTick>
 8007202:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007204:	e008      	b.n	8007218 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007206:	f7fe fb63 	bl	80058d0 <HAL_GetTick>
 800720a:	4602      	mov	r2, r0
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	2b02      	cmp	r3, #2
 8007212:	d901      	bls.n	8007218 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007214:	2303      	movs	r3, #3
 8007216:	e21d      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007218:	4b65      	ldr	r3, [pc, #404]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007220:	2b00      	cmp	r3, #0
 8007222:	d0f0      	beq.n	8007206 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007224:	4b62      	ldr	r3, [pc, #392]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	061b      	lsls	r3, r3, #24
 8007232:	495f      	ldr	r1, [pc, #380]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007234:	4313      	orrs	r3, r2
 8007236:	604b      	str	r3, [r1, #4]
 8007238:	e018      	b.n	800726c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800723a:	4b5d      	ldr	r3, [pc, #372]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a5c      	ldr	r2, [pc, #368]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007244:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007246:	f7fe fb43 	bl	80058d0 <HAL_GetTick>
 800724a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800724e:	f7fe fb3f 	bl	80058d0 <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e1f9      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007260:	4b53      	ldr	r3, [pc, #332]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1f0      	bne.n	800724e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0308 	and.w	r3, r3, #8
 8007274:	2b00      	cmp	r3, #0
 8007276:	d03c      	beq.n	80072f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	695b      	ldr	r3, [r3, #20]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d01c      	beq.n	80072ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007280:	4b4b      	ldr	r3, [pc, #300]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007282:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007286:	4a4a      	ldr	r2, [pc, #296]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007288:	f043 0301 	orr.w	r3, r3, #1
 800728c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007290:	f7fe fb1e 	bl	80058d0 <HAL_GetTick>
 8007294:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007296:	e008      	b.n	80072aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007298:	f7fe fb1a 	bl	80058d0 <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d901      	bls.n	80072aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e1d4      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80072aa:	4b41      	ldr	r3, [pc, #260]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80072ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072b0:	f003 0302 	and.w	r3, r3, #2
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0ef      	beq.n	8007298 <HAL_RCC_OscConfig+0x3ec>
 80072b8:	e01b      	b.n	80072f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072ba:	4b3d      	ldr	r3, [pc, #244]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80072bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072c0:	4a3b      	ldr	r2, [pc, #236]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80072c2:	f023 0301 	bic.w	r3, r3, #1
 80072c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072ca:	f7fe fb01 	bl	80058d0 <HAL_GetTick>
 80072ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072d0:	e008      	b.n	80072e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072d2:	f7fe fafd 	bl	80058d0 <HAL_GetTick>
 80072d6:	4602      	mov	r2, r0
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	2b02      	cmp	r3, #2
 80072de:	d901      	bls.n	80072e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e1b7      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80072e4:	4b32      	ldr	r3, [pc, #200]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80072e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072ea:	f003 0302 	and.w	r3, r3, #2
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d1ef      	bne.n	80072d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0304 	and.w	r3, r3, #4
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f000 80a6 	beq.w	800744c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007300:	2300      	movs	r3, #0
 8007302:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007304:	4b2a      	ldr	r3, [pc, #168]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10d      	bne.n	800732c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007310:	4b27      	ldr	r3, [pc, #156]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007314:	4a26      	ldr	r2, [pc, #152]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007316:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800731a:	6593      	str	r3, [r2, #88]	@ 0x58
 800731c:	4b24      	ldr	r3, [pc, #144]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800731e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007324:	60bb      	str	r3, [r7, #8]
 8007326:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007328:	2301      	movs	r3, #1
 800732a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800732c:	4b21      	ldr	r3, [pc, #132]	@ (80073b4 <HAL_RCC_OscConfig+0x508>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007334:	2b00      	cmp	r3, #0
 8007336:	d118      	bne.n	800736a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007338:	4b1e      	ldr	r3, [pc, #120]	@ (80073b4 <HAL_RCC_OscConfig+0x508>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a1d      	ldr	r2, [pc, #116]	@ (80073b4 <HAL_RCC_OscConfig+0x508>)
 800733e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007342:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007344:	f7fe fac4 	bl	80058d0 <HAL_GetTick>
 8007348:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800734c:	f7fe fac0 	bl	80058d0 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e17a      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800735e:	4b15      	ldr	r3, [pc, #84]	@ (80073b4 <HAL_RCC_OscConfig+0x508>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0f0      	beq.n	800734c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d108      	bne.n	8007384 <HAL_RCC_OscConfig+0x4d8>
 8007372:	4b0f      	ldr	r3, [pc, #60]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007378:	4a0d      	ldr	r2, [pc, #52]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800737a:	f043 0301 	orr.w	r3, r3, #1
 800737e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007382:	e029      	b.n	80073d8 <HAL_RCC_OscConfig+0x52c>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	2b05      	cmp	r3, #5
 800738a:	d115      	bne.n	80073b8 <HAL_RCC_OscConfig+0x50c>
 800738c:	4b08      	ldr	r3, [pc, #32]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800738e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007392:	4a07      	ldr	r2, [pc, #28]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007394:	f043 0304 	orr.w	r3, r3, #4
 8007398:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800739c:	4b04      	ldr	r3, [pc, #16]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 800739e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a2:	4a03      	ldr	r2, [pc, #12]	@ (80073b0 <HAL_RCC_OscConfig+0x504>)
 80073a4:	f043 0301 	orr.w	r3, r3, #1
 80073a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073ac:	e014      	b.n	80073d8 <HAL_RCC_OscConfig+0x52c>
 80073ae:	bf00      	nop
 80073b0:	40021000 	.word	0x40021000
 80073b4:	40007000 	.word	0x40007000
 80073b8:	4b9c      	ldr	r3, [pc, #624]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80073ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073be:	4a9b      	ldr	r2, [pc, #620]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80073c0:	f023 0301 	bic.w	r3, r3, #1
 80073c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073c8:	4b98      	ldr	r3, [pc, #608]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80073ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ce:	4a97      	ldr	r2, [pc, #604]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80073d0:	f023 0304 	bic.w	r3, r3, #4
 80073d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d016      	beq.n	800740e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073e0:	f7fe fa76 	bl	80058d0 <HAL_GetTick>
 80073e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073e6:	e00a      	b.n	80073fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073e8:	f7fe fa72 	bl	80058d0 <HAL_GetTick>
 80073ec:	4602      	mov	r2, r0
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d901      	bls.n	80073fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e12a      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073fe:	4b8b      	ldr	r3, [pc, #556]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007404:	f003 0302 	and.w	r3, r3, #2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d0ed      	beq.n	80073e8 <HAL_RCC_OscConfig+0x53c>
 800740c:	e015      	b.n	800743a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800740e:	f7fe fa5f 	bl	80058d0 <HAL_GetTick>
 8007412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007414:	e00a      	b.n	800742c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007416:	f7fe fa5b 	bl	80058d0 <HAL_GetTick>
 800741a:	4602      	mov	r2, r0
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007424:	4293      	cmp	r3, r2
 8007426:	d901      	bls.n	800742c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007428:	2303      	movs	r3, #3
 800742a:	e113      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800742c:	4b7f      	ldr	r3, [pc, #508]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 800742e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007432:	f003 0302 	and.w	r3, r3, #2
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1ed      	bne.n	8007416 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800743a:	7ffb      	ldrb	r3, [r7, #31]
 800743c:	2b01      	cmp	r3, #1
 800743e:	d105      	bne.n	800744c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007440:	4b7a      	ldr	r3, [pc, #488]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007444:	4a79      	ldr	r2, [pc, #484]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007446:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800744a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 80fe 	beq.w	8007652 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800745a:	2b02      	cmp	r3, #2
 800745c:	f040 80d0 	bne.w	8007600 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007460:	4b72      	ldr	r3, [pc, #456]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f003 0203 	and.w	r2, r3, #3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007470:	429a      	cmp	r2, r3
 8007472:	d130      	bne.n	80074d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800747e:	3b01      	subs	r3, #1
 8007480:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007482:	429a      	cmp	r2, r3
 8007484:	d127      	bne.n	80074d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007490:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007492:	429a      	cmp	r2, r3
 8007494:	d11f      	bne.n	80074d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80074a0:	2a07      	cmp	r2, #7
 80074a2:	bf14      	ite	ne
 80074a4:	2201      	movne	r2, #1
 80074a6:	2200      	moveq	r2, #0
 80074a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d113      	bne.n	80074d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074b8:	085b      	lsrs	r3, r3, #1
 80074ba:	3b01      	subs	r3, #1
 80074bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80074be:	429a      	cmp	r2, r3
 80074c0:	d109      	bne.n	80074d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074cc:	085b      	lsrs	r3, r3, #1
 80074ce:	3b01      	subs	r3, #1
 80074d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d06e      	beq.n	80075b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	2b0c      	cmp	r3, #12
 80074da:	d069      	beq.n	80075b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80074dc:	4b53      	ldr	r3, [pc, #332]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d105      	bne.n	80074f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80074e8:	4b50      	ldr	r3, [pc, #320]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d001      	beq.n	80074f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e0ad      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80074f8:	4b4c      	ldr	r3, [pc, #304]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a4b      	ldr	r2, [pc, #300]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80074fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007502:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007504:	f7fe f9e4 	bl	80058d0 <HAL_GetTick>
 8007508:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800750a:	e008      	b.n	800751e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800750c:	f7fe f9e0 	bl	80058d0 <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	2b02      	cmp	r3, #2
 8007518:	d901      	bls.n	800751e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e09a      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800751e:	4b43      	ldr	r3, [pc, #268]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1f0      	bne.n	800750c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800752a:	4b40      	ldr	r3, [pc, #256]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 800752c:	68da      	ldr	r2, [r3, #12]
 800752e:	4b40      	ldr	r3, [pc, #256]	@ (8007630 <HAL_RCC_OscConfig+0x784>)
 8007530:	4013      	ands	r3, r2
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800753a:	3a01      	subs	r2, #1
 800753c:	0112      	lsls	r2, r2, #4
 800753e:	4311      	orrs	r1, r2
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007544:	0212      	lsls	r2, r2, #8
 8007546:	4311      	orrs	r1, r2
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800754c:	0852      	lsrs	r2, r2, #1
 800754e:	3a01      	subs	r2, #1
 8007550:	0552      	lsls	r2, r2, #21
 8007552:	4311      	orrs	r1, r2
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007558:	0852      	lsrs	r2, r2, #1
 800755a:	3a01      	subs	r2, #1
 800755c:	0652      	lsls	r2, r2, #25
 800755e:	4311      	orrs	r1, r2
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007564:	0912      	lsrs	r2, r2, #4
 8007566:	0452      	lsls	r2, r2, #17
 8007568:	430a      	orrs	r2, r1
 800756a:	4930      	ldr	r1, [pc, #192]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 800756c:	4313      	orrs	r3, r2
 800756e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007570:	4b2e      	ldr	r3, [pc, #184]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a2d      	ldr	r2, [pc, #180]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007576:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800757a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800757c:	4b2b      	ldr	r3, [pc, #172]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	4a2a      	ldr	r2, [pc, #168]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007582:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007586:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007588:	f7fe f9a2 	bl	80058d0 <HAL_GetTick>
 800758c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800758e:	e008      	b.n	80075a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007590:	f7fe f99e 	bl	80058d0 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	2b02      	cmp	r3, #2
 800759c:	d901      	bls.n	80075a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e058      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075a2:	4b22      	ldr	r3, [pc, #136]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d0f0      	beq.n	8007590 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80075ae:	e050      	b.n	8007652 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	e04f      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075b4:	4b1d      	ldr	r3, [pc, #116]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d148      	bne.n	8007652 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80075c0:	4b1a      	ldr	r3, [pc, #104]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a19      	ldr	r2, [pc, #100]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80075c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80075ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80075cc:	4b17      	ldr	r3, [pc, #92]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80075ce:	68db      	ldr	r3, [r3, #12]
 80075d0:	4a16      	ldr	r2, [pc, #88]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80075d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80075d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80075d8:	f7fe f97a 	bl	80058d0 <HAL_GetTick>
 80075dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075de:	e008      	b.n	80075f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075e0:	f7fe f976 	bl	80058d0 <HAL_GetTick>
 80075e4:	4602      	mov	r2, r0
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	2b02      	cmp	r3, #2
 80075ec:	d901      	bls.n	80075f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e030      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075f2:	4b0e      	ldr	r3, [pc, #56]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d0f0      	beq.n	80075e0 <HAL_RCC_OscConfig+0x734>
 80075fe:	e028      	b.n	8007652 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007600:	69bb      	ldr	r3, [r7, #24]
 8007602:	2b0c      	cmp	r3, #12
 8007604:	d023      	beq.n	800764e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007606:	4b09      	ldr	r3, [pc, #36]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a08      	ldr	r2, [pc, #32]	@ (800762c <HAL_RCC_OscConfig+0x780>)
 800760c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007610:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007612:	f7fe f95d 	bl	80058d0 <HAL_GetTick>
 8007616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007618:	e00c      	b.n	8007634 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800761a:	f7fe f959 	bl	80058d0 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b02      	cmp	r3, #2
 8007626:	d905      	bls.n	8007634 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e013      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
 800762c:	40021000 	.word	0x40021000
 8007630:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007634:	4b09      	ldr	r3, [pc, #36]	@ (800765c <HAL_RCC_OscConfig+0x7b0>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1ec      	bne.n	800761a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007640:	4b06      	ldr	r3, [pc, #24]	@ (800765c <HAL_RCC_OscConfig+0x7b0>)
 8007642:	68da      	ldr	r2, [r3, #12]
 8007644:	4905      	ldr	r1, [pc, #20]	@ (800765c <HAL_RCC_OscConfig+0x7b0>)
 8007646:	4b06      	ldr	r3, [pc, #24]	@ (8007660 <HAL_RCC_OscConfig+0x7b4>)
 8007648:	4013      	ands	r3, r2
 800764a:	60cb      	str	r3, [r1, #12]
 800764c:	e001      	b.n	8007652 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e000      	b.n	8007654 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	3720      	adds	r7, #32
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	40021000 	.word	0x40021000
 8007660:	feeefffc 	.word	0xfeeefffc

08007664 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d101      	bne.n	8007678 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e0e7      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007678:	4b75      	ldr	r3, [pc, #468]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 0307 	and.w	r3, r3, #7
 8007680:	683a      	ldr	r2, [r7, #0]
 8007682:	429a      	cmp	r2, r3
 8007684:	d910      	bls.n	80076a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007686:	4b72      	ldr	r3, [pc, #456]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f023 0207 	bic.w	r2, r3, #7
 800768e:	4970      	ldr	r1, [pc, #448]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	4313      	orrs	r3, r2
 8007694:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007696:	4b6e      	ldr	r3, [pc, #440]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f003 0307 	and.w	r3, r3, #7
 800769e:	683a      	ldr	r2, [r7, #0]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d001      	beq.n	80076a8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	e0cf      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f003 0302 	and.w	r3, r3, #2
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d010      	beq.n	80076d6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689a      	ldr	r2, [r3, #8]
 80076b8:	4b66      	ldr	r3, [pc, #408]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d908      	bls.n	80076d6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076c4:	4b63      	ldr	r3, [pc, #396]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	4960      	ldr	r1, [pc, #384]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d04c      	beq.n	800777c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	2b03      	cmp	r3, #3
 80076e8:	d107      	bne.n	80076fa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076ea:	4b5a      	ldr	r3, [pc, #360]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d121      	bne.n	800773a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e0a6      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	2b02      	cmp	r3, #2
 8007700:	d107      	bne.n	8007712 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007702:	4b54      	ldr	r3, [pc, #336]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800770a:	2b00      	cmp	r3, #0
 800770c:	d115      	bne.n	800773a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e09a      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d107      	bne.n	800772a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800771a:	4b4e      	ldr	r3, [pc, #312]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f003 0302 	and.w	r3, r3, #2
 8007722:	2b00      	cmp	r3, #0
 8007724:	d109      	bne.n	800773a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	e08e      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800772a:	4b4a      	ldr	r3, [pc, #296]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e086      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800773a:	4b46      	ldr	r3, [pc, #280]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	f023 0203 	bic.w	r2, r3, #3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	4943      	ldr	r1, [pc, #268]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 8007748:	4313      	orrs	r3, r2
 800774a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800774c:	f7fe f8c0 	bl	80058d0 <HAL_GetTick>
 8007750:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007752:	e00a      	b.n	800776a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007754:	f7fe f8bc 	bl	80058d0 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007762:	4293      	cmp	r3, r2
 8007764:	d901      	bls.n	800776a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e06e      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800776a:	4b3a      	ldr	r3, [pc, #232]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	f003 020c 	and.w	r2, r3, #12
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	429a      	cmp	r2, r3
 800777a:	d1eb      	bne.n	8007754 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b00      	cmp	r3, #0
 8007786:	d010      	beq.n	80077aa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689a      	ldr	r2, [r3, #8]
 800778c:	4b31      	ldr	r3, [pc, #196]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007794:	429a      	cmp	r2, r3
 8007796:	d208      	bcs.n	80077aa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007798:	4b2e      	ldr	r3, [pc, #184]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	492b      	ldr	r1, [pc, #172]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 80077a6:	4313      	orrs	r3, r2
 80077a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80077aa:	4b29      	ldr	r3, [pc, #164]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 0307 	and.w	r3, r3, #7
 80077b2:	683a      	ldr	r2, [r7, #0]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d210      	bcs.n	80077da <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077b8:	4b25      	ldr	r3, [pc, #148]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f023 0207 	bic.w	r2, r3, #7
 80077c0:	4923      	ldr	r1, [pc, #140]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077c8:	4b21      	ldr	r3, [pc, #132]	@ (8007850 <HAL_RCC_ClockConfig+0x1ec>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0307 	and.w	r3, r3, #7
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d001      	beq.n	80077da <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e036      	b.n	8007848 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f003 0304 	and.w	r3, r3, #4
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d008      	beq.n	80077f8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077e6:	4b1b      	ldr	r3, [pc, #108]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	4918      	ldr	r1, [pc, #96]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 80077f4:	4313      	orrs	r3, r2
 80077f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b00      	cmp	r3, #0
 8007802:	d009      	beq.n	8007818 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007804:	4b13      	ldr	r3, [pc, #76]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	00db      	lsls	r3, r3, #3
 8007812:	4910      	ldr	r1, [pc, #64]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 8007814:	4313      	orrs	r3, r2
 8007816:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007818:	f000 f824 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 800781c:	4602      	mov	r2, r0
 800781e:	4b0d      	ldr	r3, [pc, #52]	@ (8007854 <HAL_RCC_ClockConfig+0x1f0>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	091b      	lsrs	r3, r3, #4
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	490b      	ldr	r1, [pc, #44]	@ (8007858 <HAL_RCC_ClockConfig+0x1f4>)
 800782a:	5ccb      	ldrb	r3, [r1, r3]
 800782c:	f003 031f 	and.w	r3, r3, #31
 8007830:	fa22 f303 	lsr.w	r3, r2, r3
 8007834:	4a09      	ldr	r2, [pc, #36]	@ (800785c <HAL_RCC_ClockConfig+0x1f8>)
 8007836:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007838:	4b09      	ldr	r3, [pc, #36]	@ (8007860 <HAL_RCC_ClockConfig+0x1fc>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4618      	mov	r0, r3
 800783e:	f7fd fff7 	bl	8005830 <HAL_InitTick>
 8007842:	4603      	mov	r3, r0
 8007844:	72fb      	strb	r3, [r7, #11]

  return status;
 8007846:	7afb      	ldrb	r3, [r7, #11]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	40022000 	.word	0x40022000
 8007854:	40021000 	.word	0x40021000
 8007858:	080120b0 	.word	0x080120b0
 800785c:	20000000 	.word	0x20000000
 8007860:	20000010 	.word	0x20000010

08007864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007864:	b480      	push	{r7}
 8007866:	b089      	sub	sp, #36	@ 0x24
 8007868:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800786a:	2300      	movs	r3, #0
 800786c:	61fb      	str	r3, [r7, #28]
 800786e:	2300      	movs	r3, #0
 8007870:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007872:	4b3e      	ldr	r3, [pc, #248]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f003 030c 	and.w	r3, r3, #12
 800787a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800787c:	4b3b      	ldr	r3, [pc, #236]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	f003 0303 	and.w	r3, r3, #3
 8007884:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d005      	beq.n	8007898 <HAL_RCC_GetSysClockFreq+0x34>
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	2b0c      	cmp	r3, #12
 8007890:	d121      	bne.n	80078d6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d11e      	bne.n	80078d6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007898:	4b34      	ldr	r3, [pc, #208]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f003 0308 	and.w	r3, r3, #8
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d107      	bne.n	80078b4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80078a4:	4b31      	ldr	r3, [pc, #196]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 80078a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078aa:	0a1b      	lsrs	r3, r3, #8
 80078ac:	f003 030f 	and.w	r3, r3, #15
 80078b0:	61fb      	str	r3, [r7, #28]
 80078b2:	e005      	b.n	80078c0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80078b4:	4b2d      	ldr	r3, [pc, #180]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	091b      	lsrs	r3, r3, #4
 80078ba:	f003 030f 	and.w	r3, r3, #15
 80078be:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80078c0:	4a2b      	ldr	r2, [pc, #172]	@ (8007970 <HAL_RCC_GetSysClockFreq+0x10c>)
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078c8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d10d      	bne.n	80078ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80078d4:	e00a      	b.n	80078ec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	2b04      	cmp	r3, #4
 80078da:	d102      	bne.n	80078e2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80078dc:	4b25      	ldr	r3, [pc, #148]	@ (8007974 <HAL_RCC_GetSysClockFreq+0x110>)
 80078de:	61bb      	str	r3, [r7, #24]
 80078e0:	e004      	b.n	80078ec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	2b08      	cmp	r3, #8
 80078e6:	d101      	bne.n	80078ec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80078e8:	4b23      	ldr	r3, [pc, #140]	@ (8007978 <HAL_RCC_GetSysClockFreq+0x114>)
 80078ea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	2b0c      	cmp	r3, #12
 80078f0:	d134      	bne.n	800795c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80078f2:	4b1e      	ldr	r3, [pc, #120]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f003 0303 	and.w	r3, r3, #3
 80078fa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d003      	beq.n	800790a <HAL_RCC_GetSysClockFreq+0xa6>
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2b03      	cmp	r3, #3
 8007906:	d003      	beq.n	8007910 <HAL_RCC_GetSysClockFreq+0xac>
 8007908:	e005      	b.n	8007916 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800790a:	4b1a      	ldr	r3, [pc, #104]	@ (8007974 <HAL_RCC_GetSysClockFreq+0x110>)
 800790c:	617b      	str	r3, [r7, #20]
      break;
 800790e:	e005      	b.n	800791c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007910:	4b19      	ldr	r3, [pc, #100]	@ (8007978 <HAL_RCC_GetSysClockFreq+0x114>)
 8007912:	617b      	str	r3, [r7, #20]
      break;
 8007914:	e002      	b.n	800791c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	617b      	str	r3, [r7, #20]
      break;
 800791a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800791c:	4b13      	ldr	r3, [pc, #76]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	091b      	lsrs	r3, r3, #4
 8007922:	f003 0307 	and.w	r3, r3, #7
 8007926:	3301      	adds	r3, #1
 8007928:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800792a:	4b10      	ldr	r3, [pc, #64]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	0a1b      	lsrs	r3, r3, #8
 8007930:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	fb03 f202 	mul.w	r2, r3, r2
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007940:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007942:	4b0a      	ldr	r3, [pc, #40]	@ (800796c <HAL_RCC_GetSysClockFreq+0x108>)
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	0e5b      	lsrs	r3, r3, #25
 8007948:	f003 0303 	and.w	r3, r3, #3
 800794c:	3301      	adds	r3, #1
 800794e:	005b      	lsls	r3, r3, #1
 8007950:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	fbb2 f3f3 	udiv	r3, r2, r3
 800795a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800795c:	69bb      	ldr	r3, [r7, #24]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3724      	adds	r7, #36	@ 0x24
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	40021000 	.word	0x40021000
 8007970:	080120c8 	.word	0x080120c8
 8007974:	00f42400 	.word	0x00f42400
 8007978:	007a1200 	.word	0x007a1200

0800797c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800797c:	b480      	push	{r7}
 800797e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007980:	4b03      	ldr	r3, [pc, #12]	@ (8007990 <HAL_RCC_GetHCLKFreq+0x14>)
 8007982:	681b      	ldr	r3, [r3, #0]
}
 8007984:	4618      	mov	r0, r3
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	20000000 	.word	0x20000000

08007994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007998:	f7ff fff0 	bl	800797c <HAL_RCC_GetHCLKFreq>
 800799c:	4602      	mov	r2, r0
 800799e:	4b06      	ldr	r3, [pc, #24]	@ (80079b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	0a1b      	lsrs	r3, r3, #8
 80079a4:	f003 0307 	and.w	r3, r3, #7
 80079a8:	4904      	ldr	r1, [pc, #16]	@ (80079bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80079aa:	5ccb      	ldrb	r3, [r1, r3]
 80079ac:	f003 031f 	and.w	r3, r3, #31
 80079b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	bd80      	pop	{r7, pc}
 80079b8:	40021000 	.word	0x40021000
 80079bc:	080120c0 	.word	0x080120c0

080079c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80079c4:	f7ff ffda 	bl	800797c <HAL_RCC_GetHCLKFreq>
 80079c8:	4602      	mov	r2, r0
 80079ca:	4b06      	ldr	r3, [pc, #24]	@ (80079e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	0adb      	lsrs	r3, r3, #11
 80079d0:	f003 0307 	and.w	r3, r3, #7
 80079d4:	4904      	ldr	r1, [pc, #16]	@ (80079e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80079d6:	5ccb      	ldrb	r3, [r1, r3]
 80079d8:	f003 031f 	and.w	r3, r3, #31
 80079dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	40021000 	.word	0x40021000
 80079e8:	080120c0 	.word	0x080120c0

080079ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b086      	sub	sp, #24
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80079f4:	2300      	movs	r3, #0
 80079f6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80079f8:	4b2a      	ldr	r3, [pc, #168]	@ (8007aa4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80079fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d003      	beq.n	8007a0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007a04:	f7ff f9ee 	bl	8006de4 <HAL_PWREx_GetVoltageRange>
 8007a08:	6178      	str	r0, [r7, #20]
 8007a0a:	e014      	b.n	8007a36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007a0c:	4b25      	ldr	r3, [pc, #148]	@ (8007aa4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a10:	4a24      	ldr	r2, [pc, #144]	@ (8007aa4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007a12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a16:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a18:	4b22      	ldr	r3, [pc, #136]	@ (8007aa4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a20:	60fb      	str	r3, [r7, #12]
 8007a22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007a24:	f7ff f9de 	bl	8006de4 <HAL_PWREx_GetVoltageRange>
 8007a28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8007aa4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8007aa4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007a30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a34:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a3c:	d10b      	bne.n	8007a56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2b80      	cmp	r3, #128	@ 0x80
 8007a42:	d919      	bls.n	8007a78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2ba0      	cmp	r3, #160	@ 0xa0
 8007a48:	d902      	bls.n	8007a50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007a4a:	2302      	movs	r3, #2
 8007a4c:	613b      	str	r3, [r7, #16]
 8007a4e:	e013      	b.n	8007a78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007a50:	2301      	movs	r3, #1
 8007a52:	613b      	str	r3, [r7, #16]
 8007a54:	e010      	b.n	8007a78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2b80      	cmp	r3, #128	@ 0x80
 8007a5a:	d902      	bls.n	8007a62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	613b      	str	r3, [r7, #16]
 8007a60:	e00a      	b.n	8007a78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2b80      	cmp	r3, #128	@ 0x80
 8007a66:	d102      	bne.n	8007a6e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007a68:	2302      	movs	r3, #2
 8007a6a:	613b      	str	r3, [r7, #16]
 8007a6c:	e004      	b.n	8007a78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b70      	cmp	r3, #112	@ 0x70
 8007a72:	d101      	bne.n	8007a78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007a74:	2301      	movs	r3, #1
 8007a76:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007a78:	4b0b      	ldr	r3, [pc, #44]	@ (8007aa8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f023 0207 	bic.w	r2, r3, #7
 8007a80:	4909      	ldr	r1, [pc, #36]	@ (8007aa8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007a88:	4b07      	ldr	r3, [pc, #28]	@ (8007aa8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0307 	and.w	r3, r3, #7
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d001      	beq.n	8007a9a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e000      	b.n	8007a9c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3718      	adds	r7, #24
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	40021000 	.word	0x40021000
 8007aa8:	40022000 	.word	0x40022000

08007aac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b086      	sub	sp, #24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007ab8:	2300      	movs	r3, #0
 8007aba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d041      	beq.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007acc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007ad0:	d02a      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007ad2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007ad6:	d824      	bhi.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007ad8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007adc:	d008      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007ade:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ae2:	d81e      	bhi.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00a      	beq.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007ae8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007aec:	d010      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007aee:	e018      	b.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007af0:	4b86      	ldr	r3, [pc, #536]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	4a85      	ldr	r2, [pc, #532]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007af6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007afa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007afc:	e015      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	3304      	adds	r3, #4
 8007b02:	2100      	movs	r1, #0
 8007b04:	4618      	mov	r0, r3
 8007b06:	f000 fabb 	bl	8008080 <RCCEx_PLLSAI1_Config>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007b0e:	e00c      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	3320      	adds	r3, #32
 8007b14:	2100      	movs	r1, #0
 8007b16:	4618      	mov	r0, r3
 8007b18:	f000 fba6 	bl	8008268 <RCCEx_PLLSAI2_Config>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007b20:	e003      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	74fb      	strb	r3, [r7, #19]
      break;
 8007b26:	e000      	b.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007b28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007b2a:	7cfb      	ldrb	r3, [r7, #19]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d10b      	bne.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b30:	4b76      	ldr	r3, [pc, #472]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b36:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b3e:	4973      	ldr	r1, [pc, #460]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007b40:	4313      	orrs	r3, r2
 8007b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007b46:	e001      	b.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b48:	7cfb      	ldrb	r3, [r7, #19]
 8007b4a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d041      	beq.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b60:	d02a      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007b62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b66:	d824      	bhi.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007b68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b6c:	d008      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007b6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b72:	d81e      	bhi.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00a      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b7c:	d010      	beq.n	8007ba0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007b7e:	e018      	b.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007b80:	4b62      	ldr	r3, [pc, #392]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	4a61      	ldr	r2, [pc, #388]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b8a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007b8c:	e015      	b.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	3304      	adds	r3, #4
 8007b92:	2100      	movs	r1, #0
 8007b94:	4618      	mov	r0, r3
 8007b96:	f000 fa73 	bl	8008080 <RCCEx_PLLSAI1_Config>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007b9e:	e00c      	b.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	3320      	adds	r3, #32
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 fb5e 	bl	8008268 <RCCEx_PLLSAI2_Config>
 8007bac:	4603      	mov	r3, r0
 8007bae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007bb0:	e003      	b.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	74fb      	strb	r3, [r7, #19]
      break;
 8007bb6:	e000      	b.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007bb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007bba:	7cfb      	ldrb	r3, [r7, #19]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d10b      	bne.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007bc0:	4b52      	ldr	r3, [pc, #328]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bc6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bce:	494f      	ldr	r1, [pc, #316]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8007bd6:	e001      	b.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bd8:	7cfb      	ldrb	r3, [r7, #19]
 8007bda:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 80a0 	beq.w	8007d2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bea:	2300      	movs	r3, #0
 8007bec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007bee:	4b47      	ldr	r3, [pc, #284]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x152>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e000      	b.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007bfe:	2300      	movs	r3, #0
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d00d      	beq.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c04:	4b41      	ldr	r3, [pc, #260]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c08:	4a40      	ldr	r2, [pc, #256]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c10:	4b3e      	ldr	r3, [pc, #248]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c18:	60bb      	str	r3, [r7, #8]
 8007c1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c20:	4b3b      	ldr	r3, [pc, #236]	@ (8007d10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4a3a      	ldr	r2, [pc, #232]	@ (8007d10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007c26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007c2c:	f7fd fe50 	bl	80058d0 <HAL_GetTick>
 8007c30:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007c32:	e009      	b.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c34:	f7fd fe4c 	bl	80058d0 <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	2b02      	cmp	r3, #2
 8007c40:	d902      	bls.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	74fb      	strb	r3, [r7, #19]
        break;
 8007c46:	e005      	b.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007c48:	4b31      	ldr	r3, [pc, #196]	@ (8007d10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d0ef      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007c54:	7cfb      	ldrb	r3, [r7, #19]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d15c      	bne.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007c5a:	4b2c      	ldr	r3, [pc, #176]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c64:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d01f      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d019      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007c78:	4b24      	ldr	r3, [pc, #144]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c84:	4b21      	ldr	r3, [pc, #132]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c8a:	4a20      	ldr	r2, [pc, #128]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c94:	4b1d      	ldr	r3, [pc, #116]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007ca4:	4a19      	ldr	r2, [pc, #100]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d016      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb6:	f7fd fe0b 	bl	80058d0 <HAL_GetTick>
 8007cba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cbc:	e00b      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cbe:	f7fd fe07 	bl	80058d0 <HAL_GetTick>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d902      	bls.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	74fb      	strb	r3, [r7, #19]
            break;
 8007cd4:	e006      	b.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cdc:	f003 0302 	and.w	r3, r3, #2
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d0ec      	beq.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007ce4:	7cfb      	ldrb	r3, [r7, #19]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10c      	bne.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007cea:	4b08      	ldr	r3, [pc, #32]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cf0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cfa:	4904      	ldr	r1, [pc, #16]	@ (8007d0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007d02:	e009      	b.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007d04:	7cfb      	ldrb	r3, [r7, #19]
 8007d06:	74bb      	strb	r3, [r7, #18]
 8007d08:	e006      	b.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007d0a:	bf00      	nop
 8007d0c:	40021000 	.word	0x40021000
 8007d10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d14:	7cfb      	ldrb	r3, [r7, #19]
 8007d16:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d18:	7c7b      	ldrb	r3, [r7, #17]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d105      	bne.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d1e:	4b9e      	ldr	r3, [pc, #632]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d22:	4a9d      	ldr	r2, [pc, #628]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d28:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 0301 	and.w	r3, r3, #1
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d00a      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d36:	4b98      	ldr	r3, [pc, #608]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d3c:	f023 0203 	bic.w	r2, r3, #3
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d44:	4994      	ldr	r1, [pc, #592]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0302 	and.w	r3, r3, #2
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00a      	beq.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007d58:	4b8f      	ldr	r3, [pc, #572]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d5e:	f023 020c 	bic.w	r2, r3, #12
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d66:	498c      	ldr	r1, [pc, #560]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 0304 	and.w	r3, r3, #4
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00a      	beq.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007d7a:	4b87      	ldr	r3, [pc, #540]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d80:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d88:	4983      	ldr	r1, [pc, #524]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f003 0308 	and.w	r3, r3, #8
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00a      	beq.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007d9c:	4b7e      	ldr	r3, [pc, #504]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007da2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007daa:	497b      	ldr	r1, [pc, #492]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f003 0310 	and.w	r3, r3, #16
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00a      	beq.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007dbe:	4b76      	ldr	r3, [pc, #472]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dcc:	4972      	ldr	r1, [pc, #456]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0320 	and.w	r3, r3, #32
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00a      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007de0:	4b6d      	ldr	r3, [pc, #436]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007de6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dee:	496a      	ldr	r1, [pc, #424]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007df0:	4313      	orrs	r3, r2
 8007df2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00a      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007e02:	4b65      	ldr	r3, [pc, #404]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e08:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e10:	4961      	ldr	r1, [pc, #388]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e12:	4313      	orrs	r3, r2
 8007e14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00a      	beq.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007e24:	4b5c      	ldr	r3, [pc, #368]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e32:	4959      	ldr	r1, [pc, #356]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e34:	4313      	orrs	r3, r2
 8007e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00a      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007e46:	4b54      	ldr	r3, [pc, #336]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e4c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e54:	4950      	ldr	r1, [pc, #320]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e56:	4313      	orrs	r3, r2
 8007e58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00a      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007e68:	4b4b      	ldr	r3, [pc, #300]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e6e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e76:	4948      	ldr	r1, [pc, #288]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d00a      	beq.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007e8a:	4b43      	ldr	r3, [pc, #268]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e90:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e98:	493f      	ldr	r1, [pc, #252]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d028      	beq.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007eac:	4b3a      	ldr	r3, [pc, #232]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eb2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007eba:	4937      	ldr	r1, [pc, #220]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ec6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007eca:	d106      	bne.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ecc:	4b32      	ldr	r3, [pc, #200]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	4a31      	ldr	r2, [pc, #196]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ed6:	60d3      	str	r3, [r2, #12]
 8007ed8:	e011      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ede:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ee2:	d10c      	bne.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	3304      	adds	r3, #4
 8007ee8:	2101      	movs	r1, #1
 8007eea:	4618      	mov	r0, r3
 8007eec:	f000 f8c8 	bl	8008080 <RCCEx_PLLSAI1_Config>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007ef4:	7cfb      	ldrb	r3, [r7, #19]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d001      	beq.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007efa:	7cfb      	ldrb	r3, [r7, #19]
 8007efc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d028      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007f0a:	4b23      	ldr	r3, [pc, #140]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f10:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f18:	491f      	ldr	r1, [pc, #124]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f28:	d106      	bne.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f30:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f34:	60d3      	str	r3, [r2, #12]
 8007f36:	e011      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f40:	d10c      	bne.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	3304      	adds	r3, #4
 8007f46:	2101      	movs	r1, #1
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f000 f899 	bl	8008080 <RCCEx_PLLSAI1_Config>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007f52:	7cfb      	ldrb	r3, [r7, #19]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d001      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007f58:	7cfb      	ldrb	r3, [r7, #19]
 8007f5a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d02b      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007f68:	4b0b      	ldr	r3, [pc, #44]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f6e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f76:	4908      	ldr	r1, [pc, #32]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f86:	d109      	bne.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f88:	4b03      	ldr	r3, [pc, #12]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	4a02      	ldr	r2, [pc, #8]	@ (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007f8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f92:	60d3      	str	r3, [r2, #12]
 8007f94:	e014      	b.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007f96:	bf00      	nop
 8007f98:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fa0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007fa4:	d10c      	bne.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	3304      	adds	r3, #4
 8007faa:	2101      	movs	r1, #1
 8007fac:	4618      	mov	r0, r3
 8007fae:	f000 f867 	bl	8008080 <RCCEx_PLLSAI1_Config>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007fb6:	7cfb      	ldrb	r3, [r7, #19]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d001      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007fbc:	7cfb      	ldrb	r3, [r7, #19]
 8007fbe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d02f      	beq.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800807c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fd2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007fda:	4928      	ldr	r1, [pc, #160]	@ (800807c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007fe6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fea:	d10d      	bne.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	3304      	adds	r3, #4
 8007ff0:	2102      	movs	r1, #2
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f000 f844 	bl	8008080 <RCCEx_PLLSAI1_Config>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007ffc:	7cfb      	ldrb	r3, [r7, #19]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d014      	beq.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8008002:	7cfb      	ldrb	r3, [r7, #19]
 8008004:	74bb      	strb	r3, [r7, #18]
 8008006:	e011      	b.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800800c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008010:	d10c      	bne.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3320      	adds	r3, #32
 8008016:	2102      	movs	r1, #2
 8008018:	4618      	mov	r0, r3
 800801a:	f000 f925 	bl	8008268 <RCCEx_PLLSAI2_Config>
 800801e:	4603      	mov	r3, r0
 8008020:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008022:	7cfb      	ldrb	r3, [r7, #19]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d001      	beq.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8008028:	7cfb      	ldrb	r3, [r7, #19]
 800802a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d00a      	beq.n	800804e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008038:	4b10      	ldr	r3, [pc, #64]	@ (800807c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800803a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800803e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008046:	490d      	ldr	r1, [pc, #52]	@ (800807c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008048:	4313      	orrs	r3, r2
 800804a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00b      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800805a:	4b08      	ldr	r3, [pc, #32]	@ (800807c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800805c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008060:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800806a:	4904      	ldr	r1, [pc, #16]	@ (800807c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800806c:	4313      	orrs	r3, r2
 800806e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008072:	7cbb      	ldrb	r3, [r7, #18]
}
 8008074:	4618      	mov	r0, r3
 8008076:	3718      	adds	r7, #24
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	40021000 	.word	0x40021000

08008080 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800808a:	2300      	movs	r3, #0
 800808c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800808e:	4b75      	ldr	r3, [pc, #468]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	f003 0303 	and.w	r3, r3, #3
 8008096:	2b00      	cmp	r3, #0
 8008098:	d018      	beq.n	80080cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800809a:	4b72      	ldr	r3, [pc, #456]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	f003 0203 	and.w	r2, r3, #3
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d10d      	bne.n	80080c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
       ||
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d009      	beq.n	80080c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80080b2:	4b6c      	ldr	r3, [pc, #432]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 80080b4:	68db      	ldr	r3, [r3, #12]
 80080b6:	091b      	lsrs	r3, r3, #4
 80080b8:	f003 0307 	and.w	r3, r3, #7
 80080bc:	1c5a      	adds	r2, r3, #1
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
       ||
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d047      	beq.n	8008156 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	73fb      	strb	r3, [r7, #15]
 80080ca:	e044      	b.n	8008156 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2b03      	cmp	r3, #3
 80080d2:	d018      	beq.n	8008106 <RCCEx_PLLSAI1_Config+0x86>
 80080d4:	2b03      	cmp	r3, #3
 80080d6:	d825      	bhi.n	8008124 <RCCEx_PLLSAI1_Config+0xa4>
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d002      	beq.n	80080e2 <RCCEx_PLLSAI1_Config+0x62>
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d009      	beq.n	80080f4 <RCCEx_PLLSAI1_Config+0x74>
 80080e0:	e020      	b.n	8008124 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80080e2:	4b60      	ldr	r3, [pc, #384]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 0302 	and.w	r3, r3, #2
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d11d      	bne.n	800812a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80080ee:	2301      	movs	r3, #1
 80080f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080f2:	e01a      	b.n	800812a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80080f4:	4b5b      	ldr	r3, [pc, #364]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d116      	bne.n	800812e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008104:	e013      	b.n	800812e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008106:	4b57      	ldr	r3, [pc, #348]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10f      	bne.n	8008132 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008112:	4b54      	ldr	r3, [pc, #336]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800811a:	2b00      	cmp	r3, #0
 800811c:	d109      	bne.n	8008132 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008122:	e006      	b.n	8008132 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	73fb      	strb	r3, [r7, #15]
      break;
 8008128:	e004      	b.n	8008134 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800812a:	bf00      	nop
 800812c:	e002      	b.n	8008134 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800812e:	bf00      	nop
 8008130:	e000      	b.n	8008134 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008132:	bf00      	nop
    }

    if(status == HAL_OK)
 8008134:	7bfb      	ldrb	r3, [r7, #15]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d10d      	bne.n	8008156 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800813a:	4b4a      	ldr	r3, [pc, #296]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6819      	ldr	r1, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	3b01      	subs	r3, #1
 800814c:	011b      	lsls	r3, r3, #4
 800814e:	430b      	orrs	r3, r1
 8008150:	4944      	ldr	r1, [pc, #272]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008152:	4313      	orrs	r3, r2
 8008154:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008156:	7bfb      	ldrb	r3, [r7, #15]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d17d      	bne.n	8008258 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800815c:	4b41      	ldr	r3, [pc, #260]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a40      	ldr	r2, [pc, #256]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008162:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008166:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008168:	f7fd fbb2 	bl	80058d0 <HAL_GetTick>
 800816c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800816e:	e009      	b.n	8008184 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008170:	f7fd fbae 	bl	80058d0 <HAL_GetTick>
 8008174:	4602      	mov	r2, r0
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	2b02      	cmp	r3, #2
 800817c:	d902      	bls.n	8008184 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800817e:	2303      	movs	r3, #3
 8008180:	73fb      	strb	r3, [r7, #15]
        break;
 8008182:	e005      	b.n	8008190 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008184:	4b37      	ldr	r3, [pc, #220]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1ef      	bne.n	8008170 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008190:	7bfb      	ldrb	r3, [r7, #15]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d160      	bne.n	8008258 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d111      	bne.n	80081c0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800819c:	4b31      	ldr	r3, [pc, #196]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 800819e:	691b      	ldr	r3, [r3, #16]
 80081a0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80081a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	6892      	ldr	r2, [r2, #8]
 80081ac:	0211      	lsls	r1, r2, #8
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	68d2      	ldr	r2, [r2, #12]
 80081b2:	0912      	lsrs	r2, r2, #4
 80081b4:	0452      	lsls	r2, r2, #17
 80081b6:	430a      	orrs	r2, r1
 80081b8:	492a      	ldr	r1, [pc, #168]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 80081ba:	4313      	orrs	r3, r2
 80081bc:	610b      	str	r3, [r1, #16]
 80081be:	e027      	b.n	8008210 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d112      	bne.n	80081ec <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80081c6:	4b27      	ldr	r3, [pc, #156]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80081ce:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	6892      	ldr	r2, [r2, #8]
 80081d6:	0211      	lsls	r1, r2, #8
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	6912      	ldr	r2, [r2, #16]
 80081dc:	0852      	lsrs	r2, r2, #1
 80081de:	3a01      	subs	r2, #1
 80081e0:	0552      	lsls	r2, r2, #21
 80081e2:	430a      	orrs	r2, r1
 80081e4:	491f      	ldr	r1, [pc, #124]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 80081e6:	4313      	orrs	r3, r2
 80081e8:	610b      	str	r3, [r1, #16]
 80081ea:	e011      	b.n	8008210 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80081ec:	4b1d      	ldr	r3, [pc, #116]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80081f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80081f8:	687a      	ldr	r2, [r7, #4]
 80081fa:	6892      	ldr	r2, [r2, #8]
 80081fc:	0211      	lsls	r1, r2, #8
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	6952      	ldr	r2, [r2, #20]
 8008202:	0852      	lsrs	r2, r2, #1
 8008204:	3a01      	subs	r2, #1
 8008206:	0652      	lsls	r2, r2, #25
 8008208:	430a      	orrs	r2, r1
 800820a:	4916      	ldr	r1, [pc, #88]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 800820c:	4313      	orrs	r3, r2
 800820e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008210:	4b14      	ldr	r3, [pc, #80]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a13      	ldr	r2, [pc, #76]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008216:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800821a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800821c:	f7fd fb58 	bl	80058d0 <HAL_GetTick>
 8008220:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008222:	e009      	b.n	8008238 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008224:	f7fd fb54 	bl	80058d0 <HAL_GetTick>
 8008228:	4602      	mov	r2, r0
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	1ad3      	subs	r3, r2, r3
 800822e:	2b02      	cmp	r3, #2
 8008230:	d902      	bls.n	8008238 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8008232:	2303      	movs	r3, #3
 8008234:	73fb      	strb	r3, [r7, #15]
          break;
 8008236:	e005      	b.n	8008244 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008238:	4b0a      	ldr	r3, [pc, #40]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d0ef      	beq.n	8008224 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008244:	7bfb      	ldrb	r3, [r7, #15]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d106      	bne.n	8008258 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800824a:	4b06      	ldr	r3, [pc, #24]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 800824c:	691a      	ldr	r2, [r3, #16]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	699b      	ldr	r3, [r3, #24]
 8008252:	4904      	ldr	r1, [pc, #16]	@ (8008264 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008254:	4313      	orrs	r3, r2
 8008256:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008258:	7bfb      	ldrb	r3, [r7, #15]
}
 800825a:	4618      	mov	r0, r3
 800825c:	3710      	adds	r7, #16
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	40021000 	.word	0x40021000

08008268 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008272:	2300      	movs	r3, #0
 8008274:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008276:	4b6a      	ldr	r3, [pc, #424]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	f003 0303 	and.w	r3, r3, #3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d018      	beq.n	80082b4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008282:	4b67      	ldr	r3, [pc, #412]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008284:	68db      	ldr	r3, [r3, #12]
 8008286:	f003 0203 	and.w	r2, r3, #3
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	429a      	cmp	r2, r3
 8008290:	d10d      	bne.n	80082ae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
       ||
 8008296:	2b00      	cmp	r3, #0
 8008298:	d009      	beq.n	80082ae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800829a:	4b61      	ldr	r3, [pc, #388]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	091b      	lsrs	r3, r3, #4
 80082a0:	f003 0307 	and.w	r3, r3, #7
 80082a4:	1c5a      	adds	r2, r3, #1
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	685b      	ldr	r3, [r3, #4]
       ||
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d047      	beq.n	800833e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	73fb      	strb	r3, [r7, #15]
 80082b2:	e044      	b.n	800833e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2b03      	cmp	r3, #3
 80082ba:	d018      	beq.n	80082ee <RCCEx_PLLSAI2_Config+0x86>
 80082bc:	2b03      	cmp	r3, #3
 80082be:	d825      	bhi.n	800830c <RCCEx_PLLSAI2_Config+0xa4>
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d002      	beq.n	80082ca <RCCEx_PLLSAI2_Config+0x62>
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	d009      	beq.n	80082dc <RCCEx_PLLSAI2_Config+0x74>
 80082c8:	e020      	b.n	800830c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80082ca:	4b55      	ldr	r3, [pc, #340]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0302 	and.w	r3, r3, #2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d11d      	bne.n	8008312 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082da:	e01a      	b.n	8008312 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80082dc:	4b50      	ldr	r3, [pc, #320]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d116      	bne.n	8008316 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80082ec:	e013      	b.n	8008316 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80082ee:	4b4c      	ldr	r3, [pc, #304]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10f      	bne.n	800831a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80082fa:	4b49      	ldr	r3, [pc, #292]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008302:	2b00      	cmp	r3, #0
 8008304:	d109      	bne.n	800831a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800830a:	e006      	b.n	800831a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	73fb      	strb	r3, [r7, #15]
      break;
 8008310:	e004      	b.n	800831c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008312:	bf00      	nop
 8008314:	e002      	b.n	800831c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008316:	bf00      	nop
 8008318:	e000      	b.n	800831c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800831a:	bf00      	nop
    }

    if(status == HAL_OK)
 800831c:	7bfb      	ldrb	r3, [r7, #15]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d10d      	bne.n	800833e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008322:	4b3f      	ldr	r3, [pc, #252]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6819      	ldr	r1, [r3, #0]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	3b01      	subs	r3, #1
 8008334:	011b      	lsls	r3, r3, #4
 8008336:	430b      	orrs	r3, r1
 8008338:	4939      	ldr	r1, [pc, #228]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 800833a:	4313      	orrs	r3, r2
 800833c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800833e:	7bfb      	ldrb	r3, [r7, #15]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d167      	bne.n	8008414 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008344:	4b36      	ldr	r3, [pc, #216]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a35      	ldr	r2, [pc, #212]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 800834a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800834e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008350:	f7fd fabe 	bl	80058d0 <HAL_GetTick>
 8008354:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008356:	e009      	b.n	800836c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008358:	f7fd faba 	bl	80058d0 <HAL_GetTick>
 800835c:	4602      	mov	r2, r0
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	1ad3      	subs	r3, r2, r3
 8008362:	2b02      	cmp	r3, #2
 8008364:	d902      	bls.n	800836c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008366:	2303      	movs	r3, #3
 8008368:	73fb      	strb	r3, [r7, #15]
        break;
 800836a:	e005      	b.n	8008378 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800836c:	4b2c      	ldr	r3, [pc, #176]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1ef      	bne.n	8008358 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008378:	7bfb      	ldrb	r3, [r7, #15]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d14a      	bne.n	8008414 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d111      	bne.n	80083a8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008384:	4b26      	ldr	r3, [pc, #152]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008386:	695b      	ldr	r3, [r3, #20]
 8008388:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800838c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	6892      	ldr	r2, [r2, #8]
 8008394:	0211      	lsls	r1, r2, #8
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	68d2      	ldr	r2, [r2, #12]
 800839a:	0912      	lsrs	r2, r2, #4
 800839c:	0452      	lsls	r2, r2, #17
 800839e:	430a      	orrs	r2, r1
 80083a0:	491f      	ldr	r1, [pc, #124]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	614b      	str	r3, [r1, #20]
 80083a6:	e011      	b.n	80083cc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80083a8:	4b1d      	ldr	r3, [pc, #116]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80083aa:	695b      	ldr	r3, [r3, #20]
 80083ac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80083b0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	6892      	ldr	r2, [r2, #8]
 80083b8:	0211      	lsls	r1, r2, #8
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	6912      	ldr	r2, [r2, #16]
 80083be:	0852      	lsrs	r2, r2, #1
 80083c0:	3a01      	subs	r2, #1
 80083c2:	0652      	lsls	r2, r2, #25
 80083c4:	430a      	orrs	r2, r1
 80083c6:	4916      	ldr	r1, [pc, #88]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80083cc:	4b14      	ldr	r3, [pc, #80]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a13      	ldr	r2, [pc, #76]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80083d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083d8:	f7fd fa7a 	bl	80058d0 <HAL_GetTick>
 80083dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80083de:	e009      	b.n	80083f4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80083e0:	f7fd fa76 	bl	80058d0 <HAL_GetTick>
 80083e4:	4602      	mov	r2, r0
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	1ad3      	subs	r3, r2, r3
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	d902      	bls.n	80083f4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80083ee:	2303      	movs	r3, #3
 80083f0:	73fb      	strb	r3, [r7, #15]
          break;
 80083f2:	e005      	b.n	8008400 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80083f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d0ef      	beq.n	80083e0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8008400:	7bfb      	ldrb	r3, [r7, #15]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d106      	bne.n	8008414 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008406:	4b06      	ldr	r3, [pc, #24]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008408:	695a      	ldr	r2, [r3, #20]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	695b      	ldr	r3, [r3, #20]
 800840e:	4904      	ldr	r1, [pc, #16]	@ (8008420 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008410:	4313      	orrs	r3, r2
 8008412:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008414:	7bfb      	ldrb	r3, [r7, #15]
}
 8008416:	4618      	mov	r0, r3
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	40021000 	.word	0x40021000

08008424 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b084      	sub	sp, #16
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d101      	bne.n	8008436 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e095      	b.n	8008562 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800843a:	2b00      	cmp	r3, #0
 800843c:	d108      	bne.n	8008450 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008446:	d009      	beq.n	800845c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	61da      	str	r2, [r3, #28]
 800844e:	e005      	b.n	800845c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008468:	b2db      	uxtb	r3, r3
 800846a:	2b00      	cmp	r3, #0
 800846c:	d106      	bne.n	800847c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 f877 	bl	800856a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2202      	movs	r2, #2
 8008480:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008492:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800849c:	d902      	bls.n	80084a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]
 80084a2:	e002      	b.n	80084aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80084a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80084a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80084b2:	d007      	beq.n	80084c4 <HAL_SPI_Init+0xa0>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	68db      	ldr	r3, [r3, #12]
 80084b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80084bc:	d002      	beq.n	80084c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80084d4:	431a      	orrs	r2, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	f003 0302 	and.w	r3, r3, #2
 80084de:	431a      	orrs	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	695b      	ldr	r3, [r3, #20]
 80084e4:	f003 0301 	and.w	r3, r3, #1
 80084e8:	431a      	orrs	r2, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	699b      	ldr	r3, [r3, #24]
 80084ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80084f2:	431a      	orrs	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	69db      	ldr	r3, [r3, #28]
 80084f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80084fc:	431a      	orrs	r2, r3
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008506:	ea42 0103 	orr.w	r1, r2, r3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800850e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	430a      	orrs	r2, r1
 8008518:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	0c1b      	lsrs	r3, r3, #16
 8008520:	f003 0204 	and.w	r2, r3, #4
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008528:	f003 0310 	and.w	r3, r3, #16
 800852c:	431a      	orrs	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008532:	f003 0308 	and.w	r3, r3, #8
 8008536:	431a      	orrs	r2, r3
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008540:	ea42 0103 	orr.w	r1, r2, r3
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	430a      	orrs	r2, r1
 8008550:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3710      	adds	r7, #16
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800856a:	b480      	push	{r7}
 800856c:	b083      	sub	sp, #12
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8008572:	bf00      	nop
 8008574:	370c      	adds	r7, #12
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr

0800857e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800857e:	b580      	push	{r7, lr}
 8008580:	b088      	sub	sp, #32
 8008582:	af00      	add	r7, sp, #0
 8008584:	60f8      	str	r0, [r7, #12]
 8008586:	60b9      	str	r1, [r7, #8]
 8008588:	603b      	str	r3, [r7, #0]
 800858a:	4613      	mov	r3, r2
 800858c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800858e:	2300      	movs	r3, #0
 8008590:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008598:	2b01      	cmp	r3, #1
 800859a:	d101      	bne.n	80085a0 <HAL_SPI_Transmit+0x22>
 800859c:	2302      	movs	r3, #2
 800859e:	e15f      	b.n	8008860 <HAL_SPI_Transmit+0x2e2>
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085a8:	f7fd f992 	bl	80058d0 <HAL_GetTick>
 80085ac:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80085ae:	88fb      	ldrh	r3, [r7, #6]
 80085b0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d002      	beq.n	80085c4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80085be:	2302      	movs	r3, #2
 80085c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80085c2:	e148      	b.n	8008856 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d002      	beq.n	80085d0 <HAL_SPI_Transmit+0x52>
 80085ca:	88fb      	ldrh	r3, [r7, #6]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d102      	bne.n	80085d6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80085d4:	e13f      	b.n	8008856 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2203      	movs	r2, #3
 80085da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2200      	movs	r2, #0
 80085e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	88fa      	ldrh	r2, [r7, #6]
 80085ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	88fa      	ldrh	r2, [r7, #6]
 80085f4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2200      	movs	r2, #0
 80085fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2200      	movs	r2, #0
 8008608:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	2200      	movs	r2, #0
 8008616:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008620:	d10f      	bne.n	8008642 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008630:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008640:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800864c:	2b40      	cmp	r3, #64	@ 0x40
 800864e:	d007      	beq.n	8008660 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800865e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008668:	d94f      	bls.n	800870a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d002      	beq.n	8008678 <HAL_SPI_Transmit+0xfa>
 8008672:	8afb      	ldrh	r3, [r7, #22]
 8008674:	2b01      	cmp	r3, #1
 8008676:	d142      	bne.n	80086fe <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867c:	881a      	ldrh	r2, [r3, #0]
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008688:	1c9a      	adds	r2, r3, #2
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008692:	b29b      	uxth	r3, r3
 8008694:	3b01      	subs	r3, #1
 8008696:	b29a      	uxth	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800869c:	e02f      	b.n	80086fe <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d112      	bne.n	80086d2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b0:	881a      	ldrh	r2, [r3, #0]
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086bc:	1c9a      	adds	r2, r3, #2
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	3b01      	subs	r3, #1
 80086ca:	b29a      	uxth	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80086d0:	e015      	b.n	80086fe <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086d2:	f7fd f8fd 	bl	80058d0 <HAL_GetTick>
 80086d6:	4602      	mov	r2, r0
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	1ad3      	subs	r3, r2, r3
 80086dc:	683a      	ldr	r2, [r7, #0]
 80086de:	429a      	cmp	r2, r3
 80086e0:	d803      	bhi.n	80086ea <HAL_SPI_Transmit+0x16c>
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e8:	d102      	bne.n	80086f0 <HAL_SPI_Transmit+0x172>
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d106      	bne.n	80086fe <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80086f0:	2303      	movs	r3, #3
 80086f2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80086fc:	e0ab      	b.n	8008856 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008702:	b29b      	uxth	r3, r3
 8008704:	2b00      	cmp	r3, #0
 8008706:	d1ca      	bne.n	800869e <HAL_SPI_Transmit+0x120>
 8008708:	e080      	b.n	800880c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d002      	beq.n	8008718 <HAL_SPI_Transmit+0x19a>
 8008712:	8afb      	ldrh	r3, [r7, #22]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d174      	bne.n	8008802 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800871c:	b29b      	uxth	r3, r3
 800871e:	2b01      	cmp	r3, #1
 8008720:	d912      	bls.n	8008748 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008726:	881a      	ldrh	r2, [r3, #0]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008732:	1c9a      	adds	r2, r3, #2
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800873c:	b29b      	uxth	r3, r3
 800873e:	3b02      	subs	r3, #2
 8008740:	b29a      	uxth	r2, r3
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008746:	e05c      	b.n	8008802 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	330c      	adds	r3, #12
 8008752:	7812      	ldrb	r2, [r2, #0]
 8008754:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800875a:	1c5a      	adds	r2, r3, #1
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008764:	b29b      	uxth	r3, r3
 8008766:	3b01      	subs	r3, #1
 8008768:	b29a      	uxth	r2, r3
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800876e:	e048      	b.n	8008802 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f003 0302 	and.w	r3, r3, #2
 800877a:	2b02      	cmp	r3, #2
 800877c:	d12b      	bne.n	80087d6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008782:	b29b      	uxth	r3, r3
 8008784:	2b01      	cmp	r3, #1
 8008786:	d912      	bls.n	80087ae <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800878c:	881a      	ldrh	r2, [r3, #0]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008798:	1c9a      	adds	r2, r3, #2
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	3b02      	subs	r3, #2
 80087a6:	b29a      	uxth	r2, r3
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80087ac:	e029      	b.n	8008802 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	330c      	adds	r3, #12
 80087b8:	7812      	ldrb	r2, [r2, #0]
 80087ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087c0:	1c5a      	adds	r2, r3, #1
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	3b01      	subs	r3, #1
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80087d4:	e015      	b.n	8008802 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087d6:	f7fd f87b 	bl	80058d0 <HAL_GetTick>
 80087da:	4602      	mov	r2, r0
 80087dc:	69bb      	ldr	r3, [r7, #24]
 80087de:	1ad3      	subs	r3, r2, r3
 80087e0:	683a      	ldr	r2, [r7, #0]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d803      	bhi.n	80087ee <HAL_SPI_Transmit+0x270>
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ec:	d102      	bne.n	80087f4 <HAL_SPI_Transmit+0x276>
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d106      	bne.n	8008802 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80087f4:	2303      	movs	r3, #3
 80087f6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008800:	e029      	b.n	8008856 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008806:	b29b      	uxth	r3, r3
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1b1      	bne.n	8008770 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800880c:	69ba      	ldr	r2, [r7, #24]
 800880e:	6839      	ldr	r1, [r7, #0]
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f000 fe1b 	bl	800944c <SPI_EndRxTxTransaction>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d002      	beq.n	8008822 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2220      	movs	r2, #32
 8008820:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	689b      	ldr	r3, [r3, #8]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d10a      	bne.n	8008840 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800882a:	2300      	movs	r3, #0
 800882c:	613b      	str	r3, [r7, #16]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	613b      	str	r3, [r7, #16]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	613b      	str	r3, [r7, #16]
 800883e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008844:	2b00      	cmp	r3, #0
 8008846:	d002      	beq.n	800884e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8008848:	2301      	movs	r3, #1
 800884a:	77fb      	strb	r3, [r7, #31]
 800884c:	e003      	b.n	8008856 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2201      	movs	r2, #1
 8008852:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2200      	movs	r2, #0
 800885a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800885e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3720      	adds	r7, #32
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}

08008868 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b088      	sub	sp, #32
 800886c:	af02      	add	r7, sp, #8
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	603b      	str	r3, [r7, #0]
 8008874:	4613      	mov	r3, r2
 8008876:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008878:	2300      	movs	r3, #0
 800887a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008882:	b2db      	uxtb	r3, r3
 8008884:	2b01      	cmp	r3, #1
 8008886:	d002      	beq.n	800888e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8008888:	2302      	movs	r3, #2
 800888a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800888c:	e11a      	b.n	8008ac4 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008896:	d112      	bne.n	80088be <HAL_SPI_Receive+0x56>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d10e      	bne.n	80088be <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2204      	movs	r2, #4
 80088a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80088a8:	88fa      	ldrh	r2, [r7, #6]
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	4613      	mov	r3, r2
 80088b0:	68ba      	ldr	r2, [r7, #8]
 80088b2:	68b9      	ldr	r1, [r7, #8]
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 f90e 	bl	8008ad6 <HAL_SPI_TransmitReceive>
 80088ba:	4603      	mov	r3, r0
 80088bc:	e107      	b.n	8008ace <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d101      	bne.n	80088cc <HAL_SPI_Receive+0x64>
 80088c8:	2302      	movs	r3, #2
 80088ca:	e100      	b.n	8008ace <HAL_SPI_Receive+0x266>
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088d4:	f7fc fffc 	bl	80058d0 <HAL_GetTick>
 80088d8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d002      	beq.n	80088e6 <HAL_SPI_Receive+0x7e>
 80088e0:	88fb      	ldrh	r3, [r7, #6]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d102      	bne.n	80088ec <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80088e6:	2301      	movs	r3, #1
 80088e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80088ea:	e0eb      	b.n	8008ac4 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2204      	movs	r2, #4
 80088f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	88fa      	ldrh	r2, [r7, #6]
 8008904:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	88fa      	ldrh	r2, [r7, #6]
 800890c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2200      	movs	r2, #0
 800891a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2200      	movs	r2, #0
 8008926:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2200      	movs	r2, #0
 800892c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	68db      	ldr	r3, [r3, #12]
 8008932:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008936:	d908      	bls.n	800894a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	685a      	ldr	r2, [r3, #4]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008946:	605a      	str	r2, [r3, #4]
 8008948:	e007      	b.n	800895a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	685a      	ldr	r2, [r3, #4]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008958:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008962:	d10f      	bne.n	8008984 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008972:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008982:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800898e:	2b40      	cmp	r3, #64	@ 0x40
 8008990:	d007      	beq.n	80089a2 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089a0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80089aa:	d86f      	bhi.n	8008a8c <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80089ac:	e034      	b.n	8008a18 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	f003 0301 	and.w	r3, r3, #1
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d117      	bne.n	80089ec <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f103 020c 	add.w	r2, r3, #12
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c8:	7812      	ldrb	r2, [r2, #0]
 80089ca:	b2d2      	uxtb	r2, r2
 80089cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089d2:	1c5a      	adds	r2, r3, #1
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80089de:	b29b      	uxth	r3, r3
 80089e0:	3b01      	subs	r3, #1
 80089e2:	b29a      	uxth	r2, r3
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80089ea:	e015      	b.n	8008a18 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089ec:	f7fc ff70 	bl	80058d0 <HAL_GetTick>
 80089f0:	4602      	mov	r2, r0
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	683a      	ldr	r2, [r7, #0]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d803      	bhi.n	8008a04 <HAL_SPI_Receive+0x19c>
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a02:	d102      	bne.n	8008a0a <HAL_SPI_Receive+0x1a2>
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d106      	bne.n	8008a18 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2201      	movs	r2, #1
 8008a12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008a16:	e055      	b.n	8008ac4 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d1c4      	bne.n	80089ae <HAL_SPI_Receive+0x146>
 8008a24:	e038      	b.n	8008a98 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	f003 0301 	and.w	r3, r3, #1
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d115      	bne.n	8008a60 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68da      	ldr	r2, [r3, #12]
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a3e:	b292      	uxth	r2, r2
 8008a40:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a46:	1c9a      	adds	r2, r3, #2
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	3b01      	subs	r3, #1
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008a5e:	e015      	b.n	8008a8c <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a60:	f7fc ff36 	bl	80058d0 <HAL_GetTick>
 8008a64:	4602      	mov	r2, r0
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	683a      	ldr	r2, [r7, #0]
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d803      	bhi.n	8008a78 <HAL_SPI_Receive+0x210>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a76:	d102      	bne.n	8008a7e <HAL_SPI_Receive+0x216>
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d106      	bne.n	8008a8c <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8008a7e:	2303      	movs	r3, #3
 8008a80:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2201      	movs	r2, #1
 8008a86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008a8a:	e01b      	b.n	8008ac4 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1c6      	bne.n	8008a26 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a98:	693a      	ldr	r2, [r7, #16]
 8008a9a:	6839      	ldr	r1, [r7, #0]
 8008a9c:	68f8      	ldr	r0, [r7, #12]
 8008a9e:	f000 fc7d 	bl	800939c <SPI_EndRxTransaction>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d002      	beq.n	8008aae <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2220      	movs	r2, #32
 8008aac:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d002      	beq.n	8008abc <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	75fb      	strb	r3, [r7, #23]
 8008aba:	e003      	b.n	8008ac4 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3718      	adds	r7, #24
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008ad6:	b580      	push	{r7, lr}
 8008ad8:	b08a      	sub	sp, #40	@ 0x28
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	60f8      	str	r0, [r7, #12]
 8008ade:	60b9      	str	r1, [r7, #8]
 8008ae0:	607a      	str	r2, [r7, #4]
 8008ae2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d101      	bne.n	8008afc <HAL_SPI_TransmitReceive+0x26>
 8008af8:	2302      	movs	r3, #2
 8008afa:	e20a      	b.n	8008f12 <HAL_SPI_TransmitReceive+0x43c>
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b04:	f7fc fee4 	bl	80058d0 <HAL_GetTick>
 8008b08:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008b10:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008b18:	887b      	ldrh	r3, [r7, #2]
 8008b1a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008b1c:	887b      	ldrh	r3, [r7, #2]
 8008b1e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008b20:	7efb      	ldrb	r3, [r7, #27]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d00e      	beq.n	8008b44 <HAL_SPI_TransmitReceive+0x6e>
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b2c:	d106      	bne.n	8008b3c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d102      	bne.n	8008b3c <HAL_SPI_TransmitReceive+0x66>
 8008b36:	7efb      	ldrb	r3, [r7, #27]
 8008b38:	2b04      	cmp	r3, #4
 8008b3a:	d003      	beq.n	8008b44 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008b42:	e1e0      	b.n	8008f06 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d005      	beq.n	8008b56 <HAL_SPI_TransmitReceive+0x80>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d002      	beq.n	8008b56 <HAL_SPI_TransmitReceive+0x80>
 8008b50:	887b      	ldrh	r3, [r7, #2]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d103      	bne.n	8008b5e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008b56:	2301      	movs	r3, #1
 8008b58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008b5c:	e1d3      	b.n	8008f06 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	2b04      	cmp	r3, #4
 8008b68:	d003      	beq.n	8008b72 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2205      	movs	r2, #5
 8008b6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	887a      	ldrh	r2, [r7, #2]
 8008b82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	887a      	ldrh	r2, [r7, #2]
 8008b8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	68ba      	ldr	r2, [r7, #8]
 8008b92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	887a      	ldrh	r2, [r7, #2]
 8008b98:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	887a      	ldrh	r2, [r7, #2]
 8008b9e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008bb4:	d802      	bhi.n	8008bbc <HAL_SPI_TransmitReceive+0xe6>
 8008bb6:	8a3b      	ldrh	r3, [r7, #16]
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d908      	bls.n	8008bce <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	685a      	ldr	r2, [r3, #4]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008bca:	605a      	str	r2, [r3, #4]
 8008bcc:	e007      	b.n	8008bde <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685a      	ldr	r2, [r3, #4]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008bdc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008be8:	2b40      	cmp	r3, #64	@ 0x40
 8008bea:	d007      	beq.n	8008bfc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c04:	f240 8081 	bls.w	8008d0a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d002      	beq.n	8008c16 <HAL_SPI_TransmitReceive+0x140>
 8008c10:	8a7b      	ldrh	r3, [r7, #18]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d16d      	bne.n	8008cf2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c1a:	881a      	ldrh	r2, [r3, #0]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c26:	1c9a      	adds	r2, r3, #2
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c30:	b29b      	uxth	r3, r3
 8008c32:	3b01      	subs	r3, #1
 8008c34:	b29a      	uxth	r2, r3
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c3a:	e05a      	b.n	8008cf2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f003 0302 	and.w	r3, r3, #2
 8008c46:	2b02      	cmp	r3, #2
 8008c48:	d11b      	bne.n	8008c82 <HAL_SPI_TransmitReceive+0x1ac>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d016      	beq.n	8008c82 <HAL_SPI_TransmitReceive+0x1ac>
 8008c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d113      	bne.n	8008c82 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c5e:	881a      	ldrh	r2, [r3, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c6a:	1c9a      	adds	r2, r3, #2
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	3b01      	subs	r3, #1
 8008c78:	b29a      	uxth	r2, r3
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	f003 0301 	and.w	r3, r3, #1
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d11c      	bne.n	8008cca <HAL_SPI_TransmitReceive+0x1f4>
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d016      	beq.n	8008cca <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68da      	ldr	r2, [r3, #12]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ca6:	b292      	uxth	r2, r2
 8008ca8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cae:	1c9a      	adds	r2, r3, #2
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	b29a      	uxth	r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008cca:	f7fc fe01 	bl	80058d0 <HAL_GetTick>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	1ad3      	subs	r3, r2, r3
 8008cd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d80b      	bhi.n	8008cf2 <HAL_SPI_TransmitReceive+0x21c>
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce0:	d007      	beq.n	8008cf2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8008ce2:	2303      	movs	r3, #3
 8008ce4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2201      	movs	r2, #1
 8008cec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008cf0:	e109      	b.n	8008f06 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d19f      	bne.n	8008c3c <HAL_SPI_TransmitReceive+0x166>
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d199      	bne.n	8008c3c <HAL_SPI_TransmitReceive+0x166>
 8008d08:	e0e3      	b.n	8008ed2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d003      	beq.n	8008d1a <HAL_SPI_TransmitReceive+0x244>
 8008d12:	8a7b      	ldrh	r3, [r7, #18]
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	f040 80cf 	bne.w	8008eb8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d912      	bls.n	8008d4a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d28:	881a      	ldrh	r2, [r3, #0]
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d34:	1c9a      	adds	r2, r3, #2
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	3b02      	subs	r3, #2
 8008d42:	b29a      	uxth	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008d48:	e0b6      	b.n	8008eb8 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	330c      	adds	r3, #12
 8008d54:	7812      	ldrb	r2, [r2, #0]
 8008d56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d5c:	1c5a      	adds	r2, r3, #1
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	b29a      	uxth	r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d70:	e0a2      	b.n	8008eb8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	f003 0302 	and.w	r3, r3, #2
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	d134      	bne.n	8008dea <HAL_SPI_TransmitReceive+0x314>
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d02f      	beq.n	8008dea <HAL_SPI_TransmitReceive+0x314>
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d12c      	bne.n	8008dea <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d912      	bls.n	8008dc0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d9e:	881a      	ldrh	r2, [r3, #0]
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008daa:	1c9a      	adds	r2, r3, #2
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	3b02      	subs	r3, #2
 8008db8:	b29a      	uxth	r2, r3
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008dbe:	e012      	b.n	8008de6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	330c      	adds	r3, #12
 8008dca:	7812      	ldrb	r2, [r2, #0]
 8008dcc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dd2:	1c5a      	adds	r2, r3, #1
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	3b01      	subs	r3, #1
 8008de0:	b29a      	uxth	r2, r3
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008de6:	2300      	movs	r3, #0
 8008de8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	f003 0301 	and.w	r3, r3, #1
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d148      	bne.n	8008e8a <HAL_SPI_TransmitReceive+0x3b4>
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d042      	beq.n	8008e8a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d923      	bls.n	8008e58 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	68da      	ldr	r2, [r3, #12]
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e1a:	b292      	uxth	r2, r2
 8008e1c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e22:	1c9a      	adds	r2, r3, #2
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	3b02      	subs	r3, #2
 8008e32:	b29a      	uxth	r2, r3
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d81f      	bhi.n	8008e86 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008e54:	605a      	str	r2, [r3, #4]
 8008e56:	e016      	b.n	8008e86 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f103 020c 	add.w	r2, r3, #12
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e64:	7812      	ldrb	r2, [r2, #0]
 8008e66:	b2d2      	uxtb	r2, r2
 8008e68:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e6e:	1c5a      	adds	r2, r3, #1
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e86:	2301      	movs	r3, #1
 8008e88:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e8a:	f7fc fd21 	bl	80058d0 <HAL_GetTick>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d803      	bhi.n	8008ea2 <HAL_SPI_TransmitReceive+0x3cc>
 8008e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea0:	d102      	bne.n	8008ea8 <HAL_SPI_TransmitReceive+0x3d2>
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d107      	bne.n	8008eb8 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008ea8:	2303      	movs	r3, #3
 8008eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2201      	movs	r2, #1
 8008eb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008eb6:	e026      	b.n	8008f06 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	f47f af57 	bne.w	8008d72 <HAL_SPI_TransmitReceive+0x29c>
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	f47f af50 	bne.w	8008d72 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ed2:	69fa      	ldr	r2, [r7, #28]
 8008ed4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f000 fab8 	bl	800944c <SPI_EndRxTxTransaction>
 8008edc:	4603      	mov	r3, r0
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d005      	beq.n	8008eee <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2220      	movs	r2, #32
 8008eec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d003      	beq.n	8008efe <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008efc:	e003      	b.n	8008f06 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2201      	movs	r2, #1
 8008f02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008f0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3728      	adds	r7, #40	@ 0x28
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}
	...

08008f1c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b088      	sub	sp, #32
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008f34:	69bb      	ldr	r3, [r7, #24]
 8008f36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d10e      	bne.n	8008f5c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d009      	beq.n	8008f5c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008f48:	69fb      	ldr	r3, [r7, #28]
 8008f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d004      	beq.n	8008f5c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	4798      	blx	r3
    return;
 8008f5a:	e0ce      	b.n	80090fa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	f003 0302 	and.w	r3, r3, #2
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d009      	beq.n	8008f7a <HAL_SPI_IRQHandler+0x5e>
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d004      	beq.n	8008f7a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	4798      	blx	r3
    return;
 8008f78:	e0bf      	b.n	80090fa <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	f003 0320 	and.w	r3, r3, #32
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d10a      	bne.n	8008f9a <HAL_SPI_IRQHandler+0x7e>
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d105      	bne.n	8008f9a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	f000 80b0 	beq.w	80090fa <HAL_SPI_IRQHandler+0x1de>
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	f003 0320 	and.w	r3, r3, #32
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	f000 80aa 	beq.w	80090fa <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d023      	beq.n	8008ff8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	2b03      	cmp	r3, #3
 8008fba:	d011      	beq.n	8008fe0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fc0:	f043 0204 	orr.w	r2, r3, #4
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fc8:	2300      	movs	r3, #0
 8008fca:	617b      	str	r3, [r7, #20]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	617b      	str	r3, [r7, #20]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	617b      	str	r3, [r7, #20]
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	e00b      	b.n	8008ff8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	613b      	str	r3, [r7, #16]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68db      	ldr	r3, [r3, #12]
 8008fea:	613b      	str	r3, [r7, #16]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	613b      	str	r3, [r7, #16]
 8008ff4:	693b      	ldr	r3, [r7, #16]
        return;
 8008ff6:	e080      	b.n	80090fa <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008ff8:	69bb      	ldr	r3, [r7, #24]
 8008ffa:	f003 0320 	and.w	r3, r3, #32
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d014      	beq.n	800902c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009006:	f043 0201 	orr.w	r2, r3, #1
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800900e:	2300      	movs	r3, #0
 8009010:	60fb      	str	r3, [r7, #12]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	60fb      	str	r3, [r7, #12]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00c      	beq.n	8009050 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800903a:	f043 0208 	orr.w	r2, r3, #8
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009042:	2300      	movs	r3, #0
 8009044:	60bb      	str	r3, [r7, #8]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	60bb      	str	r3, [r7, #8]
 800904e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009054:	2b00      	cmp	r3, #0
 8009056:	d04f      	beq.n	80090f8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009066:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	f003 0302 	and.w	r3, r3, #2
 8009076:	2b00      	cmp	r3, #0
 8009078:	d104      	bne.n	8009084 <HAL_SPI_IRQHandler+0x168>
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	f003 0301 	and.w	r3, r3, #1
 8009080:	2b00      	cmp	r3, #0
 8009082:	d034      	beq.n	80090ee <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	685a      	ldr	r2, [r3, #4]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f022 0203 	bic.w	r2, r2, #3
 8009092:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009098:	2b00      	cmp	r3, #0
 800909a:	d011      	beq.n	80090c0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090a0:	4a17      	ldr	r2, [pc, #92]	@ (8009100 <HAL_SPI_IRQHandler+0x1e4>)
 80090a2:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090a8:	4618      	mov	r0, r3
 80090aa:	f7fd fc08 	bl	80068be <HAL_DMA_Abort_IT>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d005      	beq.n	80090c0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090b8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d016      	beq.n	80090f6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090cc:	4a0c      	ldr	r2, [pc, #48]	@ (8009100 <HAL_SPI_IRQHandler+0x1e4>)
 80090ce:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090d4:	4618      	mov	r0, r3
 80090d6:	f7fd fbf2 	bl	80068be <HAL_DMA_Abort_IT>
 80090da:	4603      	mov	r3, r0
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00a      	beq.n	80090f6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80090ec:	e003      	b.n	80090f6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 f808 	bl	8009104 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80090f4:	e000      	b.n	80090f8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80090f6:	bf00      	nop
    return;
 80090f8:	bf00      	nop
  }
}
 80090fa:	3720      	adds	r7, #32
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	08009135 	.word	0x08009135

08009104 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800910c:	bf00      	nop
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009126:	b2db      	uxtb	r3, r3
}
 8009128:	4618      	mov	r0, r3
 800912a:	370c      	adds	r7, #12
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b084      	sub	sp, #16
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009140:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2200      	movs	r2, #0
 800914e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f7ff ffd7 	bl	8009104 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009156:	bf00      	nop
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
	...

08009160 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b088      	sub	sp, #32
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	603b      	str	r3, [r7, #0]
 800916c:	4613      	mov	r3, r2
 800916e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009170:	f7fc fbae 	bl	80058d0 <HAL_GetTick>
 8009174:	4602      	mov	r2, r0
 8009176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009178:	1a9b      	subs	r3, r3, r2
 800917a:	683a      	ldr	r2, [r7, #0]
 800917c:	4413      	add	r3, r2
 800917e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009180:	f7fc fba6 	bl	80058d0 <HAL_GetTick>
 8009184:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009186:	4b39      	ldr	r3, [pc, #228]	@ (800926c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	015b      	lsls	r3, r3, #5
 800918c:	0d1b      	lsrs	r3, r3, #20
 800918e:	69fa      	ldr	r2, [r7, #28]
 8009190:	fb02 f303 	mul.w	r3, r2, r3
 8009194:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009196:	e054      	b.n	8009242 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800919e:	d050      	beq.n	8009242 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80091a0:	f7fc fb96 	bl	80058d0 <HAL_GetTick>
 80091a4:	4602      	mov	r2, r0
 80091a6:	69bb      	ldr	r3, [r7, #24]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	69fa      	ldr	r2, [r7, #28]
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d902      	bls.n	80091b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d13d      	bne.n	8009232 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80091c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091ce:	d111      	bne.n	80091f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091d8:	d004      	beq.n	80091e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091e2:	d107      	bne.n	80091f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091fc:	d10f      	bne.n	800921e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800920c:	601a      	str	r2, [r3, #0]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681a      	ldr	r2, [r3, #0]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800921c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2201      	movs	r2, #1
 8009222:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2200      	movs	r2, #0
 800922a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800922e:	2303      	movs	r3, #3
 8009230:	e017      	b.n	8009262 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d101      	bne.n	800923c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009238:	2300      	movs	r3, #0
 800923a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800923c:	697b      	ldr	r3, [r7, #20]
 800923e:	3b01      	subs	r3, #1
 8009240:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	689a      	ldr	r2, [r3, #8]
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	4013      	ands	r3, r2
 800924c:	68ba      	ldr	r2, [r7, #8]
 800924e:	429a      	cmp	r2, r3
 8009250:	bf0c      	ite	eq
 8009252:	2301      	moveq	r3, #1
 8009254:	2300      	movne	r3, #0
 8009256:	b2db      	uxtb	r3, r3
 8009258:	461a      	mov	r2, r3
 800925a:	79fb      	ldrb	r3, [r7, #7]
 800925c:	429a      	cmp	r2, r3
 800925e:	d19b      	bne.n	8009198 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009260:	2300      	movs	r3, #0
}
 8009262:	4618      	mov	r0, r3
 8009264:	3720      	adds	r7, #32
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
 800926a:	bf00      	nop
 800926c:	20000000 	.word	0x20000000

08009270 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b08a      	sub	sp, #40	@ 0x28
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	607a      	str	r2, [r7, #4]
 800927c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800927e:	2300      	movs	r3, #0
 8009280:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009282:	f7fc fb25 	bl	80058d0 <HAL_GetTick>
 8009286:	4602      	mov	r2, r0
 8009288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928a:	1a9b      	subs	r3, r3, r2
 800928c:	683a      	ldr	r2, [r7, #0]
 800928e:	4413      	add	r3, r2
 8009290:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009292:	f7fc fb1d 	bl	80058d0 <HAL_GetTick>
 8009296:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	330c      	adds	r3, #12
 800929e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80092a0:	4b3d      	ldr	r3, [pc, #244]	@ (8009398 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	4613      	mov	r3, r2
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	4413      	add	r3, r2
 80092aa:	00da      	lsls	r2, r3, #3
 80092ac:	1ad3      	subs	r3, r2, r3
 80092ae:	0d1b      	lsrs	r3, r3, #20
 80092b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092b2:	fb02 f303 	mul.w	r3, r2, r3
 80092b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80092b8:	e060      	b.n	800937c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80092c0:	d107      	bne.n	80092d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d104      	bne.n	80092d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80092d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092d8:	d050      	beq.n	800937c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80092da:	f7fc faf9 	bl	80058d0 <HAL_GetTick>
 80092de:	4602      	mov	r2, r0
 80092e0:	6a3b      	ldr	r3, [r7, #32]
 80092e2:	1ad3      	subs	r3, r2, r3
 80092e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d902      	bls.n	80092f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80092ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d13d      	bne.n	800936c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	685a      	ldr	r2, [r3, #4]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80092fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009308:	d111      	bne.n	800932e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009312:	d004      	beq.n	800931e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800931c:	d107      	bne.n	800932e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800932c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009336:	d10f      	bne.n	8009358 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009356:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2201      	movs	r2, #1
 800935c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009368:	2303      	movs	r3, #3
 800936a:	e010      	b.n	800938e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800936c:	69bb      	ldr	r3, [r7, #24]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d101      	bne.n	8009376 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009372:	2300      	movs	r3, #0
 8009374:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	3b01      	subs	r3, #1
 800937a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	689a      	ldr	r2, [r3, #8]
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	4013      	ands	r3, r2
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	429a      	cmp	r2, r3
 800938a:	d196      	bne.n	80092ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3728      	adds	r7, #40	@ 0x28
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
 8009396:	bf00      	nop
 8009398:	20000000 	.word	0x20000000

0800939c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b086      	sub	sp, #24
 80093a0:	af02      	add	r7, sp, #8
 80093a2:	60f8      	str	r0, [r7, #12]
 80093a4:	60b9      	str	r1, [r7, #8]
 80093a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80093b0:	d111      	bne.n	80093d6 <SPI_EndRxTransaction+0x3a>
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	689b      	ldr	r3, [r3, #8]
 80093b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093ba:	d004      	beq.n	80093c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093c4:	d107      	bne.n	80093d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093d4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	9300      	str	r3, [sp, #0]
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	2200      	movs	r2, #0
 80093de:	2180      	movs	r1, #128	@ 0x80
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	f7ff febd 	bl	8009160 <SPI_WaitFlagStateUntilTimeout>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d007      	beq.n	80093fc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093f0:	f043 0220 	orr.w	r2, r3, #32
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80093f8:	2303      	movs	r3, #3
 80093fa:	e023      	b.n	8009444 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009404:	d11d      	bne.n	8009442 <SPI_EndRxTransaction+0xa6>
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	689b      	ldr	r3, [r3, #8]
 800940a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800940e:	d004      	beq.n	800941a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009418:	d113      	bne.n	8009442 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	9300      	str	r3, [sp, #0]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	2200      	movs	r2, #0
 8009422:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f7ff ff22 	bl	8009270 <SPI_WaitFifoStateUntilTimeout>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d007      	beq.n	8009442 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009436:	f043 0220 	orr.w	r2, r3, #32
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800943e:	2303      	movs	r3, #3
 8009440:	e000      	b.n	8009444 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b086      	sub	sp, #24
 8009450:	af02      	add	r7, sp, #8
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	60b9      	str	r1, [r7, #8]
 8009456:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	2200      	movs	r2, #0
 8009460:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009464:	68f8      	ldr	r0, [r7, #12]
 8009466:	f7ff ff03 	bl	8009270 <SPI_WaitFifoStateUntilTimeout>
 800946a:	4603      	mov	r3, r0
 800946c:	2b00      	cmp	r3, #0
 800946e:	d007      	beq.n	8009480 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009474:	f043 0220 	orr.w	r2, r3, #32
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800947c:	2303      	movs	r3, #3
 800947e:	e027      	b.n	80094d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	9300      	str	r3, [sp, #0]
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	2200      	movs	r2, #0
 8009488:	2180      	movs	r1, #128	@ 0x80
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f7ff fe68 	bl	8009160 <SPI_WaitFlagStateUntilTimeout>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d007      	beq.n	80094a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800949a:	f043 0220 	orr.w	r2, r3, #32
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80094a2:	2303      	movs	r3, #3
 80094a4:	e014      	b.n	80094d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	9300      	str	r3, [sp, #0]
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	2200      	movs	r2, #0
 80094ae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f7ff fedc 	bl	8009270 <SPI_WaitFifoStateUntilTimeout>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d007      	beq.n	80094ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094c2:	f043 0220 	orr.w	r2, r3, #32
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e000      	b.n	80094d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3710      	adds	r7, #16
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d101      	bne.n	80094ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e049      	b.n	800957e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d106      	bne.n	8009504 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f7f7 fcb6 	bl	8000e70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2202      	movs	r2, #2
 8009508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681a      	ldr	r2, [r3, #0]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3304      	adds	r3, #4
 8009514:	4619      	mov	r1, r3
 8009516:	4610      	mov	r0, r2
 8009518:	f000 f836 	bl	8009588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2201      	movs	r2, #1
 8009520:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2201      	movs	r2, #1
 8009530:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2201      	movs	r2, #1
 8009538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3708      	adds	r7, #8
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
	...

08009588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009588:	b480      	push	{r7}
 800958a:	b085      	sub	sp, #20
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	4a40      	ldr	r2, [pc, #256]	@ (800969c <TIM_Base_SetConfig+0x114>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d013      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095a6:	d00f      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a3d      	ldr	r2, [pc, #244]	@ (80096a0 <TIM_Base_SetConfig+0x118>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d00b      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a3c      	ldr	r2, [pc, #240]	@ (80096a4 <TIM_Base_SetConfig+0x11c>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d007      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a3b      	ldr	r2, [pc, #236]	@ (80096a8 <TIM_Base_SetConfig+0x120>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d003      	beq.n	80095c8 <TIM_Base_SetConfig+0x40>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a3a      	ldr	r2, [pc, #232]	@ (80096ac <TIM_Base_SetConfig+0x124>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d108      	bne.n	80095da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	685b      	ldr	r3, [r3, #4]
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	4a2f      	ldr	r2, [pc, #188]	@ (800969c <TIM_Base_SetConfig+0x114>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d01f      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095e8:	d01b      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	4a2c      	ldr	r2, [pc, #176]	@ (80096a0 <TIM_Base_SetConfig+0x118>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d017      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	4a2b      	ldr	r2, [pc, #172]	@ (80096a4 <TIM_Base_SetConfig+0x11c>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d013      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	4a2a      	ldr	r2, [pc, #168]	@ (80096a8 <TIM_Base_SetConfig+0x120>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d00f      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	4a29      	ldr	r2, [pc, #164]	@ (80096ac <TIM_Base_SetConfig+0x124>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d00b      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	4a28      	ldr	r2, [pc, #160]	@ (80096b0 <TIM_Base_SetConfig+0x128>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d007      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	4a27      	ldr	r2, [pc, #156]	@ (80096b4 <TIM_Base_SetConfig+0x12c>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d003      	beq.n	8009622 <TIM_Base_SetConfig+0x9a>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	4a26      	ldr	r2, [pc, #152]	@ (80096b8 <TIM_Base_SetConfig+0x130>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d108      	bne.n	8009634 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	68db      	ldr	r3, [r3, #12]
 800962e:	68fa      	ldr	r2, [r7, #12]
 8009630:	4313      	orrs	r3, r2
 8009632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	695b      	ldr	r3, [r3, #20]
 800963e:	4313      	orrs	r3, r2
 8009640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	68fa      	ldr	r2, [r7, #12]
 8009646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	689a      	ldr	r2, [r3, #8]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	4a10      	ldr	r2, [pc, #64]	@ (800969c <TIM_Base_SetConfig+0x114>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d00f      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a12      	ldr	r2, [pc, #72]	@ (80096ac <TIM_Base_SetConfig+0x124>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d00b      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	4a11      	ldr	r2, [pc, #68]	@ (80096b0 <TIM_Base_SetConfig+0x128>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d007      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4a10      	ldr	r2, [pc, #64]	@ (80096b4 <TIM_Base_SetConfig+0x12c>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d003      	beq.n	8009680 <TIM_Base_SetConfig+0xf8>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	4a0f      	ldr	r2, [pc, #60]	@ (80096b8 <TIM_Base_SetConfig+0x130>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d103      	bne.n	8009688 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	691a      	ldr	r2, [r3, #16]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	615a      	str	r2, [r3, #20]
}
 800968e:	bf00      	nop
 8009690:	3714      	adds	r7, #20
 8009692:	46bd      	mov	sp, r7
 8009694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop
 800969c:	40012c00 	.word	0x40012c00
 80096a0:	40000400 	.word	0x40000400
 80096a4:	40000800 	.word	0x40000800
 80096a8:	40000c00 	.word	0x40000c00
 80096ac:	40013400 	.word	0x40013400
 80096b0:	40014000 	.word	0x40014000
 80096b4:	40014400 	.word	0x40014400
 80096b8:	40014800 	.word	0x40014800

080096bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d101      	bne.n	80096ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	e040      	b.n	8009750 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d106      	bne.n	80096e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 f83a 	bl	8009758 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2224      	movs	r2, #36	@ 0x24
 80096e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f022 0201 	bic.w	r2, r2, #1
 80096f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d002      	beq.n	8009708 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 fe7e 	bl	800a404 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f000 fbc3 	bl	8009e94 <UART_SetConfig>
 800970e:	4603      	mov	r3, r0
 8009710:	2b01      	cmp	r3, #1
 8009712:	d101      	bne.n	8009718 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	e01b      	b.n	8009750 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	685a      	ldr	r2, [r3, #4]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009726:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	689a      	ldr	r2, [r3, #8]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009736:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f042 0201 	orr.w	r2, r2, #1
 8009746:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f000 fefd 	bl	800a548 <UART_CheckIdleState>
 800974e:	4603      	mov	r3, r0
}
 8009750:	4618      	mov	r0, r3
 8009752:	3708      	adds	r7, #8
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b08a      	sub	sp, #40	@ 0x28
 8009770:	af02      	add	r7, sp, #8
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	603b      	str	r3, [r7, #0]
 8009778:	4613      	mov	r3, r2
 800977a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009780:	2b20      	cmp	r3, #32
 8009782:	d177      	bne.n	8009874 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d002      	beq.n	8009790 <HAL_UART_Transmit+0x24>
 800978a:	88fb      	ldrh	r3, [r7, #6]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d101      	bne.n	8009794 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e070      	b.n	8009876 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2200      	movs	r2, #0
 8009798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2221      	movs	r2, #33	@ 0x21
 80097a0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80097a2:	f7fc f895 	bl	80058d0 <HAL_GetTick>
 80097a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	88fa      	ldrh	r2, [r7, #6]
 80097ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	88fa      	ldrh	r2, [r7, #6]
 80097b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097c0:	d108      	bne.n	80097d4 <HAL_UART_Transmit+0x68>
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d104      	bne.n	80097d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80097ca:	2300      	movs	r3, #0
 80097cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	61bb      	str	r3, [r7, #24]
 80097d2:	e003      	b.n	80097dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80097d8:	2300      	movs	r3, #0
 80097da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80097dc:	e02f      	b.n	800983e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	9300      	str	r3, [sp, #0]
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	2200      	movs	r2, #0
 80097e6:	2180      	movs	r1, #128	@ 0x80
 80097e8:	68f8      	ldr	r0, [r7, #12]
 80097ea:	f000 ff55 	bl	800a698 <UART_WaitOnFlagUntilTimeout>
 80097ee:	4603      	mov	r3, r0
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d004      	beq.n	80097fe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2220      	movs	r2, #32
 80097f8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80097fa:	2303      	movs	r3, #3
 80097fc:	e03b      	b.n	8009876 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10b      	bne.n	800981c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	881a      	ldrh	r2, [r3, #0]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009810:	b292      	uxth	r2, r2
 8009812:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	3302      	adds	r3, #2
 8009818:	61bb      	str	r3, [r7, #24]
 800981a:	e007      	b.n	800982c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	781a      	ldrb	r2, [r3, #0]
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009826:	69fb      	ldr	r3, [r7, #28]
 8009828:	3301      	adds	r3, #1
 800982a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009832:	b29b      	uxth	r3, r3
 8009834:	3b01      	subs	r3, #1
 8009836:	b29a      	uxth	r2, r3
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009844:	b29b      	uxth	r3, r3
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1c9      	bne.n	80097de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	9300      	str	r3, [sp, #0]
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	2200      	movs	r2, #0
 8009852:	2140      	movs	r1, #64	@ 0x40
 8009854:	68f8      	ldr	r0, [r7, #12]
 8009856:	f000 ff1f 	bl	800a698 <UART_WaitOnFlagUntilTimeout>
 800985a:	4603      	mov	r3, r0
 800985c:	2b00      	cmp	r3, #0
 800985e:	d004      	beq.n	800986a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2220      	movs	r2, #32
 8009864:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009866:	2303      	movs	r3, #3
 8009868:	e005      	b.n	8009876 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2220      	movs	r2, #32
 800986e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009870:	2300      	movs	r3, #0
 8009872:	e000      	b.n	8009876 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009874:	2302      	movs	r3, #2
  }
}
 8009876:	4618      	mov	r0, r3
 8009878:	3720      	adds	r7, #32
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
	...

08009880 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b0ba      	sub	sp, #232	@ 0xe8
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	69db      	ldr	r3, [r3, #28]
 800988e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80098a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80098aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80098ae:	4013      	ands	r3, r2
 80098b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80098b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d115      	bne.n	80098e8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80098bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098c0:	f003 0320 	and.w	r3, r3, #32
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00f      	beq.n	80098e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80098c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098cc:	f003 0320 	and.w	r3, r3, #32
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d009      	beq.n	80098e8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f000 82ae 	beq.w	8009e3a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	4798      	blx	r3
      }
      return;
 80098e6:	e2a8      	b.n	8009e3a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80098e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f000 8117 	beq.w	8009b20 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80098f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098f6:	f003 0301 	and.w	r3, r3, #1
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d106      	bne.n	800990c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80098fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009902:	4b85      	ldr	r3, [pc, #532]	@ (8009b18 <HAL_UART_IRQHandler+0x298>)
 8009904:	4013      	ands	r3, r2
 8009906:	2b00      	cmp	r3, #0
 8009908:	f000 810a 	beq.w	8009b20 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800990c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009910:	f003 0301 	and.w	r3, r3, #1
 8009914:	2b00      	cmp	r3, #0
 8009916:	d011      	beq.n	800993c <HAL_UART_IRQHandler+0xbc>
 8009918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800991c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00b      	beq.n	800993c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	2201      	movs	r2, #1
 800992a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009932:	f043 0201 	orr.w	r2, r3, #1
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800993c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009940:	f003 0302 	and.w	r3, r3, #2
 8009944:	2b00      	cmp	r3, #0
 8009946:	d011      	beq.n	800996c <HAL_UART_IRQHandler+0xec>
 8009948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800994c:	f003 0301 	and.w	r3, r3, #1
 8009950:	2b00      	cmp	r3, #0
 8009952:	d00b      	beq.n	800996c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	2202      	movs	r2, #2
 800995a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009962:	f043 0204 	orr.w	r2, r3, #4
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800996c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009970:	f003 0304 	and.w	r3, r3, #4
 8009974:	2b00      	cmp	r3, #0
 8009976:	d011      	beq.n	800999c <HAL_UART_IRQHandler+0x11c>
 8009978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800997c:	f003 0301 	and.w	r3, r3, #1
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2204      	movs	r2, #4
 800998a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009992:	f043 0202 	orr.w	r2, r3, #2
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800999c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099a0:	f003 0308 	and.w	r3, r3, #8
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d017      	beq.n	80099d8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80099a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099ac:	f003 0320 	and.w	r3, r3, #32
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d105      	bne.n	80099c0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80099b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099b8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00b      	beq.n	80099d8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2208      	movs	r2, #8
 80099c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80099ce:	f043 0208 	orr.w	r2, r3, #8
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80099d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d012      	beq.n	8009a0a <HAL_UART_IRQHandler+0x18a>
 80099e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00c      	beq.n	8009a0a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a00:	f043 0220 	orr.w	r2, r3, #32
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f000 8214 	beq.w	8009e3e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a1a:	f003 0320 	and.w	r3, r3, #32
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d00d      	beq.n	8009a3e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a26:	f003 0320 	and.w	r3, r3, #32
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d007      	beq.n	8009a3e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d003      	beq.n	8009a3e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a44:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a52:	2b40      	cmp	r3, #64	@ 0x40
 8009a54:	d005      	beq.n	8009a62 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009a56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a5a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d04f      	beq.n	8009b02 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 fe7f 	bl	800a766 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a72:	2b40      	cmp	r3, #64	@ 0x40
 8009a74:	d141      	bne.n	8009afa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	3308      	adds	r3, #8
 8009a7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009a84:	e853 3f00 	ldrex	r3, [r3]
 8009a88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009a8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	3308      	adds	r3, #8
 8009a9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009aa2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009aa6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aaa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009aae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009ab2:	e841 2300 	strex	r3, r2, [r1]
 8009ab6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009aba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1d9      	bne.n	8009a76 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d013      	beq.n	8009af2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ace:	4a13      	ldr	r2, [pc, #76]	@ (8009b1c <HAL_UART_IRQHandler+0x29c>)
 8009ad0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7fc fef1 	bl	80068be <HAL_DMA_Abort_IT>
 8009adc:	4603      	mov	r3, r0
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d017      	beq.n	8009b12 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009aec:	4610      	mov	r0, r2
 8009aee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af0:	e00f      	b.n	8009b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f000 f9b8 	bl	8009e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af8:	e00b      	b.n	8009b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f000 f9b4 	bl	8009e68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b00:	e007      	b.n	8009b12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b02:	6878      	ldr	r0, [r7, #4]
 8009b04:	f000 f9b0 	bl	8009e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8009b10:	e195      	b.n	8009e3e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b12:	bf00      	nop
    return;
 8009b14:	e193      	b.n	8009e3e <HAL_UART_IRQHandler+0x5be>
 8009b16:	bf00      	nop
 8009b18:	04000120 	.word	0x04000120
 8009b1c:	0800a82f 	.word	0x0800a82f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	f040 814e 	bne.w	8009dc6 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b2e:	f003 0310 	and.w	r3, r3, #16
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 8147 	beq.w	8009dc6 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b3c:	f003 0310 	and.w	r3, r3, #16
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 8140 	beq.w	8009dc6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2210      	movs	r2, #16
 8009b4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	689b      	ldr	r3, [r3, #8]
 8009b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b58:	2b40      	cmp	r3, #64	@ 0x40
 8009b5a:	f040 80b8 	bne.w	8009cce <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009b6a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	f000 8167 	beq.w	8009e42 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009b7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	f080 815f 	bcs.w	8009e42 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009b8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0320 	and.w	r3, r3, #32
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f040 8086 	bne.w	8009cac <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009bac:	e853 3f00 	ldrex	r3, [r3]
 8009bb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009bb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009bb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	461a      	mov	r2, r3
 8009bc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009bca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009bce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009bd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009bda:	e841 2300 	strex	r3, r2, [r1]
 8009bde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009be2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1da      	bne.n	8009ba0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	3308      	adds	r3, #8
 8009bf0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009bf4:	e853 3f00 	ldrex	r3, [r3]
 8009bf8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009bfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bfc:	f023 0301 	bic.w	r3, r3, #1
 8009c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	3308      	adds	r3, #8
 8009c0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009c0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009c12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009c16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009c1a:	e841 2300 	strex	r3, r2, [r1]
 8009c1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009c20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1e1      	bne.n	8009bea <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	3308      	adds	r3, #8
 8009c2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c30:	e853 3f00 	ldrex	r3, [r3]
 8009c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009c36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	3308      	adds	r3, #8
 8009c46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009c4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009c50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009c52:	e841 2300 	strex	r3, r2, [r1]
 8009c56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009c58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d1e3      	bne.n	8009c26 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2220      	movs	r2, #32
 8009c62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c74:	e853 3f00 	ldrex	r3, [r3]
 8009c78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c7c:	f023 0310 	bic.w	r3, r3, #16
 8009c80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	461a      	mov	r2, r3
 8009c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009c90:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009c94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c96:	e841 2300 	strex	r3, r2, [r1]
 8009c9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009c9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1e4      	bne.n	8009c6c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f7fc fdcb 	bl	8006842 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2202      	movs	r2, #2
 8009cb0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009cbe:	b29b      	uxth	r3, r3
 8009cc0:	1ad3      	subs	r3, r2, r3
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 f8d8 	bl	8009e7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009ccc:	e0b9      	b.n	8009e42 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	1ad3      	subs	r3, r2, r3
 8009cde:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	f000 80ab 	beq.w	8009e46 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8009cf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	f000 80a6 	beq.w	8009e46 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d02:	e853 3f00 	ldrex	r3, [r3]
 8009d06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	461a      	mov	r2, r3
 8009d18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009d1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d24:	e841 2300 	strex	r3, r2, [r1]
 8009d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1e4      	bne.n	8009cfa <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	3308      	adds	r3, #8
 8009d36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d3a:	e853 3f00 	ldrex	r3, [r3]
 8009d3e:	623b      	str	r3, [r7, #32]
   return(result);
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	f023 0301 	bic.w	r3, r3, #1
 8009d46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	3308      	adds	r3, #8
 8009d50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009d54:	633a      	str	r2, [r7, #48]	@ 0x30
 8009d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d5c:	e841 2300 	strex	r3, r2, [r1]
 8009d60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d1e3      	bne.n	8009d30 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2220      	movs	r2, #32
 8009d6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2200      	movs	r2, #0
 8009d74:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	e853 3f00 	ldrex	r3, [r3]
 8009d88:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f023 0310 	bic.w	r3, r3, #16
 8009d90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	461a      	mov	r2, r3
 8009d9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009d9e:	61fb      	str	r3, [r7, #28]
 8009da0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da2:	69b9      	ldr	r1, [r7, #24]
 8009da4:	69fa      	ldr	r2, [r7, #28]
 8009da6:	e841 2300 	strex	r3, r2, [r1]
 8009daa:	617b      	str	r3, [r7, #20]
   return(result);
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d1e4      	bne.n	8009d7c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2202      	movs	r2, #2
 8009db6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009db8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009dbc:	4619      	mov	r1, r3
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f000 f85c 	bl	8009e7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009dc4:	e03f      	b.n	8009e46 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00e      	beq.n	8009df0 <HAL_UART_IRQHandler+0x570>
 8009dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d008      	beq.n	8009df0 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009de6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fd60 	bl	800a8ae <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009dee:	e02d      	b.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d00e      	beq.n	8009e1a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d008      	beq.n	8009e1a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d01c      	beq.n	8009e4a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	4798      	blx	r3
    }
    return;
 8009e18:	e017      	b.n	8009e4a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d012      	beq.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
 8009e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d00c      	beq.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fd11 	bl	800a85a <UART_EndTransmit_IT>
    return;
 8009e38:	e008      	b.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8009e3a:	bf00      	nop
 8009e3c:	e006      	b.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
    return;
 8009e3e:	bf00      	nop
 8009e40:	e004      	b.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8009e42:	bf00      	nop
 8009e44:	e002      	b.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
      return;
 8009e46:	bf00      	nop
 8009e48:	e000      	b.n	8009e4c <HAL_UART_IRQHandler+0x5cc>
    return;
 8009e4a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009e4c:	37e8      	adds	r7, #232	@ 0xe8
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop

08009e54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009e5c:	bf00      	nop
 8009e5e:	370c      	adds	r7, #12
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009e70:	bf00      	nop
 8009e72:	370c      	adds	r7, #12
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	460b      	mov	r3, r1
 8009e86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009e88:	bf00      	nop
 8009e8a:	370c      	adds	r7, #12
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr

08009e94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e98:	b08a      	sub	sp, #40	@ 0x28
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	689a      	ldr	r2, [r3, #8]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	691b      	ldr	r3, [r3, #16]
 8009eac:	431a      	orrs	r2, r3
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	695b      	ldr	r3, [r3, #20]
 8009eb2:	431a      	orrs	r2, r3
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	69db      	ldr	r3, [r3, #28]
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	4ba4      	ldr	r3, [pc, #656]	@ (800a154 <UART_SetConfig+0x2c0>)
 8009ec4:	4013      	ands	r3, r2
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	6812      	ldr	r2, [r2, #0]
 8009eca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009ecc:	430b      	orrs	r3, r1
 8009ece:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	68da      	ldr	r2, [r3, #12]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	430a      	orrs	r2, r1
 8009ee4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	699b      	ldr	r3, [r3, #24]
 8009eea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a99      	ldr	r2, [pc, #612]	@ (800a158 <UART_SetConfig+0x2c4>)
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	d004      	beq.n	8009f00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	6a1b      	ldr	r3, [r3, #32]
 8009efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009efc:	4313      	orrs	r3, r2
 8009efe:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f10:	430a      	orrs	r2, r1
 8009f12:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4a90      	ldr	r2, [pc, #576]	@ (800a15c <UART_SetConfig+0x2c8>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d126      	bne.n	8009f6c <UART_SetConfig+0xd8>
 8009f1e:	4b90      	ldr	r3, [pc, #576]	@ (800a160 <UART_SetConfig+0x2cc>)
 8009f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f24:	f003 0303 	and.w	r3, r3, #3
 8009f28:	2b03      	cmp	r3, #3
 8009f2a:	d81b      	bhi.n	8009f64 <UART_SetConfig+0xd0>
 8009f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f34 <UART_SetConfig+0xa0>)
 8009f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f32:	bf00      	nop
 8009f34:	08009f45 	.word	0x08009f45
 8009f38:	08009f55 	.word	0x08009f55
 8009f3c:	08009f4d 	.word	0x08009f4d
 8009f40:	08009f5d 	.word	0x08009f5d
 8009f44:	2301      	movs	r3, #1
 8009f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f4a:	e116      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009f4c:	2302      	movs	r3, #2
 8009f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f52:	e112      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009f54:	2304      	movs	r3, #4
 8009f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f5a:	e10e      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009f5c:	2308      	movs	r3, #8
 8009f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f62:	e10a      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009f64:	2310      	movs	r3, #16
 8009f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009f6a:	e106      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a7c      	ldr	r2, [pc, #496]	@ (800a164 <UART_SetConfig+0x2d0>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d138      	bne.n	8009fe8 <UART_SetConfig+0x154>
 8009f76:	4b7a      	ldr	r3, [pc, #488]	@ (800a160 <UART_SetConfig+0x2cc>)
 8009f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f7c:	f003 030c 	and.w	r3, r3, #12
 8009f80:	2b0c      	cmp	r3, #12
 8009f82:	d82d      	bhi.n	8009fe0 <UART_SetConfig+0x14c>
 8009f84:	a201      	add	r2, pc, #4	@ (adr r2, 8009f8c <UART_SetConfig+0xf8>)
 8009f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f8a:	bf00      	nop
 8009f8c:	08009fc1 	.word	0x08009fc1
 8009f90:	08009fe1 	.word	0x08009fe1
 8009f94:	08009fe1 	.word	0x08009fe1
 8009f98:	08009fe1 	.word	0x08009fe1
 8009f9c:	08009fd1 	.word	0x08009fd1
 8009fa0:	08009fe1 	.word	0x08009fe1
 8009fa4:	08009fe1 	.word	0x08009fe1
 8009fa8:	08009fe1 	.word	0x08009fe1
 8009fac:	08009fc9 	.word	0x08009fc9
 8009fb0:	08009fe1 	.word	0x08009fe1
 8009fb4:	08009fe1 	.word	0x08009fe1
 8009fb8:	08009fe1 	.word	0x08009fe1
 8009fbc:	08009fd9 	.word	0x08009fd9
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fc6:	e0d8      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009fc8:	2302      	movs	r3, #2
 8009fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fce:	e0d4      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009fd0:	2304      	movs	r3, #4
 8009fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fd6:	e0d0      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009fd8:	2308      	movs	r3, #8
 8009fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fde:	e0cc      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009fe0:	2310      	movs	r3, #16
 8009fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009fe6:	e0c8      	b.n	800a17a <UART_SetConfig+0x2e6>
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a5e      	ldr	r2, [pc, #376]	@ (800a168 <UART_SetConfig+0x2d4>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d125      	bne.n	800a03e <UART_SetConfig+0x1aa>
 8009ff2:	4b5b      	ldr	r3, [pc, #364]	@ (800a160 <UART_SetConfig+0x2cc>)
 8009ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ff8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009ffc:	2b30      	cmp	r3, #48	@ 0x30
 8009ffe:	d016      	beq.n	800a02e <UART_SetConfig+0x19a>
 800a000:	2b30      	cmp	r3, #48	@ 0x30
 800a002:	d818      	bhi.n	800a036 <UART_SetConfig+0x1a2>
 800a004:	2b20      	cmp	r3, #32
 800a006:	d00a      	beq.n	800a01e <UART_SetConfig+0x18a>
 800a008:	2b20      	cmp	r3, #32
 800a00a:	d814      	bhi.n	800a036 <UART_SetConfig+0x1a2>
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d002      	beq.n	800a016 <UART_SetConfig+0x182>
 800a010:	2b10      	cmp	r3, #16
 800a012:	d008      	beq.n	800a026 <UART_SetConfig+0x192>
 800a014:	e00f      	b.n	800a036 <UART_SetConfig+0x1a2>
 800a016:	2300      	movs	r3, #0
 800a018:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a01c:	e0ad      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a01e:	2302      	movs	r3, #2
 800a020:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a024:	e0a9      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a026:	2304      	movs	r3, #4
 800a028:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a02c:	e0a5      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a02e:	2308      	movs	r3, #8
 800a030:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a034:	e0a1      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a036:	2310      	movs	r3, #16
 800a038:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a03c:	e09d      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a4a      	ldr	r2, [pc, #296]	@ (800a16c <UART_SetConfig+0x2d8>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d125      	bne.n	800a094 <UART_SetConfig+0x200>
 800a048:	4b45      	ldr	r3, [pc, #276]	@ (800a160 <UART_SetConfig+0x2cc>)
 800a04a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a04e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a052:	2bc0      	cmp	r3, #192	@ 0xc0
 800a054:	d016      	beq.n	800a084 <UART_SetConfig+0x1f0>
 800a056:	2bc0      	cmp	r3, #192	@ 0xc0
 800a058:	d818      	bhi.n	800a08c <UART_SetConfig+0x1f8>
 800a05a:	2b80      	cmp	r3, #128	@ 0x80
 800a05c:	d00a      	beq.n	800a074 <UART_SetConfig+0x1e0>
 800a05e:	2b80      	cmp	r3, #128	@ 0x80
 800a060:	d814      	bhi.n	800a08c <UART_SetConfig+0x1f8>
 800a062:	2b00      	cmp	r3, #0
 800a064:	d002      	beq.n	800a06c <UART_SetConfig+0x1d8>
 800a066:	2b40      	cmp	r3, #64	@ 0x40
 800a068:	d008      	beq.n	800a07c <UART_SetConfig+0x1e8>
 800a06a:	e00f      	b.n	800a08c <UART_SetConfig+0x1f8>
 800a06c:	2300      	movs	r3, #0
 800a06e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a072:	e082      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a074:	2302      	movs	r3, #2
 800a076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a07a:	e07e      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a07c:	2304      	movs	r3, #4
 800a07e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a082:	e07a      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a084:	2308      	movs	r3, #8
 800a086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a08a:	e076      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a08c:	2310      	movs	r3, #16
 800a08e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a092:	e072      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4a35      	ldr	r2, [pc, #212]	@ (800a170 <UART_SetConfig+0x2dc>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d12a      	bne.n	800a0f4 <UART_SetConfig+0x260>
 800a09e:	4b30      	ldr	r3, [pc, #192]	@ (800a160 <UART_SetConfig+0x2cc>)
 800a0a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a0a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0ac:	d01a      	beq.n	800a0e4 <UART_SetConfig+0x250>
 800a0ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0b2:	d81b      	bhi.n	800a0ec <UART_SetConfig+0x258>
 800a0b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0b8:	d00c      	beq.n	800a0d4 <UART_SetConfig+0x240>
 800a0ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0be:	d815      	bhi.n	800a0ec <UART_SetConfig+0x258>
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d003      	beq.n	800a0cc <UART_SetConfig+0x238>
 800a0c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0c8:	d008      	beq.n	800a0dc <UART_SetConfig+0x248>
 800a0ca:	e00f      	b.n	800a0ec <UART_SetConfig+0x258>
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0d2:	e052      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a0d4:	2302      	movs	r3, #2
 800a0d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0da:	e04e      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a0dc:	2304      	movs	r3, #4
 800a0de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0e2:	e04a      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a0e4:	2308      	movs	r3, #8
 800a0e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0ea:	e046      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a0ec:	2310      	movs	r3, #16
 800a0ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a0f2:	e042      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a17      	ldr	r2, [pc, #92]	@ (800a158 <UART_SetConfig+0x2c4>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d13a      	bne.n	800a174 <UART_SetConfig+0x2e0>
 800a0fe:	4b18      	ldr	r3, [pc, #96]	@ (800a160 <UART_SetConfig+0x2cc>)
 800a100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a104:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a108:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a10c:	d01a      	beq.n	800a144 <UART_SetConfig+0x2b0>
 800a10e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a112:	d81b      	bhi.n	800a14c <UART_SetConfig+0x2b8>
 800a114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a118:	d00c      	beq.n	800a134 <UART_SetConfig+0x2a0>
 800a11a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a11e:	d815      	bhi.n	800a14c <UART_SetConfig+0x2b8>
 800a120:	2b00      	cmp	r3, #0
 800a122:	d003      	beq.n	800a12c <UART_SetConfig+0x298>
 800a124:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a128:	d008      	beq.n	800a13c <UART_SetConfig+0x2a8>
 800a12a:	e00f      	b.n	800a14c <UART_SetConfig+0x2b8>
 800a12c:	2300      	movs	r3, #0
 800a12e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a132:	e022      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a134:	2302      	movs	r3, #2
 800a136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a13a:	e01e      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a13c:	2304      	movs	r3, #4
 800a13e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a142:	e01a      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a144:	2308      	movs	r3, #8
 800a146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a14a:	e016      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a14c:	2310      	movs	r3, #16
 800a14e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a152:	e012      	b.n	800a17a <UART_SetConfig+0x2e6>
 800a154:	efff69f3 	.word	0xefff69f3
 800a158:	40008000 	.word	0x40008000
 800a15c:	40013800 	.word	0x40013800
 800a160:	40021000 	.word	0x40021000
 800a164:	40004400 	.word	0x40004400
 800a168:	40004800 	.word	0x40004800
 800a16c:	40004c00 	.word	0x40004c00
 800a170:	40005000 	.word	0x40005000
 800a174:	2310      	movs	r3, #16
 800a176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a9f      	ldr	r2, [pc, #636]	@ (800a3fc <UART_SetConfig+0x568>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d17a      	bne.n	800a27a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a184:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a188:	2b08      	cmp	r3, #8
 800a18a:	d824      	bhi.n	800a1d6 <UART_SetConfig+0x342>
 800a18c:	a201      	add	r2, pc, #4	@ (adr r2, 800a194 <UART_SetConfig+0x300>)
 800a18e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a192:	bf00      	nop
 800a194:	0800a1b9 	.word	0x0800a1b9
 800a198:	0800a1d7 	.word	0x0800a1d7
 800a19c:	0800a1c1 	.word	0x0800a1c1
 800a1a0:	0800a1d7 	.word	0x0800a1d7
 800a1a4:	0800a1c7 	.word	0x0800a1c7
 800a1a8:	0800a1d7 	.word	0x0800a1d7
 800a1ac:	0800a1d7 	.word	0x0800a1d7
 800a1b0:	0800a1d7 	.word	0x0800a1d7
 800a1b4:	0800a1cf 	.word	0x0800a1cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1b8:	f7fd fbec 	bl	8007994 <HAL_RCC_GetPCLK1Freq>
 800a1bc:	61f8      	str	r0, [r7, #28]
        break;
 800a1be:	e010      	b.n	800a1e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a1c0:	4b8f      	ldr	r3, [pc, #572]	@ (800a400 <UART_SetConfig+0x56c>)
 800a1c2:	61fb      	str	r3, [r7, #28]
        break;
 800a1c4:	e00d      	b.n	800a1e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1c6:	f7fd fb4d 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 800a1ca:	61f8      	str	r0, [r7, #28]
        break;
 800a1cc:	e009      	b.n	800a1e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1d2:	61fb      	str	r3, [r7, #28]
        break;
 800a1d4:	e005      	b.n	800a1e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a1e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	f000 80fb 	beq.w	800a3e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	685a      	ldr	r2, [r3, #4]
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	005b      	lsls	r3, r3, #1
 800a1f2:	4413      	add	r3, r2
 800a1f4:	69fa      	ldr	r2, [r7, #28]
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	d305      	bcc.n	800a206 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a200:	69fa      	ldr	r2, [r7, #28]
 800a202:	429a      	cmp	r2, r3
 800a204:	d903      	bls.n	800a20e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a206:	2301      	movs	r3, #1
 800a208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a20c:	e0e8      	b.n	800a3e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a20e:	69fb      	ldr	r3, [r7, #28]
 800a210:	2200      	movs	r2, #0
 800a212:	461c      	mov	r4, r3
 800a214:	4615      	mov	r5, r2
 800a216:	f04f 0200 	mov.w	r2, #0
 800a21a:	f04f 0300 	mov.w	r3, #0
 800a21e:	022b      	lsls	r3, r5, #8
 800a220:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a224:	0222      	lsls	r2, r4, #8
 800a226:	68f9      	ldr	r1, [r7, #12]
 800a228:	6849      	ldr	r1, [r1, #4]
 800a22a:	0849      	lsrs	r1, r1, #1
 800a22c:	2000      	movs	r0, #0
 800a22e:	4688      	mov	r8, r1
 800a230:	4681      	mov	r9, r0
 800a232:	eb12 0a08 	adds.w	sl, r2, r8
 800a236:	eb43 0b09 	adc.w	fp, r3, r9
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	603b      	str	r3, [r7, #0]
 800a242:	607a      	str	r2, [r7, #4]
 800a244:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a248:	4650      	mov	r0, sl
 800a24a:	4659      	mov	r1, fp
 800a24c:	f7f6 f818 	bl	8000280 <__aeabi_uldivmod>
 800a250:	4602      	mov	r2, r0
 800a252:	460b      	mov	r3, r1
 800a254:	4613      	mov	r3, r2
 800a256:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a258:	69bb      	ldr	r3, [r7, #24]
 800a25a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a25e:	d308      	bcc.n	800a272 <UART_SetConfig+0x3de>
 800a260:	69bb      	ldr	r3, [r7, #24]
 800a262:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a266:	d204      	bcs.n	800a272 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	69ba      	ldr	r2, [r7, #24]
 800a26e:	60da      	str	r2, [r3, #12]
 800a270:	e0b6      	b.n	800a3e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a278:	e0b2      	b.n	800a3e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	69db      	ldr	r3, [r3, #28]
 800a27e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a282:	d15e      	bne.n	800a342 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a284:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a288:	2b08      	cmp	r3, #8
 800a28a:	d828      	bhi.n	800a2de <UART_SetConfig+0x44a>
 800a28c:	a201      	add	r2, pc, #4	@ (adr r2, 800a294 <UART_SetConfig+0x400>)
 800a28e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a292:	bf00      	nop
 800a294:	0800a2b9 	.word	0x0800a2b9
 800a298:	0800a2c1 	.word	0x0800a2c1
 800a29c:	0800a2c9 	.word	0x0800a2c9
 800a2a0:	0800a2df 	.word	0x0800a2df
 800a2a4:	0800a2cf 	.word	0x0800a2cf
 800a2a8:	0800a2df 	.word	0x0800a2df
 800a2ac:	0800a2df 	.word	0x0800a2df
 800a2b0:	0800a2df 	.word	0x0800a2df
 800a2b4:	0800a2d7 	.word	0x0800a2d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2b8:	f7fd fb6c 	bl	8007994 <HAL_RCC_GetPCLK1Freq>
 800a2bc:	61f8      	str	r0, [r7, #28]
        break;
 800a2be:	e014      	b.n	800a2ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2c0:	f7fd fb7e 	bl	80079c0 <HAL_RCC_GetPCLK2Freq>
 800a2c4:	61f8      	str	r0, [r7, #28]
        break;
 800a2c6:	e010      	b.n	800a2ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a2c8:	4b4d      	ldr	r3, [pc, #308]	@ (800a400 <UART_SetConfig+0x56c>)
 800a2ca:	61fb      	str	r3, [r7, #28]
        break;
 800a2cc:	e00d      	b.n	800a2ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a2ce:	f7fd fac9 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 800a2d2:	61f8      	str	r0, [r7, #28]
        break;
 800a2d4:	e009      	b.n	800a2ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2da:	61fb      	str	r3, [r7, #28]
        break;
 800a2dc:	e005      	b.n	800a2ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a2e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d077      	beq.n	800a3e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a2f0:	69fb      	ldr	r3, [r7, #28]
 800a2f2:	005a      	lsls	r2, r3, #1
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	085b      	lsrs	r3, r3, #1
 800a2fa:	441a      	add	r2, r3
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	fbb2 f3f3 	udiv	r3, r2, r3
 800a304:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a306:	69bb      	ldr	r3, [r7, #24]
 800a308:	2b0f      	cmp	r3, #15
 800a30a:	d916      	bls.n	800a33a <UART_SetConfig+0x4a6>
 800a30c:	69bb      	ldr	r3, [r7, #24]
 800a30e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a312:	d212      	bcs.n	800a33a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a314:	69bb      	ldr	r3, [r7, #24]
 800a316:	b29b      	uxth	r3, r3
 800a318:	f023 030f 	bic.w	r3, r3, #15
 800a31c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	085b      	lsrs	r3, r3, #1
 800a322:	b29b      	uxth	r3, r3
 800a324:	f003 0307 	and.w	r3, r3, #7
 800a328:	b29a      	uxth	r2, r3
 800a32a:	8afb      	ldrh	r3, [r7, #22]
 800a32c:	4313      	orrs	r3, r2
 800a32e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	8afa      	ldrh	r2, [r7, #22]
 800a336:	60da      	str	r2, [r3, #12]
 800a338:	e052      	b.n	800a3e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a340:	e04e      	b.n	800a3e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a342:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a346:	2b08      	cmp	r3, #8
 800a348:	d827      	bhi.n	800a39a <UART_SetConfig+0x506>
 800a34a:	a201      	add	r2, pc, #4	@ (adr r2, 800a350 <UART_SetConfig+0x4bc>)
 800a34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a350:	0800a375 	.word	0x0800a375
 800a354:	0800a37d 	.word	0x0800a37d
 800a358:	0800a385 	.word	0x0800a385
 800a35c:	0800a39b 	.word	0x0800a39b
 800a360:	0800a38b 	.word	0x0800a38b
 800a364:	0800a39b 	.word	0x0800a39b
 800a368:	0800a39b 	.word	0x0800a39b
 800a36c:	0800a39b 	.word	0x0800a39b
 800a370:	0800a393 	.word	0x0800a393
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a374:	f7fd fb0e 	bl	8007994 <HAL_RCC_GetPCLK1Freq>
 800a378:	61f8      	str	r0, [r7, #28]
        break;
 800a37a:	e014      	b.n	800a3a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a37c:	f7fd fb20 	bl	80079c0 <HAL_RCC_GetPCLK2Freq>
 800a380:	61f8      	str	r0, [r7, #28]
        break;
 800a382:	e010      	b.n	800a3a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a384:	4b1e      	ldr	r3, [pc, #120]	@ (800a400 <UART_SetConfig+0x56c>)
 800a386:	61fb      	str	r3, [r7, #28]
        break;
 800a388:	e00d      	b.n	800a3a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a38a:	f7fd fa6b 	bl	8007864 <HAL_RCC_GetSysClockFreq>
 800a38e:	61f8      	str	r0, [r7, #28]
        break;
 800a390:	e009      	b.n	800a3a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a396:	61fb      	str	r3, [r7, #28]
        break;
 800a398:	e005      	b.n	800a3a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a39a:	2300      	movs	r3, #0
 800a39c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a3a4:	bf00      	nop
    }

    if (pclk != 0U)
 800a3a6:	69fb      	ldr	r3, [r7, #28]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d019      	beq.n	800a3e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	085a      	lsrs	r2, r3, #1
 800a3b2:	69fb      	ldr	r3, [r7, #28]
 800a3b4:	441a      	add	r2, r3
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3c0:	69bb      	ldr	r3, [r7, #24]
 800a3c2:	2b0f      	cmp	r3, #15
 800a3c4:	d909      	bls.n	800a3da <UART_SetConfig+0x546>
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3cc:	d205      	bcs.n	800a3da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3ce:	69bb      	ldr	r3, [r7, #24]
 800a3d0:	b29a      	uxth	r2, r3
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	60da      	str	r2, [r3, #12]
 800a3d8:	e002      	b.n	800a3e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a3ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3728      	adds	r7, #40	@ 0x28
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3fa:	bf00      	nop
 800a3fc:	40008000 	.word	0x40008000
 800a400:	00f42400 	.word	0x00f42400

0800a404 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a404:	b480      	push	{r7}
 800a406:	b083      	sub	sp, #12
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a410:	f003 0308 	and.w	r3, r3, #8
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00a      	beq.n	800a42e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	685b      	ldr	r3, [r3, #4]
 800a41e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	430a      	orrs	r2, r1
 800a42c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a432:	f003 0301 	and.w	r3, r3, #1
 800a436:	2b00      	cmp	r3, #0
 800a438:	d00a      	beq.n	800a450 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	430a      	orrs	r2, r1
 800a44e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a454:	f003 0302 	and.w	r3, r3, #2
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d00a      	beq.n	800a472 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	430a      	orrs	r2, r1
 800a470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a476:	f003 0304 	and.w	r3, r3, #4
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d00a      	beq.n	800a494 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	430a      	orrs	r2, r1
 800a492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a498:	f003 0310 	and.w	r3, r3, #16
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d00a      	beq.n	800a4b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	430a      	orrs	r2, r1
 800a4b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ba:	f003 0320 	and.w	r3, r3, #32
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d00a      	beq.n	800a4d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	430a      	orrs	r2, r1
 800a4d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d01a      	beq.n	800a51a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	430a      	orrs	r2, r1
 800a4f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a502:	d10a      	bne.n	800a51a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	430a      	orrs	r2, r1
 800a518:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a51e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a522:	2b00      	cmp	r3, #0
 800a524:	d00a      	beq.n	800a53c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	430a      	orrs	r2, r1
 800a53a:	605a      	str	r2, [r3, #4]
  }
}
 800a53c:	bf00      	nop
 800a53e:	370c      	adds	r7, #12
 800a540:	46bd      	mov	sp, r7
 800a542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a546:	4770      	bx	lr

0800a548 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b098      	sub	sp, #96	@ 0x60
 800a54c:	af02      	add	r7, sp, #8
 800a54e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2200      	movs	r2, #0
 800a554:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a558:	f7fb f9ba 	bl	80058d0 <HAL_GetTick>
 800a55c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 0308 	and.w	r3, r3, #8
 800a568:	2b08      	cmp	r3, #8
 800a56a:	d12e      	bne.n	800a5ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a56c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a570:	9300      	str	r3, [sp, #0]
 800a572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a574:	2200      	movs	r2, #0
 800a576:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 f88c 	bl	800a698 <UART_WaitOnFlagUntilTimeout>
 800a580:	4603      	mov	r3, r0
 800a582:	2b00      	cmp	r3, #0
 800a584:	d021      	beq.n	800a5ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a58e:	e853 3f00 	ldrex	r3, [r3]
 800a592:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a596:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a59a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a5aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a5ac:	e841 2300 	strex	r3, r2, [r1]
 800a5b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a5b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d1e6      	bne.n	800a586 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2220      	movs	r2, #32
 800a5bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5c6:	2303      	movs	r3, #3
 800a5c8:	e062      	b.n	800a690 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f003 0304 	and.w	r3, r3, #4
 800a5d4:	2b04      	cmp	r3, #4
 800a5d6:	d149      	bne.n	800a66c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5dc:	9300      	str	r3, [sp, #0]
 800a5de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f000 f856 	bl	800a698 <UART_WaitOnFlagUntilTimeout>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d03c      	beq.n	800a66c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fa:	e853 3f00 	ldrex	r3, [r3]
 800a5fe:	623b      	str	r3, [r7, #32]
   return(result);
 800a600:	6a3b      	ldr	r3, [r7, #32]
 800a602:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a606:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	461a      	mov	r2, r3
 800a60e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a610:	633b      	str	r3, [r7, #48]	@ 0x30
 800a612:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a618:	e841 2300 	strex	r3, r2, [r1]
 800a61c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a620:	2b00      	cmp	r3, #0
 800a622:	d1e6      	bne.n	800a5f2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	3308      	adds	r3, #8
 800a62a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	e853 3f00 	ldrex	r3, [r3]
 800a632:	60fb      	str	r3, [r7, #12]
   return(result);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f023 0301 	bic.w	r3, r3, #1
 800a63a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	3308      	adds	r3, #8
 800a642:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a644:	61fa      	str	r2, [r7, #28]
 800a646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a648:	69b9      	ldr	r1, [r7, #24]
 800a64a:	69fa      	ldr	r2, [r7, #28]
 800a64c:	e841 2300 	strex	r3, r2, [r1]
 800a650:	617b      	str	r3, [r7, #20]
   return(result);
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d1e5      	bne.n	800a624 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2220      	movs	r2, #32
 800a65c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a668:	2303      	movs	r3, #3
 800a66a:	e011      	b.n	800a690 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2220      	movs	r2, #32
 800a670:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2220      	movs	r2, #32
 800a676:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2200      	movs	r2, #0
 800a684:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2200      	movs	r2, #0
 800a68a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a68e:	2300      	movs	r3, #0
}
 800a690:	4618      	mov	r0, r3
 800a692:	3758      	adds	r7, #88	@ 0x58
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}

0800a698 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b084      	sub	sp, #16
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	603b      	str	r3, [r7, #0]
 800a6a4:	4613      	mov	r3, r2
 800a6a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6a8:	e049      	b.n	800a73e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6aa:	69bb      	ldr	r3, [r7, #24]
 800a6ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b0:	d045      	beq.n	800a73e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6b2:	f7fb f90d 	bl	80058d0 <HAL_GetTick>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	1ad3      	subs	r3, r2, r3
 800a6bc:	69ba      	ldr	r2, [r7, #24]
 800a6be:	429a      	cmp	r2, r3
 800a6c0:	d302      	bcc.n	800a6c8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a6c2:	69bb      	ldr	r3, [r7, #24]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d101      	bne.n	800a6cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a6c8:	2303      	movs	r3, #3
 800a6ca:	e048      	b.n	800a75e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f003 0304 	and.w	r3, r3, #4
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d031      	beq.n	800a73e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	69db      	ldr	r3, [r3, #28]
 800a6e0:	f003 0308 	and.w	r3, r3, #8
 800a6e4:	2b08      	cmp	r3, #8
 800a6e6:	d110      	bne.n	800a70a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	2208      	movs	r2, #8
 800a6ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6f0:	68f8      	ldr	r0, [r7, #12]
 800a6f2:	f000 f838 	bl	800a766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	2208      	movs	r2, #8
 800a6fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2200      	movs	r2, #0
 800a702:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a706:	2301      	movs	r3, #1
 800a708:	e029      	b.n	800a75e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	69db      	ldr	r3, [r3, #28]
 800a710:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a714:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a718:	d111      	bne.n	800a73e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a722:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a724:	68f8      	ldr	r0, [r7, #12]
 800a726:	f000 f81e 	bl	800a766 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	2220      	movs	r2, #32
 800a72e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2200      	movs	r2, #0
 800a736:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a73a:	2303      	movs	r3, #3
 800a73c:	e00f      	b.n	800a75e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	69da      	ldr	r2, [r3, #28]
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	4013      	ands	r3, r2
 800a748:	68ba      	ldr	r2, [r7, #8]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	bf0c      	ite	eq
 800a74e:	2301      	moveq	r3, #1
 800a750:	2300      	movne	r3, #0
 800a752:	b2db      	uxtb	r3, r3
 800a754:	461a      	mov	r2, r3
 800a756:	79fb      	ldrb	r3, [r7, #7]
 800a758:	429a      	cmp	r2, r3
 800a75a:	d0a6      	beq.n	800a6aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a766:	b480      	push	{r7}
 800a768:	b095      	sub	sp, #84	@ 0x54
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a776:	e853 3f00 	ldrex	r3, [r3]
 800a77a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a782:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	461a      	mov	r2, r3
 800a78a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a78c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a78e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a790:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a792:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a794:	e841 2300 	strex	r3, r2, [r1]
 800a798:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1e6      	bne.n	800a76e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	3308      	adds	r3, #8
 800a7a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a8:	6a3b      	ldr	r3, [r7, #32]
 800a7aa:	e853 3f00 	ldrex	r3, [r3]
 800a7ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800a7b0:	69fb      	ldr	r3, [r7, #28]
 800a7b2:	f023 0301 	bic.w	r3, r3, #1
 800a7b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	3308      	adds	r3, #8
 800a7be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7c8:	e841 2300 	strex	r3, r2, [r1]
 800a7cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1e5      	bne.n	800a7a0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7d8:	2b01      	cmp	r3, #1
 800a7da:	d118      	bne.n	800a80e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	e853 3f00 	ldrex	r3, [r3]
 800a7e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	f023 0310 	bic.w	r3, r3, #16
 800a7f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7fa:	61bb      	str	r3, [r7, #24]
 800a7fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7fe:	6979      	ldr	r1, [r7, #20]
 800a800:	69ba      	ldr	r2, [r7, #24]
 800a802:	e841 2300 	strex	r3, r2, [r1]
 800a806:	613b      	str	r3, [r7, #16]
   return(result);
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d1e6      	bne.n	800a7dc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2220      	movs	r2, #32
 800a812:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2200      	movs	r2, #0
 800a81a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2200      	movs	r2, #0
 800a820:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a822:	bf00      	nop
 800a824:	3754      	adds	r7, #84	@ 0x54
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr

0800a82e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a82e:	b580      	push	{r7, lr}
 800a830:	b084      	sub	sp, #16
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a83a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2200      	movs	r2, #0
 800a840:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2200      	movs	r2, #0
 800a848:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a84c:	68f8      	ldr	r0, [r7, #12]
 800a84e:	f7ff fb0b 	bl	8009e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a852:	bf00      	nop
 800a854:	3710      	adds	r7, #16
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}

0800a85a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a85a:	b580      	push	{r7, lr}
 800a85c:	b088      	sub	sp, #32
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	e853 3f00 	ldrex	r3, [r3]
 800a86e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a876:	61fb      	str	r3, [r7, #28]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	461a      	mov	r2, r3
 800a87e:	69fb      	ldr	r3, [r7, #28]
 800a880:	61bb      	str	r3, [r7, #24]
 800a882:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a884:	6979      	ldr	r1, [r7, #20]
 800a886:	69ba      	ldr	r2, [r7, #24]
 800a888:	e841 2300 	strex	r3, r2, [r1]
 800a88c:	613b      	str	r3, [r7, #16]
   return(result);
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d1e6      	bne.n	800a862 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2220      	movs	r2, #32
 800a898:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f7ff fad7 	bl	8009e54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8a6:	bf00      	nop
 800a8a8:	3720      	adds	r7, #32
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}

0800a8ae <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a8ae:	b480      	push	{r7}
 800a8b0:	b083      	sub	sp, #12
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a8b6:	bf00      	nop
 800a8b8:	370c      	adds	r7, #12
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr
	...

0800a8c4 <rfalAnalogConfigInitialize>:
 * GLOBAL FUNCTIONS
 ******************************************************************************
 */

void rfalAnalogConfigInitialize( void )
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	af00      	add	r7, sp, #0
    /* Use default Analog configuration settings in Flash by default. */

/* Check whether the Default Analog settings are to be used or custom ones */  
#ifdef RFAL_ANALOG_CONFIG_CUSTOM
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = rfalAnalogConfigCustomSettings;
 800a8c8:	4b07      	ldr	r3, [pc, #28]	@ (800a8e8 <rfalAnalogConfigInitialize+0x24>)
 800a8ca:	4a08      	ldr	r2, [pc, #32]	@ (800a8ec <rfalAnalogConfigInitialize+0x28>)
 800a8cc:	601a      	str	r2, [r3, #0]
    gRfalAnalogConfigMgmt.configTblSize          = rfalAnalogConfigCustomSettingsLength;
 800a8ce:	4b08      	ldr	r3, [pc, #32]	@ (800a8f0 <rfalAnalogConfigInitialize+0x2c>)
 800a8d0:	881a      	ldrh	r2, [r3, #0]
 800a8d2:	4b05      	ldr	r3, [pc, #20]	@ (800a8e8 <rfalAnalogConfigInitialize+0x24>)
 800a8d4:	809a      	strh	r2, [r3, #4]
#else  
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = rfalAnalogConfigDefaultSettings;
    gRfalAnalogConfigMgmt.configTblSize          = sizeof(rfalAnalogConfigDefaultSettings);
#endif
  
  gRfalAnalogConfigMgmt.ready = true;
 800a8d6:	4b04      	ldr	r3, [pc, #16]	@ (800a8e8 <rfalAnalogConfigInitialize+0x24>)
 800a8d8:	2201      	movs	r2, #1
 800a8da:	719a      	strb	r2, [r3, #6]
} /* rfalAnalogConfigInitialize() */
 800a8dc:	bf00      	nop
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr
 800a8e6:	bf00      	nop
 800a8e8:	20000640 	.word	0x20000640
 800a8ec:	08012108 	.word	0x08012108
 800a8f0:	080123cc 	.word	0x080123cc

0800a8f4 <rfalSetAnalogConfig>:
    return RFAL_ERR_NONE;
} /* rfalAnalogConfigListRead() */


ReturnCode rfalSetAnalogConfig( rfalAnalogConfigId configId )
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b086      	sub	sp, #24
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	80fb      	strh	r3, [r7, #6]
	/* ----------------------------------------------------------*/
	PollCANRx();
 800a8fe:	f7f6 f957 	bl	8000bb0 <PollCANRx>
	/*-----------------------------------------------------------*/

	rfalAnalogConfigOffset configOffset = 0;
 800a902:	2300      	movs	r3, #0
 800a904:	81fb      	strh	r3, [r7, #14]
    rfalAnalogConfigNum numConfigSet;
    const rfalAnalogConfigRegAddrMaskVal *configTbl;
    ReturnCode retCode = RFAL_ERR_NONE;
 800a906:	2300      	movs	r3, #0
 800a908:	82fb      	strh	r3, [r7, #22]
    rfalAnalogConfigNum i;
    
    if (true != gRfalAnalogConfigMgmt.ready)
 800a90a:	4b4b      	ldr	r3, [pc, #300]	@ (800aa38 <rfalSetAnalogConfig+0x144>)
 800a90c:	799b      	ldrb	r3, [r3, #6]
 800a90e:	f083 0301 	eor.w	r3, r3, #1
 800a912:	b2db      	uxtb	r3, r3
 800a914:	2b00      	cmp	r3, #0
 800a916:	d001      	beq.n	800a91c <rfalSetAnalogConfig+0x28>
    {
        return RFAL_ERR_REQUEST;
 800a918:	2305      	movs	r3, #5
 800a91a:	e089      	b.n	800aa30 <rfalSetAnalogConfig+0x13c>
    }
    
    /* Search LUT for the specific Configuration ID. */
    while(true)
    {
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 800a91c:	f107 020e 	add.w	r2, r7, #14
 800a920:	88fb      	ldrh	r3, [r7, #6]
 800a922:	4611      	mov	r1, r2
 800a924:	4618      	mov	r0, r3
 800a926:	f000 f889 	bl	800aa3c <rfalAnalogConfigSearch>
 800a92a:	4603      	mov	r3, r0
 800a92c:	753b      	strb	r3, [r7, #20]
        if( RFAL_ANALOG_CONFIG_LUT_NOT_FOUND == numConfigSet )
 800a92e:	7d3b      	ldrb	r3, [r7, #20]
 800a930:	2bff      	cmp	r3, #255	@ 0xff
 800a932:	d07b      	beq.n	800aa2c <rfalSetAnalogConfig+0x138>
        {
            break;
        }
        
        configTbl = (rfalAnalogConfigRegAddrMaskVal *)( (uintptr_t)gRfalAnalogConfigMgmt.currentAnalogConfigTbl + (uint32_t)configOffset); 
 800a934:	4b40      	ldr	r3, [pc, #256]	@ (800aa38 <rfalSetAnalogConfig+0x144>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	461a      	mov	r2, r3
 800a93a:	89fb      	ldrh	r3, [r7, #14]
 800a93c:	4413      	add	r3, r2
 800a93e:	613b      	str	r3, [r7, #16]
        /* Increment the offset to the next index to search from. */
        configOffset += (uint16_t)(numConfigSet * sizeof(rfalAnalogConfigRegAddrMaskVal)); 
 800a940:	7d3b      	ldrb	r3, [r7, #20]
 800a942:	b29b      	uxth	r3, r3
 800a944:	009b      	lsls	r3, r3, #2
 800a946:	b29a      	uxth	r2, r3
 800a948:	89fb      	ldrh	r3, [r7, #14]
 800a94a:	4413      	add	r3, r2
 800a94c:	b29b      	uxth	r3, r3
 800a94e:	81fb      	strh	r3, [r7, #14]
        
        if ((gRfalAnalogConfigMgmt.configTblSize + 1U) < configOffset)
 800a950:	4b39      	ldr	r3, [pc, #228]	@ (800aa38 <rfalSetAnalogConfig+0x144>)
 800a952:	889b      	ldrh	r3, [r3, #4]
 800a954:	3301      	adds	r3, #1
 800a956:	89fa      	ldrh	r2, [r7, #14]
 800a958:	4293      	cmp	r3, r2
 800a95a:	d201      	bcs.n	800a960 <rfalSetAnalogConfig+0x6c>
        {   /* Error check make sure that the we do not access outside the configuration Table Size */
            return RFAL_ERR_NOMEM;
 800a95c:	2301      	movs	r3, #1
 800a95e:	e067      	b.n	800aa30 <rfalSetAnalogConfig+0x13c>
        }
        
        for ( i = 0; i < numConfigSet; i++)
 800a960:	2300      	movs	r3, #0
 800a962:	757b      	strb	r3, [r7, #21]
 800a964:	e05d      	b.n	800aa22 <rfalSetAnalogConfig+0x12e>
        {
            if( (RFAL_GETU16(configTbl[i].addr) & RFAL_TEST_REG) != 0U )
 800a966:	7d7b      	ldrb	r3, [r7, #21]
 800a968:	009b      	lsls	r3, r3, #2
 800a96a:	693a      	ldr	r2, [r7, #16]
 800a96c:	4413      	add	r3, r2
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	021b      	lsls	r3, r3, #8
 800a972:	7d7a      	ldrb	r2, [r7, #21]
 800a974:	0092      	lsls	r2, r2, #2
 800a976:	6939      	ldr	r1, [r7, #16]
 800a978:	440a      	add	r2, r1
 800a97a:	7852      	ldrb	r2, [r2, #1]
 800a97c:	4313      	orrs	r3, r2
 800a97e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a982:	2b00      	cmp	r3, #0
 800a984:	d026      	beq.n	800a9d4 <rfalSetAnalogConfig+0xe0>
            {
                RFAL_EXIT_ON_ERR(retCode, rfalChipChangeTestRegBits( (RFAL_GETU16(configTbl[i].addr) & ~RFAL_TEST_REG), configTbl[i].mask, configTbl[i].val) );
 800a986:	7d7b      	ldrb	r3, [r7, #21]
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	693a      	ldr	r2, [r7, #16]
 800a98c:	4413      	add	r3, r2
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	021b      	lsls	r3, r3, #8
 800a992:	b21a      	sxth	r2, r3
 800a994:	7d7b      	ldrb	r3, [r7, #21]
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	6939      	ldr	r1, [r7, #16]
 800a99a:	440b      	add	r3, r1
 800a99c:	785b      	ldrb	r3, [r3, #1]
 800a99e:	b21b      	sxth	r3, r3
 800a9a0:	4313      	orrs	r3, r2
 800a9a2:	b21b      	sxth	r3, r3
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9aa:	b298      	uxth	r0, r3
 800a9ac:	7d7b      	ldrb	r3, [r7, #21]
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	693a      	ldr	r2, [r7, #16]
 800a9b2:	4413      	add	r3, r2
 800a9b4:	7899      	ldrb	r1, [r3, #2]
 800a9b6:	7d7b      	ldrb	r3, [r7, #21]
 800a9b8:	009b      	lsls	r3, r3, #2
 800a9ba:	693a      	ldr	r2, [r7, #16]
 800a9bc:	4413      	add	r3, r2
 800a9be:	78db      	ldrb	r3, [r3, #3]
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	f7f9 fc35 	bl	8004230 <rfalChipChangeTestRegBits>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	82fb      	strh	r3, [r7, #22]
 800a9ca:	8afb      	ldrh	r3, [r7, #22]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d025      	beq.n	800aa1c <rfalSetAnalogConfig+0x128>
 800a9d0:	8afb      	ldrh	r3, [r7, #22]
 800a9d2:	e02d      	b.n	800aa30 <rfalSetAnalogConfig+0x13c>
            }
            else
            {
                RFAL_EXIT_ON_ERR(retCode, rfalChipChangeRegBits( RFAL_GETU16(configTbl[i].addr), configTbl[i].mask, configTbl[i].val) );
 800a9d4:	7d7b      	ldrb	r3, [r7, #21]
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	693a      	ldr	r2, [r7, #16]
 800a9da:	4413      	add	r3, r2
 800a9dc:	781b      	ldrb	r3, [r3, #0]
 800a9de:	021b      	lsls	r3, r3, #8
 800a9e0:	b21a      	sxth	r2, r3
 800a9e2:	7d7b      	ldrb	r3, [r7, #21]
 800a9e4:	009b      	lsls	r3, r3, #2
 800a9e6:	6939      	ldr	r1, [r7, #16]
 800a9e8:	440b      	add	r3, r1
 800a9ea:	785b      	ldrb	r3, [r3, #1]
 800a9ec:	b21b      	sxth	r3, r3
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	b21b      	sxth	r3, r3
 800a9f2:	b298      	uxth	r0, r3
 800a9f4:	7d7b      	ldrb	r3, [r7, #21]
 800a9f6:	009b      	lsls	r3, r3, #2
 800a9f8:	693a      	ldr	r2, [r7, #16]
 800a9fa:	4413      	add	r3, r2
 800a9fc:	7899      	ldrb	r1, [r3, #2]
 800a9fe:	7d7b      	ldrb	r3, [r7, #21]
 800aa00:	009b      	lsls	r3, r3, #2
 800aa02:	693a      	ldr	r2, [r7, #16]
 800aa04:	4413      	add	r3, r2
 800aa06:	78db      	ldrb	r3, [r3, #3]
 800aa08:	461a      	mov	r2, r3
 800aa0a:	f7f9 fbef 	bl	80041ec <rfalChipChangeRegBits>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	82fb      	strh	r3, [r7, #22]
 800aa12:	8afb      	ldrh	r3, [r7, #22]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d001      	beq.n	800aa1c <rfalSetAnalogConfig+0x128>
 800aa18:	8afb      	ldrh	r3, [r7, #22]
 800aa1a:	e009      	b.n	800aa30 <rfalSetAnalogConfig+0x13c>
        for ( i = 0; i < numConfigSet; i++)
 800aa1c:	7d7b      	ldrb	r3, [r7, #21]
 800aa1e:	3301      	adds	r3, #1
 800aa20:	757b      	strb	r3, [r7, #21]
 800aa22:	7d7a      	ldrb	r2, [r7, #21]
 800aa24:	7d3b      	ldrb	r3, [r7, #20]
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d39d      	bcc.n	800a966 <rfalSetAnalogConfig+0x72>
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 800aa2a:	e777      	b.n	800a91c <rfalSetAnalogConfig+0x28>
            break;
 800aa2c:	bf00      	nop
            }
        }
        
    } /* while(found Analog Config Id) */
    
    return retCode;
 800aa2e:	8afb      	ldrh	r3, [r7, #22]
    
} /* rfalSetAnalogConfig() */
 800aa30:	4618      	mov	r0, r3
 800aa32:	3718      	adds	r7, #24
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}
 800aa38:	20000640 	.word	0x20000640

0800aa3c <rfalAnalogConfigSearch>:
 * \return number of Configuration Sets
 * \return #RFAL_ANALOG_CONFIG_LUT_NOT_FOUND in case Configuration ID is not found.
 *****************************************************************************
 */
static rfalAnalogConfigNum rfalAnalogConfigSearch( rfalAnalogConfigId configId, uint16_t *configOffset )
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b087      	sub	sp, #28
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	4603      	mov	r3, r0
 800aa44:	6039      	str	r1, [r7, #0]
 800aa46:	80fb      	strh	r3, [r7, #6]
    rfalAnalogConfigId configIdMaskVal;
    const uint8_t *configTbl;
    const uint8_t *currentConfigTbl;
    uint16_t i;
    
    currentConfigTbl = gRfalAnalogConfigMgmt.currentAnalogConfigTbl;
 800aa48:	4b31      	ldr	r3, [pc, #196]	@ (800ab10 <rfalAnalogConfigSearch+0xd4>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	613b      	str	r3, [r7, #16]
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
                       |((RFAL_ANALOG_CONFIG_TECH_CHIP == RFAL_ANALOG_CONFIG_ID_GET_TECH(configId)) ? (RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_CHIP_SPECIFIC_MASK) : configId)
 800aa4e:	88fb      	ldrh	r3, [r7, #6]
 800aa50:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 800aa54:	b29b      	uxth	r3, r3
                       |((RFAL_ANALOG_CONFIG_NO_DIRECTION == RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId)) ? RFAL_ANALOG_CONFIG_DIRECTION_MASK : configId)
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d00a      	beq.n	800aa70 <rfalAnalogConfigSearch+0x34>
 800aa5a:	88fb      	ldrh	r3, [r7, #6]
 800aa5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa68:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 800aa6c:	b29a      	uxth	r2, r3
 800aa6e:	e001      	b.n	800aa74 <rfalAnalogConfigSearch+0x38>
 800aa70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aa74:	88fb      	ldrh	r3, [r7, #6]
 800aa76:	f003 030f 	and.w	r3, r3, #15
 800aa7a:	b29b      	uxth	r3, r3
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d001      	beq.n	800aa84 <rfalAnalogConfigSearch+0x48>
 800aa80:	88fb      	ldrh	r3, [r7, #6]
 800aa82:	e000      	b.n	800aa86 <rfalAnalogConfigSearch+0x4a>
 800aa84:	230f      	movs	r3, #15
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
 800aa86:	4313      	orrs	r3, r2
 800aa88:	82fb      	strh	r3, [r7, #22]
                       );
    
    
    /* When specific ConfigIDs are to be used, override search mask */
    if( (RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId) == RFAL_ANALOG_CONFIG_DPO) )
 800aa8a:	88fb      	ldrh	r3, [r7, #6]
 800aa8c:	f003 030f 	and.w	r3, r3, #15
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	2b04      	cmp	r3, #4
 800aa94:	d102      	bne.n	800aa9c <rfalAnalogConfigSearch+0x60>
    {
        configIdMaskVal = (RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK | RFAL_ANALOG_CONFIG_DIRECTION_MASK);
 800aa96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aa9a:	82fb      	strh	r3, [r7, #22]
    }
    
    
    i = *configOffset;
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	881b      	ldrh	r3, [r3, #0]
 800aaa0:	82bb      	strh	r3, [r7, #20]
    while (i < gRfalAnalogConfigMgmt.configTblSize)
 800aaa2:	e028      	b.n	800aaf6 <rfalAnalogConfigSearch+0xba>
    {
        configTbl = &currentConfigTbl[i];
 800aaa4:	8abb      	ldrh	r3, [r7, #20]
 800aaa6:	693a      	ldr	r2, [r7, #16]
 800aaa8:	4413      	add	r3, r2
 800aaaa:	60fb      	str	r3, [r7, #12]
        foundConfigId = RFAL_GETU16(configTbl);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	021b      	lsls	r3, r3, #8
 800aab2:	b21a      	sxth	r2, r3
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	3301      	adds	r3, #1
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	b21b      	sxth	r3, r3
 800aabc:	4313      	orrs	r3, r2
 800aabe:	b21b      	sxth	r3, r3
 800aac0:	817b      	strh	r3, [r7, #10]
        if (configId == (foundConfigId & configIdMaskVal))
 800aac2:	897a      	ldrh	r2, [r7, #10]
 800aac4:	8afb      	ldrh	r3, [r7, #22]
 800aac6:	4013      	ands	r3, r2
 800aac8:	b29b      	uxth	r3, r3
 800aaca:	88fa      	ldrh	r2, [r7, #6]
 800aacc:	429a      	cmp	r2, r3
 800aace:	d108      	bne.n	800aae2 <rfalAnalogConfigSearch+0xa6>
        {
            *configOffset = (uint16_t)(i + sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum));
 800aad0:	8abb      	ldrh	r3, [r7, #20]
 800aad2:	3303      	adds	r3, #3
 800aad4:	b29a      	uxth	r2, r3
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	801a      	strh	r2, [r3, #0]
            return configTbl[sizeof(rfalAnalogConfigId)];
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	3302      	adds	r3, #2
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	e00f      	b.n	800ab02 <rfalAnalogConfigSearch+0xc6>
        }
        
        /* If Config Id does not match, increment to next Configuration Id */
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
                        + (configTbl[sizeof(rfalAnalogConfigId)] * sizeof(rfalAnalogConfigRegAddrMaskVal) )
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	3302      	adds	r3, #2
 800aae6:	781b      	ldrb	r3, [r3, #0]
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	b29a      	uxth	r2, r3
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
 800aaec:	8abb      	ldrh	r3, [r7, #20]
 800aaee:	4413      	add	r3, r2
 800aaf0:	b29b      	uxth	r3, r3
 800aaf2:	3303      	adds	r3, #3
 800aaf4:	82bb      	strh	r3, [r7, #20]
    while (i < gRfalAnalogConfigMgmt.configTblSize)
 800aaf6:	4b06      	ldr	r3, [pc, #24]	@ (800ab10 <rfalAnalogConfigSearch+0xd4>)
 800aaf8:	889b      	ldrh	r3, [r3, #4]
 800aafa:	8aba      	ldrh	r2, [r7, #20]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d3d1      	bcc.n	800aaa4 <rfalAnalogConfigSearch+0x68>
                        );
    } /* for */
    
    return RFAL_ANALOG_CONFIG_LUT_NOT_FOUND;
 800ab00:	23ff      	movs	r3, #255	@ 0xff
} /* rfalAnalogConfigSearch() */
 800ab02:	4618      	mov	r0, r3
 800ab04:	371c      	adds	r7, #28
 800ab06:	46bd      	mov	sp, r7
 800ab08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	20000640 	.word	0x20000640

0800ab14 <rfalCrcCalculateCcitt>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
uint16_t rfalCrcCalculateCcitt(uint16_t preloadValue, const uint8_t* buf, uint16_t length)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	6039      	str	r1, [r7, #0]
 800ab1e:	80fb      	strh	r3, [r7, #6]
 800ab20:	4613      	mov	r3, r2
 800ab22:	80bb      	strh	r3, [r7, #4]
    uint16_t crc = preloadValue;
 800ab24:	88fb      	ldrh	r3, [r7, #6]
 800ab26:	81fb      	strh	r3, [r7, #14]
    uint16_t index;

    for (index = 0; index < length; index++)
 800ab28:	2300      	movs	r3, #0
 800ab2a:	81bb      	strh	r3, [r7, #12]
 800ab2c:	e00d      	b.n	800ab4a <rfalCrcCalculateCcitt+0x36>
    {
        crc = rfalCrcUpdateCcitt(crc, buf[index]);
 800ab2e:	89bb      	ldrh	r3, [r7, #12]
 800ab30:	683a      	ldr	r2, [r7, #0]
 800ab32:	4413      	add	r3, r2
 800ab34:	781a      	ldrb	r2, [r3, #0]
 800ab36:	89fb      	ldrh	r3, [r7, #14]
 800ab38:	4611      	mov	r1, r2
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f000 f80e 	bl	800ab5c <rfalCrcUpdateCcitt>
 800ab40:	4603      	mov	r3, r0
 800ab42:	81fb      	strh	r3, [r7, #14]
    for (index = 0; index < length; index++)
 800ab44:	89bb      	ldrh	r3, [r7, #12]
 800ab46:	3301      	adds	r3, #1
 800ab48:	81bb      	strh	r3, [r7, #12]
 800ab4a:	89ba      	ldrh	r2, [r7, #12]
 800ab4c:	88bb      	ldrh	r3, [r7, #4]
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d3ed      	bcc.n	800ab2e <rfalCrcCalculateCcitt+0x1a>
    }

    return crc;
 800ab52:	89fb      	ldrh	r3, [r7, #14]
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3710      	adds	r7, #16
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}

0800ab5c <rfalCrcUpdateCcitt>:
******************************************************************************
* LOCAL FUNCTIONS
******************************************************************************
*/
static uint16_t rfalCrcUpdateCcitt(uint16_t crcSeed, uint8_t dataByte)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b085      	sub	sp, #20
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	4603      	mov	r3, r0
 800ab64:	460a      	mov	r2, r1
 800ab66:	80fb      	strh	r3, [r7, #6]
 800ab68:	4613      	mov	r3, r2
 800ab6a:	717b      	strb	r3, [r7, #5]
    uint16_t crc = crcSeed;
 800ab6c:	88fb      	ldrh	r3, [r7, #6]
 800ab6e:	81fb      	strh	r3, [r7, #14]
    uint8_t  dat = dataByte;
 800ab70:	797b      	ldrb	r3, [r7, #5]
 800ab72:	737b      	strb	r3, [r7, #13]
    
    dat ^= (uint8_t)(crc & 0xFFU);
 800ab74:	89fb      	ldrh	r3, [r7, #14]
 800ab76:	b2da      	uxtb	r2, r3
 800ab78:	7b7b      	ldrb	r3, [r7, #13]
 800ab7a:	4053      	eors	r3, r2
 800ab7c:	737b      	strb	r3, [r7, #13]
    dat ^= (dat << 4);
 800ab7e:	7b7b      	ldrb	r3, [r7, #13]
 800ab80:	011b      	lsls	r3, r3, #4
 800ab82:	b25a      	sxtb	r2, r3
 800ab84:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800ab88:	4053      	eors	r3, r2
 800ab8a:	b25b      	sxtb	r3, r3
 800ab8c:	737b      	strb	r3, [r7, #13]

    crc = (crc >> 8)^(((uint16_t) dat) << 8)^(((uint16_t) dat) << 3)^(((uint16_t) dat) >> 4);
 800ab8e:	89fb      	ldrh	r3, [r7, #14]
 800ab90:	0a1b      	lsrs	r3, r3, #8
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	b21a      	sxth	r2, r3
 800ab96:	7b7b      	ldrb	r3, [r7, #13]
 800ab98:	021b      	lsls	r3, r3, #8
 800ab9a:	b21b      	sxth	r3, r3
 800ab9c:	4053      	eors	r3, r2
 800ab9e:	b21a      	sxth	r2, r3
 800aba0:	7b7b      	ldrb	r3, [r7, #13]
 800aba2:	00db      	lsls	r3, r3, #3
 800aba4:	b21b      	sxth	r3, r3
 800aba6:	4053      	eors	r3, r2
 800aba8:	b21a      	sxth	r2, r3
 800abaa:	7b7b      	ldrb	r3, [r7, #13]
 800abac:	091b      	lsrs	r3, r3, #4
 800abae:	b2db      	uxtb	r3, r3
 800abb0:	b21b      	sxth	r3, r3
 800abb2:	4053      	eors	r3, r2
 800abb4:	b21b      	sxth	r3, r3
 800abb6:	81fb      	strh	r3, [r7, #14]

    return crc;
 800abb8:	89fb      	ldrh	r3, [r7, #14]
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3714      	adds	r7, #20
 800abbe:	46bd      	mov	sp, r7
 800abc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc4:	4770      	bx	lr
	...

0800abc8 <rfalIso15693PhyConfigure>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
ReturnCode rfalIso15693PhyConfigure(const rfalIso15693PhyConfig_t* config, const struct iso15693StreamConfig ** needed_stream_config  )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b082      	sub	sp, #8
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
        .report_period_length = 3, /*!< 8=2^3 the length of the reporting period */
    };
    
    
    /* make a copy of the configuration */
    RFAL_MEMCPY( (uint8_t*)&gIso15693PhyConfig, (const uint8_t*)config, sizeof(rfalIso15693PhyConfig_t));
 800abd2:	2208      	movs	r2, #8
 800abd4:	6879      	ldr	r1, [r7, #4]
 800abd6:	480d      	ldr	r0, [pc, #52]	@ (800ac0c <rfalIso15693PhyConfigure+0x44>)
 800abd8:	f006 fd0a 	bl	80115f0 <memcpy>
    
    if ( config->speedMode <= 3U)
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	2b03      	cmp	r3, #3
 800abe2:	d808      	bhi.n	800abf6 <rfalIso15693PhyConfigure+0x2e>
    { /* If valid speed mode adjust report period accordingly */
        auxConfig.report_period_length = (3U - (uint8_t)config->speedMode);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	f1c3 0303 	rsb	r3, r3, #3
 800abee:	b2da      	uxtb	r2, r3
 800abf0:	4b07      	ldr	r3, [pc, #28]	@ (800ac10 <rfalIso15693PhyConfigure+0x48>)
 800abf2:	70da      	strb	r2, [r3, #3]
 800abf4:	e002      	b.n	800abfc <rfalIso15693PhyConfigure+0x34>
    }
    else
    { /* If invalid default to normal (high) speed */
        auxConfig.report_period_length = 3;
 800abf6:	4b06      	ldr	r3, [pc, #24]	@ (800ac10 <rfalIso15693PhyConfigure+0x48>)
 800abf8:	2203      	movs	r2, #3
 800abfa:	70da      	strb	r2, [r3, #3]
    }

    *needed_stream_config = &auxConfig;
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	4a04      	ldr	r2, [pc, #16]	@ (800ac10 <rfalIso15693PhyConfigure+0x48>)
 800ac00:	601a      	str	r2, [r3, #0]

    return RFAL_ERR_NONE;
 800ac02:	2300      	movs	r3, #0
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3708      	adds	r7, #8
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	20000648 	.word	0x20000648
 800ac10:	20000018 	.word	0x20000018

0800ac14 <rfalIso15693VCDCode>:
}

ReturnCode rfalIso15693VCDCode(uint8_t* buffer, uint16_t length, bool sendCrc, bool sendFlags, bool picopassMode,
                   uint16_t *subbit_total_length, uint16_t *offset,
                   uint8_t* outbuf, uint16_t outBufSize, uint16_t* actOutBufSize)
{
 800ac14:	b590      	push	{r4, r7, lr}
 800ac16:	b08b      	sub	sp, #44	@ 0x2c
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	4608      	mov	r0, r1
 800ac1e:	4611      	mov	r1, r2
 800ac20:	461a      	mov	r2, r3
 800ac22:	4603      	mov	r3, r0
 800ac24:	807b      	strh	r3, [r7, #2]
 800ac26:	460b      	mov	r3, r1
 800ac28:	707b      	strb	r3, [r7, #1]
 800ac2a:	4613      	mov	r3, r2
 800ac2c:	703b      	strb	r3, [r7, #0]
    ReturnCode err = RFAL_ERR_NONE;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t eof, sof;
    uint8_t transbuf[2];
    uint16_t crc = 0;
 800ac32:	2300      	movs	r3, #0
 800ac34:	847b      	strh	r3, [r7, #34]	@ 0x22
    ReturnCode (*txFunc)(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen);
    uint8_t crc_len;
    uint8_t* outputBuf;
    uint16_t outputBufSize;

    crc_len = (uint8_t)((sendCrc)?2:0);
 800ac36:	787b      	ldrb	r3, [r7, #1]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d001      	beq.n	800ac40 <rfalIso15693VCDCode+0x2c>
 800ac3c:	2302      	movs	r3, #2
 800ac3e:	e000      	b.n	800ac42 <rfalIso15693VCDCode+0x2e>
 800ac40:	2300      	movs	r3, #0
 800ac42:	757b      	strb	r3, [r7, #21]

    *actOutBufSize = 0;
 800ac44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac46:	2200      	movs	r2, #0
 800ac48:	801a      	strh	r2, [r3, #0]

    if (ISO15693_VCD_CODING_1_4 == gIso15693PhyConfig.coding)
 800ac4a:	4b95      	ldr	r3, [pc, #596]	@ (800aea0 <rfalIso15693VCDCode+0x28c>)
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d117      	bne.n	800ac82 <rfalIso15693VCDCode+0x6e>
    {
        sof = ISO15693_DAT_SOF_1_4;
 800ac52:	2321      	movs	r3, #33	@ 0x21
 800ac54:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        eof = ISO15693_DAT_EOF_1_4;
 800ac58:	2304      	movs	r3, #4
 800ac5a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        txFunc = rfalIso15693PhyVCDCode1Of4;
 800ac5e:	4b91      	ldr	r3, [pc, #580]	@ (800aea4 <rfalIso15693VCDCode+0x290>)
 800ac60:	61fb      	str	r3, [r7, #28]
        *subbit_total_length = (
                ( 1U  /* SOF */
                  + ((length + (uint16_t)crc_len) * 4U)
 800ac62:	887a      	ldrh	r2, [r7, #2]
 800ac64:	7d7b      	ldrb	r3, [r7, #21]
 800ac66:	4413      	add	r3, r2
                  + 1U) /* EOF */
 800ac68:	b29b      	uxth	r3, r3
 800ac6a:	009b      	lsls	r3, r3, #2
 800ac6c:	b29b      	uxth	r3, r3
 800ac6e:	3302      	adds	r3, #2
 800ac70:	b29a      	uxth	r2, r3
        *subbit_total_length = (
 800ac72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac74:	801a      	strh	r2, [r3, #0]
                );
        if (outBufSize < 5U) { /* 5 should be safe: enough for sof + 1byte data in 1of4 */
 800ac76:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800ac7a:	2b04      	cmp	r3, #4
 800ac7c:	d823      	bhi.n	800acc6 <rfalIso15693VCDCode+0xb2>
            return RFAL_ERR_NOMEM;
 800ac7e:	2301      	movs	r3, #1
 800ac80:	e13c      	b.n	800aefc <rfalIso15693VCDCode+0x2e8>
        }
    }
    else
    {
        sof = ISO15693_DAT_SOF_1_256;
 800ac82:	2381      	movs	r3, #129	@ 0x81
 800ac84:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        eof = ISO15693_DAT_EOF_1_256;
 800ac88:	2304      	movs	r3, #4
 800ac8a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        txFunc = rfalIso15693PhyVCDCode1Of256;
 800ac8e:	4b86      	ldr	r3, [pc, #536]	@ (800aea8 <rfalIso15693VCDCode+0x294>)
 800ac90:	61fb      	str	r3, [r7, #28]
        *subbit_total_length = (
                ( 1U  /* SOF */
                  + ((length + (uint16_t)crc_len) * 64U) 
 800ac92:	887a      	ldrh	r2, [r7, #2]
 800ac94:	7d7b      	ldrb	r3, [r7, #21]
 800ac96:	4413      	add	r3, r2
                  + 1U) /* EOF */
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	019b      	lsls	r3, r3, #6
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	3302      	adds	r3, #2
 800aca0:	b29a      	uxth	r2, r3
        *subbit_total_length = (
 800aca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aca4:	801a      	strh	r2, [r3, #0]
                );

        if (*offset != 0U)
 800aca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aca8:	881b      	ldrh	r3, [r3, #0]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d005      	beq.n	800acba <rfalIso15693VCDCode+0xa6>
        {
            if (outBufSize < 64U) { /* 64 should be safe: enough a single byte data in 1of256 */
 800acae:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800acb2:	2b3f      	cmp	r3, #63	@ 0x3f
 800acb4:	d807      	bhi.n	800acc6 <rfalIso15693VCDCode+0xb2>
                return RFAL_ERR_NOMEM;
 800acb6:	2301      	movs	r3, #1
 800acb8:	e120      	b.n	800aefc <rfalIso15693VCDCode+0x2e8>
            }
        }
        else
        {
            if (outBufSize < 65U) { /* At beginning of a frame we need at least 65 bytes to start: enough for sof + 1byte data in 1of256 */
 800acba:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800acbe:	2b40      	cmp	r3, #64	@ 0x40
 800acc0:	d801      	bhi.n	800acc6 <rfalIso15693VCDCode+0xb2>
                return RFAL_ERR_NOMEM;
 800acc2:	2301      	movs	r3, #1
 800acc4:	e11a      	b.n	800aefc <rfalIso15693VCDCode+0x2e8>
            }
        }
    }

    if (length == 0U)
 800acc6:	887b      	ldrh	r3, [r7, #2]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d102      	bne.n	800acd2 <rfalIso15693VCDCode+0xbe>
    {
        *subbit_total_length = 1;
 800accc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acce:	2201      	movs	r2, #1
 800acd0:	801a      	strh	r2, [r3, #0]
    }

    if ((length != 0U) && (0U == *offset) && sendFlags && (!picopassMode))
 800acd2:	887b      	ldrh	r3, [r7, #2]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d01b      	beq.n	800ad10 <rfalIso15693VCDCode+0xfc>
 800acd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acda:	881b      	ldrh	r3, [r3, #0]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d117      	bne.n	800ad10 <rfalIso15693VCDCode+0xfc>
 800ace0:	783b      	ldrb	r3, [r7, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d014      	beq.n	800ad10 <rfalIso15693VCDCode+0xfc>
 800ace6:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800acea:	f083 0301 	eor.w	r3, r3, #1
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d00d      	beq.n	800ad10 <rfalIso15693VCDCode+0xfc>
    {
        /* set high datarate flag */
        buffer[0] |= (uint8_t)ISO15693_REQ_FLAG_HIGH_DATARATE;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	f043 0302 	orr.w	r3, r3, #2
 800acfc:	b2da      	uxtb	r2, r3
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	701a      	strb	r2, [r3, #0]
        /* clear sub-carrier flag - we only support single sub-carrier */
        buffer[0] = (uint8_t)(buffer[0] & ~ISO15693_REQ_FLAG_TWO_SUBCARRIERS);  /* MISRA 10.3 */
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	781b      	ldrb	r3, [r3, #0]
 800ad06:	f023 0301 	bic.w	r3, r3, #1
 800ad0a:	b2da      	uxtb	r2, r3
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	701a      	strb	r2, [r3, #0]
    }

    outputBuf = outbuf;             /* MISRA 17.8: Use intermediate variable */
 800ad10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad12:	61bb      	str	r3, [r7, #24]
    outputBufSize = outBufSize;     /* MISRA 17.8: Use intermediate variable */
 800ad14:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800ad18:	82fb      	strh	r3, [r7, #22]

    /* Send SOF if at 0 offset */
    if ((length != 0U) && (0U == *offset))
 800ad1a:	887b      	ldrh	r3, [r7, #2]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d03b      	beq.n	800ad98 <rfalIso15693VCDCode+0x184>
 800ad20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad22:	881b      	ldrh	r3, [r3, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d137      	bne.n	800ad98 <rfalIso15693VCDCode+0x184>
    {
        *outputBuf = sof; 
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800ad2e:	701a      	strb	r2, [r3, #0]
        (*actOutBufSize)++;
 800ad30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad32:	881b      	ldrh	r3, [r3, #0]
 800ad34:	3301      	adds	r3, #1
 800ad36:	b29a      	uxth	r2, r3
 800ad38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad3a:	801a      	strh	r2, [r3, #0]
        outputBufSize--;
 800ad3c:	8afb      	ldrh	r3, [r7, #22]
 800ad3e:	3b01      	subs	r3, #1
 800ad40:	82fb      	strh	r3, [r7, #22]
        outputBuf++;
 800ad42:	69bb      	ldr	r3, [r7, #24]
 800ad44:	3301      	adds	r3, #1
 800ad46:	61bb      	str	r3, [r7, #24]
    }

    while ((*offset < length) && (err == RFAL_ERR_NONE))
 800ad48:	e026      	b.n	800ad98 <rfalIso15693VCDCode+0x184>
    {
        uint16_t filled_size;
        /* send data */
        err = txFunc(buffer[*offset], outputBuf, outputBufSize, &filled_size);
 800ad4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad4c:	881b      	ldrh	r3, [r3, #0]
 800ad4e:	461a      	mov	r2, r3
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4413      	add	r3, r2
 800ad54:	7818      	ldrb	r0, [r3, #0]
 800ad56:	f107 030e 	add.w	r3, r7, #14
 800ad5a:	8afa      	ldrh	r2, [r7, #22]
 800ad5c:	69fc      	ldr	r4, [r7, #28]
 800ad5e:	69b9      	ldr	r1, [r7, #24]
 800ad60:	47a0      	blx	r4
 800ad62:	4603      	mov	r3, r0
 800ad64:	84fb      	strh	r3, [r7, #38]	@ 0x26
        (*actOutBufSize) += filled_size;
 800ad66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad68:	881a      	ldrh	r2, [r3, #0]
 800ad6a:	89fb      	ldrh	r3, [r7, #14]
 800ad6c:	4413      	add	r3, r2
 800ad6e:	b29a      	uxth	r2, r3
 800ad70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad72:	801a      	strh	r2, [r3, #0]
        outputBuf = &outputBuf[filled_size];	/* MISRA 18.4: Avoid pointer arithmetic */
 800ad74:	89fb      	ldrh	r3, [r7, #14]
 800ad76:	461a      	mov	r2, r3
 800ad78:	69bb      	ldr	r3, [r7, #24]
 800ad7a:	4413      	add	r3, r2
 800ad7c:	61bb      	str	r3, [r7, #24]
        outputBufSize -= filled_size;
 800ad7e:	89fb      	ldrh	r3, [r7, #14]
 800ad80:	8afa      	ldrh	r2, [r7, #22]
 800ad82:	1ad3      	subs	r3, r2, r3
 800ad84:	82fb      	strh	r3, [r7, #22]
        if (err == RFAL_ERR_NONE) {
 800ad86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d105      	bne.n	800ad98 <rfalIso15693VCDCode+0x184>
            (*offset)++;
 800ad8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad8e:	881b      	ldrh	r3, [r3, #0]
 800ad90:	3301      	adds	r3, #1
 800ad92:	b29a      	uxth	r2, r3
 800ad94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad96:	801a      	strh	r2, [r3, #0]
    while ((*offset < length) && (err == RFAL_ERR_NONE))
 800ad98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad9a:	881b      	ldrh	r3, [r3, #0]
 800ad9c:	887a      	ldrh	r2, [r7, #2]
 800ad9e:	429a      	cmp	r2, r3
 800ada0:	d902      	bls.n	800ada8 <rfalIso15693VCDCode+0x194>
 800ada2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d0d0      	beq.n	800ad4a <rfalIso15693VCDCode+0x136>
        }
    }
    if (err != RFAL_ERR_NONE) {
 800ada8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d065      	beq.n	800ae7a <rfalIso15693VCDCode+0x266>
        return RFAL_ERR_AGAIN;
 800adae:	230d      	movs	r3, #13
 800adb0:	e0a4      	b.n	800aefc <rfalIso15693VCDCode+0x2e8>
    }

    while ((err == RFAL_ERR_NONE) && sendCrc && (*offset < (length + 2U)))
    {
        uint16_t filled_size;
        if ((0U==crc) && (length != 0U))
 800adb2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d12e      	bne.n	800ae16 <rfalIso15693VCDCode+0x202>
 800adb8:	887b      	ldrh	r3, [r7, #2]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d02b      	beq.n	800ae16 <rfalIso15693VCDCode+0x202>
        {
            crc = rfalCrcCalculateCcitt( (uint16_t) ((picopassMode) ? 0xE012U : 0xFFFFU),        /* In PicoPass Mode a different Preset Value is used   */
 800adbe:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d002      	beq.n	800adcc <rfalIso15693VCDCode+0x1b8>
 800adc6:	f24e 0012 	movw	r0, #57362	@ 0xe012
 800adca:	e001      	b.n	800add0 <rfalIso15693VCDCode+0x1bc>
 800adcc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800add0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800add4:	2b00      	cmp	r3, #0
 800add6:	d002      	beq.n	800adde <rfalIso15693VCDCode+0x1ca>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	3301      	adds	r3, #1
 800addc:	e000      	b.n	800ade0 <rfalIso15693VCDCode+0x1cc>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ade4:	2a00      	cmp	r2, #0
 800ade6:	d003      	beq.n	800adf0 <rfalIso15693VCDCode+0x1dc>
 800ade8:	887a      	ldrh	r2, [r7, #2]
 800adea:	3a01      	subs	r2, #1
 800adec:	b292      	uxth	r2, r2
 800adee:	e000      	b.n	800adf2 <rfalIso15693VCDCode+0x1de>
 800adf0:	887a      	ldrh	r2, [r7, #2]
 800adf2:	4619      	mov	r1, r3
 800adf4:	f7ff fe8e 	bl	800ab14 <rfalCrcCalculateCcitt>
 800adf8:	4603      	mov	r3, r0
 800adfa:	847b      	strh	r3, [r7, #34]	@ 0x22
                                                    ((picopassMode) ? (buffer + 1U) : buffer),   /* CMD byte is not taken into account in PicoPass mode */
                                                    ((picopassMode) ? (length - 1U) : length));  /* CMD byte is not taken into account in PicoPass mode */
            
            crc = (uint16_t)((picopassMode) ? crc : ~crc);
 800adfc:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ae00:	f083 0301 	eor.w	r3, r3, #1
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d003      	beq.n	800ae12 <rfalIso15693VCDCode+0x1fe>
 800ae0a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ae0c:	43db      	mvns	r3, r3
 800ae0e:	b29b      	uxth	r3, r3
 800ae10:	e000      	b.n	800ae14 <rfalIso15693VCDCode+0x200>
 800ae12:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ae14:	847b      	strh	r3, [r7, #34]	@ 0x22
        }
        /* send crc */
        transbuf[0] = (uint8_t)(crc & 0xffU);
 800ae16:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ae18:	b2db      	uxtb	r3, r3
 800ae1a:	743b      	strb	r3, [r7, #16]
        transbuf[1] = (uint8_t)((crc >> 8) & 0xffU);
 800ae1c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ae1e:	0a1b      	lsrs	r3, r3, #8
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	b2db      	uxtb	r3, r3
 800ae24:	747b      	strb	r3, [r7, #17]
        err = txFunc(transbuf[*offset - length], outputBuf, outputBufSize, &filled_size);
 800ae26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae28:	881b      	ldrh	r3, [r3, #0]
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	887b      	ldrh	r3, [r7, #2]
 800ae2e:	1ad3      	subs	r3, r2, r3
 800ae30:	3328      	adds	r3, #40	@ 0x28
 800ae32:	443b      	add	r3, r7
 800ae34:	f813 0c18 	ldrb.w	r0, [r3, #-24]
 800ae38:	f107 030c 	add.w	r3, r7, #12
 800ae3c:	8afa      	ldrh	r2, [r7, #22]
 800ae3e:	69fc      	ldr	r4, [r7, #28]
 800ae40:	69b9      	ldr	r1, [r7, #24]
 800ae42:	47a0      	blx	r4
 800ae44:	4603      	mov	r3, r0
 800ae46:	84fb      	strh	r3, [r7, #38]	@ 0x26
        (*actOutBufSize) += filled_size;
 800ae48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae4a:	881a      	ldrh	r2, [r3, #0]
 800ae4c:	89bb      	ldrh	r3, [r7, #12]
 800ae4e:	4413      	add	r3, r2
 800ae50:	b29a      	uxth	r2, r3
 800ae52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae54:	801a      	strh	r2, [r3, #0]
        outputBuf = &outputBuf[filled_size];	/* MISRA 18.4: Avoid pointer arithmetic */
 800ae56:	89bb      	ldrh	r3, [r7, #12]
 800ae58:	461a      	mov	r2, r3
 800ae5a:	69bb      	ldr	r3, [r7, #24]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	61bb      	str	r3, [r7, #24]
        outputBufSize -= filled_size;
 800ae60:	89bb      	ldrh	r3, [r7, #12]
 800ae62:	8afa      	ldrh	r2, [r7, #22]
 800ae64:	1ad3      	subs	r3, r2, r3
 800ae66:	82fb      	strh	r3, [r7, #22]
        if (err == RFAL_ERR_NONE) {
 800ae68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d105      	bne.n	800ae7a <rfalIso15693VCDCode+0x266>
            (*offset)++;
 800ae6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae70:	881b      	ldrh	r3, [r3, #0]
 800ae72:	3301      	adds	r3, #1
 800ae74:	b29a      	uxth	r2, r3
 800ae76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae78:	801a      	strh	r2, [r3, #0]
    while ((err == RFAL_ERR_NONE) && sendCrc && (*offset < (length + 2U)))
 800ae7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d109      	bne.n	800ae94 <rfalIso15693VCDCode+0x280>
 800ae80:	787b      	ldrb	r3, [r7, #1]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d006      	beq.n	800ae94 <rfalIso15693VCDCode+0x280>
 800ae86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae88:	881b      	ldrh	r3, [r3, #0]
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	887b      	ldrh	r3, [r7, #2]
 800ae8e:	3302      	adds	r3, #2
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d38e      	bcc.n	800adb2 <rfalIso15693VCDCode+0x19e>
        }
    }
    if (err != RFAL_ERR_NONE) {
 800ae94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d008      	beq.n	800aeac <rfalIso15693VCDCode+0x298>
        return RFAL_ERR_AGAIN;
 800ae9a:	230d      	movs	r3, #13
 800ae9c:	e02e      	b.n	800aefc <rfalIso15693VCDCode+0x2e8>
 800ae9e:	bf00      	nop
 800aea0:	20000648 	.word	0x20000648
 800aea4:	0800b141 	.word	0x0800b141
 800aea8:	0800b1e9 	.word	0x0800b1e9
    }

    if (((!sendCrc) && (*offset == length))
 800aeac:	787b      	ldrb	r3, [r7, #1]
 800aeae:	f083 0301 	eor.w	r3, r3, #1
 800aeb2:	b2db      	uxtb	r3, r3
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d004      	beq.n	800aec2 <rfalIso15693VCDCode+0x2ae>
 800aeb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aeba:	881b      	ldrh	r3, [r3, #0]
 800aebc:	887a      	ldrh	r2, [r7, #2]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d009      	beq.n	800aed6 <rfalIso15693VCDCode+0x2c2>
            || (sendCrc && (*offset == (length + 2U))))
 800aec2:	787b      	ldrb	r3, [r7, #1]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d018      	beq.n	800aefa <rfalIso15693VCDCode+0x2e6>
 800aec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aeca:	881b      	ldrh	r3, [r3, #0]
 800aecc:	461a      	mov	r2, r3
 800aece:	887b      	ldrh	r3, [r7, #2]
 800aed0:	3302      	adds	r3, #2
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d111      	bne.n	800aefa <rfalIso15693VCDCode+0x2e6>
    {
        *outputBuf = eof; 
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800aedc:	701a      	strb	r2, [r3, #0]
        (*actOutBufSize)++;
 800aede:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aee0:	881b      	ldrh	r3, [r3, #0]
 800aee2:	3301      	adds	r3, #1
 800aee4:	b29a      	uxth	r2, r3
 800aee6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aee8:	801a      	strh	r2, [r3, #0]
        outputBufSize--;
 800aeea:	8afb      	ldrh	r3, [r7, #22]
 800aeec:	3b01      	subs	r3, #1
 800aeee:	82fb      	strh	r3, [r7, #22]
        outputBuf++;
 800aef0:	69bb      	ldr	r3, [r7, #24]
 800aef2:	3301      	adds	r3, #1
 800aef4:	61bb      	str	r3, [r7, #24]
    else
    {
        return RFAL_ERR_AGAIN;
    }

    return err;
 800aef6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aef8:	e000      	b.n	800aefc <rfalIso15693VCDCode+0x2e8>
        return RFAL_ERR_AGAIN;
 800aefa:	230d      	movs	r3, #13
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	372c      	adds	r7, #44	@ 0x2c
 800af00:	46bd      	mov	sp, r7
 800af02:	bd90      	pop	{r4, r7, pc}

0800af04 <rfalIso15693VICCDecode>:
                                  uint16_t outBufLen,
                                  uint16_t* outBufPos,
                                  uint16_t* bitsBeforeCol,
                                  uint16_t ignoreBits,
                                  bool picopassMode )
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b088      	sub	sp, #32
 800af08:	af00      	add	r7, sp, #0
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	607a      	str	r2, [r7, #4]
 800af0e:	461a      	mov	r2, r3
 800af10:	460b      	mov	r3, r1
 800af12:	817b      	strh	r3, [r7, #10]
 800af14:	4613      	mov	r3, r2
 800af16:	813b      	strh	r3, [r7, #8]
    ReturnCode err = RFAL_ERR_NONE;
 800af18:	2300      	movs	r3, #0
 800af1a:	83fb      	strh	r3, [r7, #30]
    uint16_t crc;
    uint16_t mp; /* Current bit position in manchester bit inBuf*/
    uint16_t bp; /* Current bit position in outBuf */

    *bitsBeforeCol = 0;
 800af1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af1e:	2200      	movs	r2, #0
 800af20:	801a      	strh	r2, [r3, #0]
    *outBufPos = 0;
 800af22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af24:	2200      	movs	r2, #0
 800af26:	801a      	strh	r2, [r3, #0]

    /* first check for valid SOF. Since it starts with 3 unmodulated pulses it is 0x17. */
    if ((inBuf[0] & 0x1fU) != 0x17U)
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	f003 031f 	and.w	r3, r3, #31
 800af30:	2b17      	cmp	r3, #23
 800af32:	d001      	beq.n	800af38 <rfalIso15693VICCDecode+0x34>
    {
		ISO_15693_DEBUG("0x%x\n", iso15693PhyBitBuffer[0]);
		return RFAL_ERR_FRAMING;
 800af34:	2309      	movs	r3, #9
 800af36:	e0ff      	b.n	800b138 <rfalIso15693VICCDecode+0x234>
    }
    ISO_15693_DEBUG("SOF\n");

    if (outBufLen == 0U)
 800af38:	893b      	ldrh	r3, [r7, #8]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d101      	bne.n	800af42 <rfalIso15693VICCDecode+0x3e>
    {
        return RFAL_ERR_NONE;
 800af3e:	2300      	movs	r3, #0
 800af40:	e0fa      	b.n	800b138 <rfalIso15693VICCDecode+0x234>
    }

    mp = 5; /* 5 bits were SOF, now manchester starts: 2 bits per payload bit */
 800af42:	2305      	movs	r3, #5
 800af44:	83bb      	strh	r3, [r7, #28]
    bp = 0;
 800af46:	2300      	movs	r3, #0
 800af48:	837b      	strh	r3, [r7, #26]

    RFAL_MEMSET(outBuf,0,outBufLen);
 800af4a:	893b      	ldrh	r3, [r7, #8]
 800af4c:	461a      	mov	r2, r3
 800af4e:	2100      	movs	r1, #0
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f006 fb09 	bl	8011568 <memset>

    if (inBufLen == 0U)
 800af56:	897b      	ldrh	r3, [r7, #10]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f040 808e 	bne.w	800b07a <rfalIso15693VICCDecode+0x176>
    {
        return RFAL_ERR_CRC;
 800af5e:	2315      	movs	r3, #21
 800af60:	e0ea      	b.n	800b138 <rfalIso15693VICCDecode+0x234>
    }

    for ( ; mp < ((inBufLen * 8U) - 2U); mp+=2U )
    {
        bool isEOF = false;
 800af62:	2300      	movs	r3, #0
 800af64:	767b      	strb	r3, [r7, #25]
        
        uint8_t man;
        man  = (inBuf[mp/8U] >> (mp%8U)) & 0x1U;
 800af66:	8bbb      	ldrh	r3, [r7, #28]
 800af68:	08db      	lsrs	r3, r3, #3
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	461a      	mov	r2, r3
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	4413      	add	r3, r2
 800af72:	781b      	ldrb	r3, [r3, #0]
 800af74:	461a      	mov	r2, r3
 800af76:	8bbb      	ldrh	r3, [r7, #28]
 800af78:	f003 0307 	and.w	r3, r3, #7
 800af7c:	fa42 f303 	asr.w	r3, r2, r3
 800af80:	b2db      	uxtb	r3, r3
 800af82:	f003 0301 	and.w	r3, r3, #1
 800af86:	763b      	strb	r3, [r7, #24]
        man |= ((inBuf[(mp+1U)/8U] >> ((mp+1U)%8U)) & 0x1U) << 1;
 800af88:	8bbb      	ldrh	r3, [r7, #28]
 800af8a:	3301      	adds	r3, #1
 800af8c:	08db      	lsrs	r3, r3, #3
 800af8e:	68fa      	ldr	r2, [r7, #12]
 800af90:	4413      	add	r3, r2
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	461a      	mov	r2, r3
 800af96:	8bbb      	ldrh	r3, [r7, #28]
 800af98:	3301      	adds	r3, #1
 800af9a:	f003 0307 	and.w	r3, r3, #7
 800af9e:	fa42 f303 	asr.w	r3, r2, r3
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	005b      	lsls	r3, r3, #1
 800afa6:	b2db      	uxtb	r3, r3
 800afa8:	f003 0302 	and.w	r3, r3, #2
 800afac:	b2da      	uxtb	r2, r3
 800afae:	7e3b      	ldrb	r3, [r7, #24]
 800afb0:	4313      	orrs	r3, r2
 800afb2:	763b      	strb	r3, [r7, #24]
        if (1U == man)
 800afb4:	7e3b      	ldrb	r3, [r7, #24]
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d102      	bne.n	800afc0 <rfalIso15693VICCDecode+0xbc>
        {
            bp++;
 800afba:	8b7b      	ldrh	r3, [r7, #26]
 800afbc:	3301      	adds	r3, #1
 800afbe:	837b      	strh	r3, [r7, #26]
        }
        if (2U == man)
 800afc0:	7e3b      	ldrb	r3, [r7, #24]
 800afc2:	2b02      	cmp	r3, #2
 800afc4:	d119      	bne.n	800affa <rfalIso15693VICCDecode+0xf6>
        {
            outBuf[bp/8U] = (uint8_t)(outBuf[bp/8U] | (1U <<(bp%8U)));  /* MISRA 10.3 */
 800afc6:	8b7b      	ldrh	r3, [r7, #26]
 800afc8:	08db      	lsrs	r3, r3, #3
 800afca:	b29b      	uxth	r3, r3
 800afcc:	461a      	mov	r2, r3
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	4413      	add	r3, r2
 800afd2:	7819      	ldrb	r1, [r3, #0]
 800afd4:	8b7b      	ldrh	r3, [r7, #26]
 800afd6:	f003 0307 	and.w	r3, r3, #7
 800afda:	2201      	movs	r2, #1
 800afdc:	fa02 f303 	lsl.w	r3, r2, r3
 800afe0:	b2da      	uxtb	r2, r3
 800afe2:	8b7b      	ldrh	r3, [r7, #26]
 800afe4:	08db      	lsrs	r3, r3, #3
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	4618      	mov	r0, r3
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	4403      	add	r3, r0
 800afee:	430a      	orrs	r2, r1
 800aff0:	b2d2      	uxtb	r2, r2
 800aff2:	701a      	strb	r2, [r3, #0]
            bp++;
 800aff4:	8b7b      	ldrh	r3, [r7, #26]
 800aff6:	3301      	adds	r3, #1
 800aff8:	837b      	strh	r3, [r7, #26]
        }
        if ((bp%8U) == 0U)
 800affa:	8b7b      	ldrh	r3, [r7, #26]
 800affc:	f003 0307 	and.w	r3, r3, #7
 800b000:	b29b      	uxth	r3, r3
 800b002:	2b00      	cmp	r3, #0
 800b004:	d115      	bne.n	800b032 <rfalIso15693VICCDecode+0x12e>
        { /* Check for EOF */
            ISO_15693_DEBUG("ceof %hhx %hhx\n", inBuf[mp/8U], inBuf[mp/8+1]);
            if ( ((inBuf[mp/8U]   & 0xe0U) == 0xa0U)
 800b006:	8bbb      	ldrh	r3, [r7, #28]
 800b008:	08db      	lsrs	r3, r3, #3
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	461a      	mov	r2, r3
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	4413      	add	r3, r2
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800b018:	2ba0      	cmp	r3, #160	@ 0xa0
 800b01a:	d10a      	bne.n	800b032 <rfalIso15693VICCDecode+0x12e>
               &&(inBuf[(mp/8U)+1U] == 0x03U))
 800b01c:	8bbb      	ldrh	r3, [r7, #28]
 800b01e:	08db      	lsrs	r3, r3, #3
 800b020:	b29b      	uxth	r3, r3
 800b022:	3301      	adds	r3, #1
 800b024:	68fa      	ldr	r2, [r7, #12]
 800b026:	4413      	add	r3, r2
 800b028:	781b      	ldrb	r3, [r3, #0]
 800b02a:	2b03      	cmp	r3, #3
 800b02c:	d101      	bne.n	800b032 <rfalIso15693VICCDecode+0x12e>
            { /* Now we know that it was 10111000 = EOF */
                ISO_15693_DEBUG("EOF\n");
                isEOF = true;
 800b02e:	2301      	movs	r3, #1
 800b030:	767b      	strb	r3, [r7, #25]
            }
        }
        if ( ((0U == man) || (3U == man)) && (!isEOF) )
 800b032:	7e3b      	ldrb	r3, [r7, #24]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d002      	beq.n	800b03e <rfalIso15693VICCDecode+0x13a>
 800b038:	7e3b      	ldrb	r3, [r7, #24]
 800b03a:	2b03      	cmp	r3, #3
 800b03c:	d10f      	bne.n	800b05e <rfalIso15693VICCDecode+0x15a>
 800b03e:	7e7b      	ldrb	r3, [r7, #25]
 800b040:	f083 0301 	eor.w	r3, r3, #1
 800b044:	b2db      	uxtb	r3, r3
 800b046:	2b00      	cmp	r3, #0
 800b048:	d009      	beq.n	800b05e <rfalIso15693VICCDecode+0x15a>
        {  
            if (bp >= ignoreBits)
 800b04a:	8b7a      	ldrh	r2, [r7, #26]
 800b04c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800b04e:	429a      	cmp	r2, r3
 800b050:	d302      	bcc.n	800b058 <rfalIso15693VICCDecode+0x154>
            {
                err = RFAL_ERR_RF_COLLISION;
 800b052:	231d      	movs	r3, #29
 800b054:	83fb      	strh	r3, [r7, #30]
 800b056:	e002      	b.n	800b05e <rfalIso15693VICCDecode+0x15a>
            }
            else
            {
                /* ignored collision: leave as 0 */
                bp++;
 800b058:	8b7b      	ldrh	r3, [r7, #26]
 800b05a:	3301      	adds	r3, #1
 800b05c:	837b      	strh	r3, [r7, #26]
            }
        }
        if ( (bp >= (outBufLen * 8U)) || (err == RFAL_ERR_RF_COLLISION) || isEOF )        
 800b05e:	8b7a      	ldrh	r2, [r7, #26]
 800b060:	893b      	ldrh	r3, [r7, #8]
 800b062:	00db      	lsls	r3, r3, #3
 800b064:	429a      	cmp	r2, r3
 800b066:	d20f      	bcs.n	800b088 <rfalIso15693VICCDecode+0x184>
 800b068:	8bfb      	ldrh	r3, [r7, #30]
 800b06a:	2b1d      	cmp	r3, #29
 800b06c:	d00c      	beq.n	800b088 <rfalIso15693VICCDecode+0x184>
 800b06e:	7e7b      	ldrb	r3, [r7, #25]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d109      	bne.n	800b088 <rfalIso15693VICCDecode+0x184>
    for ( ; mp < ((inBufLen * 8U) - 2U); mp+=2U )
 800b074:	8bbb      	ldrh	r3, [r7, #28]
 800b076:	3302      	adds	r3, #2
 800b078:	83bb      	strh	r3, [r7, #28]
 800b07a:	8bba      	ldrh	r2, [r7, #28]
 800b07c:	897b      	ldrh	r3, [r7, #10]
 800b07e:	00db      	lsls	r3, r3, #3
 800b080:	3b02      	subs	r3, #2
 800b082:	429a      	cmp	r2, r3
 800b084:	f4ff af6d 	bcc.w	800af62 <rfalIso15693VICCDecode+0x5e>
        { /* Don't write beyond the end */
            break;
        }
    }

    *outBufPos = (bp / 8U);
 800b088:	8b7b      	ldrh	r3, [r7, #26]
 800b08a:	08db      	lsrs	r3, r3, #3
 800b08c:	b29a      	uxth	r2, r3
 800b08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b090:	801a      	strh	r2, [r3, #0]
    *bitsBeforeCol = bp;
 800b092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b094:	8b7a      	ldrh	r2, [r7, #26]
 800b096:	801a      	strh	r2, [r3, #0]

    if (err != RFAL_ERR_NONE) 
 800b098:	8bfb      	ldrh	r3, [r7, #30]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d001      	beq.n	800b0a2 <rfalIso15693VICCDecode+0x19e>
    {
        return err;
 800b09e:	8bfb      	ldrh	r3, [r7, #30]
 800b0a0:	e04a      	b.n	800b138 <rfalIso15693VICCDecode+0x234>
    }

    if ((bp%8U) != 0U)
 800b0a2:	8b7b      	ldrh	r3, [r7, #26]
 800b0a4:	f003 0307 	and.w	r3, r3, #7
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d001      	beq.n	800b0b2 <rfalIso15693VICCDecode+0x1ae>
    {
        return RFAL_ERR_CRC;
 800b0ae:	2315      	movs	r3, #21
 800b0b0:	e042      	b.n	800b138 <rfalIso15693VICCDecode+0x234>
    }

    if (*outBufPos > 2U)
 800b0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0b4:	881b      	ldrh	r3, [r3, #0]
 800b0b6:	2b02      	cmp	r3, #2
 800b0b8:	d93b      	bls.n	800b132 <rfalIso15693VICCDecode+0x22e>
    {
        /* finally, check crc */
        ISO_15693_DEBUG("Calculate CRC, val: 0x%x, outBufLen: ", *outBuf);
        ISO_15693_DEBUG("0x%x ", *outBufPos - 2);
        
        crc = rfalCrcCalculateCcitt(((picopassMode) ? 0xE012U : 0xFFFFU), outBuf, *outBufPos - 2U);
 800b0ba:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d002      	beq.n	800b0c8 <rfalIso15693VICCDecode+0x1c4>
 800b0c2:	f24e 0012 	movw	r0, #57362	@ 0xe012
 800b0c6:	e001      	b.n	800b0cc <rfalIso15693VICCDecode+0x1c8>
 800b0c8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800b0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ce:	881b      	ldrh	r3, [r3, #0]
 800b0d0:	3b02      	subs	r3, #2
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	461a      	mov	r2, r3
 800b0d6:	6879      	ldr	r1, [r7, #4]
 800b0d8:	f7ff fd1c 	bl	800ab14 <rfalCrcCalculateCcitt>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	82fb      	strh	r3, [r7, #22]
        crc = (uint16_t)((picopassMode) ? crc : ~crc);
 800b0e0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800b0e4:	f083 0301 	eor.w	r3, r3, #1
 800b0e8:	b2db      	uxtb	r3, r3
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d003      	beq.n	800b0f6 <rfalIso15693VICCDecode+0x1f2>
 800b0ee:	8afb      	ldrh	r3, [r7, #22]
 800b0f0:	43db      	mvns	r3, r3
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	e000      	b.n	800b0f8 <rfalIso15693VICCDecode+0x1f4>
 800b0f6:	8afb      	ldrh	r3, [r7, #22]
 800b0f8:	82fb      	strh	r3, [r7, #22]
        
        if (((crc & 0xffU) == outBuf[*outBufPos-2U]) &&
 800b0fa:	8afb      	ldrh	r3, [r7, #22]
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b100:	8812      	ldrh	r2, [r2, #0]
 800b102:	3a02      	subs	r2, #2
 800b104:	6879      	ldr	r1, [r7, #4]
 800b106:	440a      	add	r2, r1
 800b108:	7812      	ldrb	r2, [r2, #0]
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d10e      	bne.n	800b12c <rfalIso15693VICCDecode+0x228>
                (((crc >> 8U) & 0xffU) == outBuf[*outBufPos-1U]))
 800b10e:	8afb      	ldrh	r3, [r7, #22]
 800b110:	0a1b      	lsrs	r3, r3, #8
 800b112:	b29b      	uxth	r3, r3
 800b114:	b2db      	uxtb	r3, r3
 800b116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b118:	8812      	ldrh	r2, [r2, #0]
 800b11a:	3a01      	subs	r2, #1
 800b11c:	6879      	ldr	r1, [r7, #4]
 800b11e:	440a      	add	r2, r1
 800b120:	7812      	ldrb	r2, [r2, #0]
        if (((crc & 0xffU) == outBuf[*outBufPos-2U]) &&
 800b122:	4293      	cmp	r3, r2
 800b124:	d102      	bne.n	800b12c <rfalIso15693VICCDecode+0x228>
        {
            err = RFAL_ERR_NONE;
 800b126:	2300      	movs	r3, #0
 800b128:	83fb      	strh	r3, [r7, #30]
 800b12a:	e004      	b.n	800b136 <rfalIso15693VICCDecode+0x232>
        }
        else
        {
            ISO_15693_DEBUG("error! Expected: 0x%x, got ", crc);
            ISO_15693_DEBUG("0x%hhx 0x%hhx\n", outBuf[*outBufPos-2], outBuf[*outBufPos-1]);
            err = RFAL_ERR_CRC;
 800b12c:	2315      	movs	r3, #21
 800b12e:	83fb      	strh	r3, [r7, #30]
 800b130:	e001      	b.n	800b136 <rfalIso15693VICCDecode+0x232>
        }
    }
    else
    {
        err = RFAL_ERR_CRC;
 800b132:	2315      	movs	r3, #21
 800b134:	83fb      	strh	r3, [r7, #30]
    }

    return err;
 800b136:	8bfb      	ldrh	r3, [r7, #30]
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3720      	adds	r7, #32
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <rfalIso15693PhyVCDCode1Of4>:
 *  \return RFAL_ERR_NONE : No error.
 *
 *****************************************************************************
 */
static ReturnCode rfalIso15693PhyVCDCode1Of4(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen)
{
 800b140:	b480      	push	{r7}
 800b142:	b089      	sub	sp, #36	@ 0x24
 800b144:	af00      	add	r7, sp, #0
 800b146:	60b9      	str	r1, [r7, #8]
 800b148:	607b      	str	r3, [r7, #4]
 800b14a:	4603      	mov	r3, r0
 800b14c:	73fb      	strb	r3, [r7, #15]
 800b14e:	4613      	mov	r3, r2
 800b150:	81bb      	strh	r3, [r7, #12]
    uint8_t tmp;
    ReturnCode err = RFAL_ERR_NONE;
 800b152:	2300      	movs	r3, #0
 800b154:	82fb      	strh	r3, [r7, #22]
    uint16_t a;
    uint8_t* outbuf = outbuffer;
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	61bb      	str	r3, [r7, #24]

    *outBufLen = 0;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2200      	movs	r2, #0
 800b15e:	801a      	strh	r2, [r3, #0]

    if (maxOutBufLen < 4U) {
 800b160:	89bb      	ldrh	r3, [r7, #12]
 800b162:	2b03      	cmp	r3, #3
 800b164:	d801      	bhi.n	800b16a <rfalIso15693PhyVCDCode1Of4+0x2a>
        return RFAL_ERR_NOMEM;
 800b166:	2301      	movs	r3, #1
 800b168:	e038      	b.n	800b1dc <rfalIso15693PhyVCDCode1Of4+0x9c>
    }

    tmp = data;
 800b16a:	7bfb      	ldrb	r3, [r7, #15]
 800b16c:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 4U; a++)
 800b16e:	2300      	movs	r3, #0
 800b170:	83bb      	strh	r3, [r7, #28]
 800b172:	e02f      	b.n	800b1d4 <rfalIso15693PhyVCDCode1Of4+0x94>
    {
        switch (tmp & 0x3U)
 800b174:	7ffb      	ldrb	r3, [r7, #31]
 800b176:	f003 0303 	and.w	r3, r3, #3
 800b17a:	2b03      	cmp	r3, #3
 800b17c:	d81a      	bhi.n	800b1b4 <rfalIso15693PhyVCDCode1Of4+0x74>
 800b17e:	a201      	add	r2, pc, #4	@ (adr r2, 800b184 <rfalIso15693PhyVCDCode1Of4+0x44>)
 800b180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b184:	0800b195 	.word	0x0800b195
 800b188:	0800b19d 	.word	0x0800b19d
 800b18c:	0800b1a5 	.word	0x0800b1a5
 800b190:	0800b1ad 	.word	0x0800b1ad
        {
            case 0:
                *outbuf = ISO15693_DAT_00_1_4;
 800b194:	69bb      	ldr	r3, [r7, #24]
 800b196:	2202      	movs	r2, #2
 800b198:	701a      	strb	r2, [r3, #0]
                break;
 800b19a:	e00c      	b.n	800b1b6 <rfalIso15693PhyVCDCode1Of4+0x76>
            case 1:
                *outbuf = ISO15693_DAT_01_1_4;
 800b19c:	69bb      	ldr	r3, [r7, #24]
 800b19e:	2208      	movs	r2, #8
 800b1a0:	701a      	strb	r2, [r3, #0]
                break;
 800b1a2:	e008      	b.n	800b1b6 <rfalIso15693PhyVCDCode1Of4+0x76>
            case 2:
                *outbuf = ISO15693_DAT_10_1_4;
 800b1a4:	69bb      	ldr	r3, [r7, #24]
 800b1a6:	2220      	movs	r2, #32
 800b1a8:	701a      	strb	r2, [r3, #0]
                break;
 800b1aa:	e004      	b.n	800b1b6 <rfalIso15693PhyVCDCode1Of4+0x76>
            case 3:
                *outbuf = ISO15693_DAT_11_1_4;
 800b1ac:	69bb      	ldr	r3, [r7, #24]
 800b1ae:	2280      	movs	r2, #128	@ 0x80
 800b1b0:	701a      	strb	r2, [r3, #0]
                break;
 800b1b2:	e000      	b.n	800b1b6 <rfalIso15693PhyVCDCode1Of4+0x76>
            default:
                /* MISRA 16.4: mandatory default statement */
                break;
 800b1b4:	bf00      	nop
        }
        outbuf++;
 800b1b6:	69bb      	ldr	r3, [r7, #24]
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	61bb      	str	r3, [r7, #24]
        (*outBufLen)++;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	881b      	ldrh	r3, [r3, #0]
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	b29a      	uxth	r2, r3
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	801a      	strh	r2, [r3, #0]
        tmp >>= 2;
 800b1c8:	7ffb      	ldrb	r3, [r7, #31]
 800b1ca:	089b      	lsrs	r3, r3, #2
 800b1cc:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 4U; a++)
 800b1ce:	8bbb      	ldrh	r3, [r7, #28]
 800b1d0:	3301      	adds	r3, #1
 800b1d2:	83bb      	strh	r3, [r7, #28]
 800b1d4:	8bbb      	ldrh	r3, [r7, #28]
 800b1d6:	2b03      	cmp	r3, #3
 800b1d8:	d9cc      	bls.n	800b174 <rfalIso15693PhyVCDCode1Of4+0x34>
    }
    return err;
 800b1da:	8afb      	ldrh	r3, [r7, #22]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3724      	adds	r7, #36	@ 0x24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e6:	4770      	bx	lr

0800b1e8 <rfalIso15693PhyVCDCode1Of256>:
 *  \return RFAL_ERR_NONE : No error.
 *
 *****************************************************************************
 */
static ReturnCode rfalIso15693PhyVCDCode1Of256(const uint8_t data, uint8_t* outbuffer, uint16_t maxOutBufLen, uint16_t* outBufLen)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	b089      	sub	sp, #36	@ 0x24
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	60b9      	str	r1, [r7, #8]
 800b1f0:	607b      	str	r3, [r7, #4]
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	73fb      	strb	r3, [r7, #15]
 800b1f6:	4613      	mov	r3, r2
 800b1f8:	81bb      	strh	r3, [r7, #12]
    uint8_t tmp;
    ReturnCode err = RFAL_ERR_NONE;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	82fb      	strh	r3, [r7, #22]
    uint16_t a;
    uint8_t* outbuf = outbuffer;
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	61bb      	str	r3, [r7, #24]

    *outBufLen = 0;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2200      	movs	r2, #0
 800b206:	801a      	strh	r2, [r3, #0]

    if (maxOutBufLen < 64U) {
 800b208:	89bb      	ldrh	r3, [r7, #12]
 800b20a:	2b3f      	cmp	r3, #63	@ 0x3f
 800b20c:	d801      	bhi.n	800b212 <rfalIso15693PhyVCDCode1Of256+0x2a>
        return RFAL_ERR_NOMEM;
 800b20e:	2301      	movs	r3, #1
 800b210:	e039      	b.n	800b286 <rfalIso15693PhyVCDCode1Of256+0x9e>
    }

    tmp = data;
 800b212:	7bfb      	ldrb	r3, [r7, #15]
 800b214:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 64U; a++)
 800b216:	2300      	movs	r3, #0
 800b218:	83bb      	strh	r3, [r7, #28]
 800b21a:	e030      	b.n	800b27e <rfalIso15693PhyVCDCode1Of256+0x96>
    {
        switch (tmp)
 800b21c:	7ffb      	ldrb	r3, [r7, #31]
 800b21e:	2b03      	cmp	r3, #3
 800b220:	d81a      	bhi.n	800b258 <rfalIso15693PhyVCDCode1Of256+0x70>
 800b222:	a201      	add	r2, pc, #4	@ (adr r2, 800b228 <rfalIso15693PhyVCDCode1Of256+0x40>)
 800b224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b228:	0800b239 	.word	0x0800b239
 800b22c:	0800b241 	.word	0x0800b241
 800b230:	0800b249 	.word	0x0800b249
 800b234:	0800b251 	.word	0x0800b251
        {
            case 0:
                *outbuf = ISO15693_DAT_SLOT0_1_256;
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	2202      	movs	r2, #2
 800b23c:	701a      	strb	r2, [r3, #0]
                break;
 800b23e:	e00f      	b.n	800b260 <rfalIso15693PhyVCDCode1Of256+0x78>
            case 1:
                *outbuf = ISO15693_DAT_SLOT1_1_256;
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	2208      	movs	r2, #8
 800b244:	701a      	strb	r2, [r3, #0]
                break;
 800b246:	e00b      	b.n	800b260 <rfalIso15693PhyVCDCode1Of256+0x78>
            case 2:
                *outbuf = ISO15693_DAT_SLOT2_1_256;
 800b248:	69bb      	ldr	r3, [r7, #24]
 800b24a:	2220      	movs	r2, #32
 800b24c:	701a      	strb	r2, [r3, #0]
                break;
 800b24e:	e007      	b.n	800b260 <rfalIso15693PhyVCDCode1Of256+0x78>
            case 3:
                *outbuf = ISO15693_DAT_SLOT3_1_256;
 800b250:	69bb      	ldr	r3, [r7, #24]
 800b252:	2280      	movs	r2, #128	@ 0x80
 800b254:	701a      	strb	r2, [r3, #0]
                break;
 800b256:	e003      	b.n	800b260 <rfalIso15693PhyVCDCode1Of256+0x78>
            default:
                *outbuf = 0;
 800b258:	69bb      	ldr	r3, [r7, #24]
 800b25a:	2200      	movs	r2, #0
 800b25c:	701a      	strb	r2, [r3, #0]
                break;               
 800b25e:	bf00      	nop
        }
        outbuf++;
 800b260:	69bb      	ldr	r3, [r7, #24]
 800b262:	3301      	adds	r3, #1
 800b264:	61bb      	str	r3, [r7, #24]
        (*outBufLen)++;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	881b      	ldrh	r3, [r3, #0]
 800b26a:	3301      	adds	r3, #1
 800b26c:	b29a      	uxth	r2, r3
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	801a      	strh	r2, [r3, #0]
        tmp -= 4U;     /*  PRQA S 2911 # CERT INT30 - Intentional underflow, part of the coding */
 800b272:	7ffb      	ldrb	r3, [r7, #31]
 800b274:	3b04      	subs	r3, #4
 800b276:	77fb      	strb	r3, [r7, #31]
    for (a = 0; a < 64U; a++)
 800b278:	8bbb      	ldrh	r3, [r7, #28]
 800b27a:	3301      	adds	r3, #1
 800b27c:	83bb      	strh	r3, [r7, #28]
 800b27e:	8bbb      	ldrh	r3, [r7, #28]
 800b280:	2b3f      	cmp	r3, #63	@ 0x3f
 800b282:	d9cb      	bls.n	800b21c <rfalIso15693PhyVCDCode1Of256+0x34>
    }

    return err;
 800b284:	8afb      	ldrh	r3, [r7, #22]
}
 800b286:	4618      	mov	r0, r3
 800b288:	3724      	adds	r7, #36	@ 0x24
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop

0800b294 <rfalNfcInitialize>:
#endif /* RFAL_FEATURE_LISTEN_MODE*/


/*******************************************************************************/
ReturnCode rfalNfcInitialize( void )
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    gNfcDev.state = RFAL_NFC_STATE_NOTINIT;
 800b29a:	4b0e      	ldr	r3, [pc, #56]	@ (800b2d4 <rfalNfcInitialize+0x40>)
 800b29c:	2200      	movs	r2, #0
 800b29e:	701a      	strb	r2, [r3, #0]
    
    rfalAnalogConfigInitialize();              /* Initialize RFAL's Analog Configs */
 800b2a0:	f7ff fb10 	bl	800a8c4 <rfalAnalogConfigInitialize>
    RFAL_EXIT_ON_ERR( err, rfalInitialize() ); /* Initialize RFAL */
 800b2a4:	f7f5 ffe8 	bl	8001278 <rfalInitialize>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	80fb      	strh	r3, [r7, #6]
 800b2ac:	88fb      	ldrh	r3, [r7, #6]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <rfalNfcInitialize+0x22>
 800b2b2:	88fb      	ldrh	r3, [r7, #6]
 800b2b4:	e009      	b.n	800b2ca <rfalNfcInitialize+0x36>
    
    RFAL_MEMSET( &gNfcDev, 0x00, sizeof(gNfcDev) );
 800b2b6:	f640 024c 	movw	r2, #2124	@ 0x84c
 800b2ba:	2100      	movs	r1, #0
 800b2bc:	4805      	ldr	r0, [pc, #20]	@ (800b2d4 <rfalNfcInitialize+0x40>)
 800b2be:	f006 f953 	bl	8011568 <memset>
    
    gNfcDev.state = RFAL_NFC_STATE_IDLE;       /* Go to initialized */
 800b2c2:	4b04      	ldr	r3, [pc, #16]	@ (800b2d4 <rfalNfcInitialize+0x40>)
 800b2c4:	2201      	movs	r2, #1
 800b2c6:	701a      	strb	r2, [r3, #0]
    return RFAL_ERR_NONE;
 800b2c8:	2300      	movs	r3, #0
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3708      	adds	r7, #8
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}
 800b2d2:	bf00      	nop
 800b2d4:	20000650 	.word	0x20000650

0800b2d8 <rfalNfcDiscover>:

/*******************************************************************************/
ReturnCode rfalNfcDiscover( const rfalNfcDiscoverParam *disParams )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
    /* Check if initialization has been performed */
    if( gNfcDev.state != RFAL_NFC_STATE_IDLE )
 800b2e0:	4b67      	ldr	r3, [pc, #412]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	2b01      	cmp	r3, #1
 800b2e6:	d001      	beq.n	800b2ec <rfalNfcDiscover+0x14>
    {
        return RFAL_ERR_WRONG_STATE;
 800b2e8:	2321      	movs	r3, #33	@ 0x21
 800b2ea:	e0c5      	b.n	800b478 <rfalNfcDiscover+0x1a0>
    }
    
    /* Check valid parameters */
    if( (disParams == NULL) || (disParams->devLimit > RFAL_NFC_MAX_DEVICES) || (disParams->devLimit == 0U)                                                 || 
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d02d      	beq.n	800b34e <rfalNfcDiscover+0x76>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	7a1b      	ldrb	r3, [r3, #8]
 800b2f6:	2b05      	cmp	r3, #5
 800b2f8:	d829      	bhi.n	800b34e <rfalNfcDiscover+0x76>
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	7a1b      	ldrb	r3, [r3, #8]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d025      	beq.n	800b34e <rfalNfcDiscover+0x76>
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	7a5b      	ldrb	r3, [r3, #9]
    if( (disParams == NULL) || (disParams->devLimit > RFAL_NFC_MAX_DEVICES) || (disParams->devLimit == 0U)                                                 || 
 800b306:	2b04      	cmp	r3, #4
 800b308:	d903      	bls.n	800b312 <rfalNfcDiscover+0x3a>
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	7a5b      	ldrb	r3, [r3, #9]
 800b30e:	2bff      	cmp	r3, #255	@ 0xff
 800b310:	d11d      	bne.n	800b34e <rfalNfcDiscover+0x76>
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	885b      	ldrh	r3, [r3, #2]
 800b316:	f003 0304 	and.w	r3, r3, #4
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d007      	beq.n	800b32e <rfalNfcDiscover+0x56>
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	7a9b      	ldrb	r3, [r3, #10]
 800b322:	2b01      	cmp	r3, #1
 800b324:	d003      	beq.n	800b32e <rfalNfcDiscover+0x56>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	7a9b      	ldrb	r3, [r3, #10]
 800b32a:	2b02      	cmp	r3, #2
 800b32c:	d10f      	bne.n	800b34e <rfalNfcDiscover+0x76>
        ( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && (disParams->ap2pBR > RFAL_BR_424)) || (disParams->GBLen > RFAL_NFCDEP_GB_MAX_LEN) )  )
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	885b      	ldrh	r3, [r3, #2]
 800b332:	f003 0310 	and.w	r3, r3, #16
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 800b336:	2b00      	cmp	r3, #0
 800b338:	d004      	beq.n	800b344 <rfalNfcDiscover+0x6c>
        ( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && (disParams->ap2pBR > RFAL_BR_424)) || (disParams->GBLen > RFAL_NFCDEP_GB_MAX_LEN) )  )
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800b340:	2b02      	cmp	r3, #2
 800b342:	d804      	bhi.n	800b34e <rfalNfcDiscover+0x76>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b34a:	2b30      	cmp	r3, #48	@ 0x30
 800b34c:	d901      	bls.n	800b352 <rfalNfcDiscover+0x7a>
    {
        return RFAL_ERR_PARAM;
 800b34e:	2307      	movs	r3, #7
 800b350:	e092      	b.n	800b478 <rfalNfcDiscover+0x1a0>
    }
    
    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_FEATURE_NFCA)))    ||
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	885b      	ldrh	r3, [r3, #2]
 800b356:	f003 0301 	and.w	r3, r3, #1
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d123      	bne.n	800b3a6 <rfalNfcDiscover+0xce>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_B) != 0U)      && (!((bool)RFAL_FEATURE_NFCB)))    ||
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	885b      	ldrh	r3, [r3, #2]
 800b362:	f003 0302 	and.w	r3, r3, #2
    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_FEATURE_NFCA)))    ||
 800b366:	2b00      	cmp	r3, #0
 800b368:	d11d      	bne.n	800b3a6 <rfalNfcDiscover+0xce>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)      && (!((bool)RFAL_FEATURE_NFCF)))    ||
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	885b      	ldrh	r3, [r3, #2]
 800b36e:	f003 0304 	and.w	r3, r3, #4
 800b372:	2b00      	cmp	r3, #0
 800b374:	d117      	bne.n	800b3a6 <rfalNfcDiscover+0xce>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_V) != 0U)      && (!((bool)RFAL_FEATURE_NFCV)))    ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && (!((bool)RFAL_FEATURE_ST25TB)))  ||
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	885b      	ldrh	r3, [r3, #2]
 800b37a:	f003 0320 	and.w	r3, r3, #32
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d111      	bne.n	800b3a6 <rfalNfcDiscover+0xce>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U)   && (!((bool)RFAL_FEATURE_NFC_DEP))) ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U)    && (!((bool)RFAL_FEATURE_NFCA)))    ||
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	885b      	ldrh	r3, [r3, #2]
 800b386:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U)   && (!((bool)RFAL_FEATURE_NFC_DEP))) ||
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d10b      	bne.n	800b3a6 <rfalNfcDiscover+0xce>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U)    && (!((bool)RFAL_FEATURE_NFCB)))    ||
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	885b      	ldrh	r3, [r3, #2]
 800b392:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U)    && (!((bool)RFAL_FEATURE_NFCA)))    ||
 800b396:	2b00      	cmp	r3, #0
 800b398:	d105      	bne.n	800b3a6 <rfalNfcDiscover+0xce>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U)    && (!((bool)RFAL_FEATURE_NFCF)))    ||
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	885b      	ldrh	r3, [r3, #2]
 800b39e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d001      	beq.n	800b3aa <rfalNfcDiscover+0xd2>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) && (!((bool)RFAL_FEATURE_NFC_DEP)))    )
    {
        return RFAL_ERR_DISABLED;   /*  PRQA S  2880 # MISRA 2.1 - Unreachable code due to configuration option being set/unset  */ 
 800b3a6:	2323      	movs	r3, #35	@ 0x23
 800b3a8:	e066      	b.n	800b478 <rfalNfcDiscover+0x1a0>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCF)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_V) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCV)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCB)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U)   && (!((bool)RFAL_SUPPORT_MODE_POLL_ACTIVE_P2P)))   ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCA)))       ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCB)))       ||
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	885b      	ldrh	r3, [r3, #2]
 800b3ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCA)))         ||
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d001      	beq.n	800b3ba <rfalNfcDiscover+0xe2>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCF)))       ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) && (!((bool)RFAL_SUPPORT_MODE_LISTEN_ACTIVE_P2P)))    )
    {
        return RFAL_ERR_NOTSUPP;   /*  PRQA S  2880 # MISRA 2.1 - Unreachable code due to configuration option being set/unset  */ 
 800b3b6:	2318      	movs	r3, #24
 800b3b8:	e05e      	b.n	800b478 <rfalNfcDiscover+0x1a0>
    }
    
    /* Initialize context for discovery */
    gNfcDev.activeDev       = NULL;
 800b3ba:	4b31      	ldr	r3, [pc, #196]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	60da      	str	r2, [r3, #12]
    gNfcDev.techsFound      = RFAL_NFC_TECH_NONE;
 800b3c0:	4b2f      	ldr	r3, [pc, #188]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	805a      	strh	r2, [r3, #2]
    gNfcDev.techDctCnt      = 0;
 800b3c6:	4b2e      	ldr	r3, [pc, #184]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	80da      	strh	r2, [r3, #6]
    gNfcDev.devCnt          = 0;
 800b3cc:	4b2c      	ldr	r3, [pc, #176]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
    gNfcDev.deactType       = RFAL_NFC_DEACTIVATE_DISCOVERY;
 800b3d4:	4b2a      	ldr	r3, [pc, #168]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3d6:	2202      	movs	r2, #2
 800b3d8:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
    gNfcDev.isTechInit      = false;
 800b3dc:	4b28      	ldr	r3, [pc, #160]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    gNfcDev.isFieldOn       = false;
 800b3e4:	4b26      	ldr	r3, [pc, #152]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
    gNfcDev.isDeactivating  = false;
 800b3ec:	4b24      	ldr	r3, [pc, #144]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    gNfcDev.disc            = *disParams;
 800b3f4:	4b22      	ldr	r3, [pc, #136]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b3f6:	687a      	ldr	r2, [r7, #4]
 800b3f8:	3310      	adds	r3, #16
 800b3fa:	4611      	mov	r1, r2
 800b3fc:	22b0      	movs	r2, #176	@ 0xb0
 800b3fe:	4618      	mov	r0, r3
 800b400:	f006 f8f6 	bl	80115f0 <memcpy>
    
    
    /* Calculate Listen Mask */
    gNfcDev.lmMask  = 0U;
 800b404:	4b1e      	ldr	r3, [pc, #120]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b406:	2200      	movs	r2, #0
 800b408:	f8c3 2324 	str.w	r2, [r3, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U) ? RFAL_LM_MASK_NFCA : 0U);
 800b40c:	4b1c      	ldr	r3, [pc, #112]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b40e:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 800b412:	4b1b      	ldr	r3, [pc, #108]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b414:	8a5b      	ldrh	r3, [r3, #18]
 800b416:	089b      	lsrs	r3, r3, #2
 800b418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b41c:	4313      	orrs	r3, r2
 800b41e:	4a18      	ldr	r2, [pc, #96]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b420:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U) ? RFAL_LM_MASK_NFCB : 0U);
 800b424:	4b16      	ldr	r3, [pc, #88]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b426:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 800b42a:	4b15      	ldr	r3, [pc, #84]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b42c:	8a5b      	ldrh	r3, [r3, #18]
 800b42e:	089b      	lsrs	r3, r3, #2
 800b430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b434:	4313      	orrs	r3, r2
 800b436:	4a12      	ldr	r2, [pc, #72]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b438:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U) ? RFAL_LM_MASK_NFCF : 0U);
 800b43c:	4b10      	ldr	r3, [pc, #64]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b43e:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 800b442:	4b0f      	ldr	r3, [pc, #60]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b444:	8a5b      	ldrh	r3, [r3, #18]
 800b446:	089b      	lsrs	r3, r3, #2
 800b448:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b44c:	4313      	orrs	r3, r2
 800b44e:	4a0c      	ldr	r2, [pc, #48]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b450:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) ? RFAL_LM_MASK_ACTIVE_P2P : 0U);
 800b454:	4b0a      	ldr	r3, [pc, #40]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b456:	f8d3 2324 	ldr.w	r2, [r3, #804]	@ 0x324
 800b45a:	4b09      	ldr	r3, [pc, #36]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b45c:	8a5b      	ldrh	r3, [r3, #18]
 800b45e:	b21b      	sxth	r3, r3
 800b460:	109b      	asrs	r3, r3, #2
 800b462:	b21b      	sxth	r3, r3
 800b464:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b468:	4313      	orrs	r3, r2
 800b46a:	4a05      	ldr	r2, [pc, #20]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b46c:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
    {
        return RFAL_ERR_DISABLED;
    }
#endif
    
    gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;
 800b470:	4b03      	ldr	r3, [pc, #12]	@ (800b480 <rfalNfcDiscover+0x1a8>)
 800b472:	2202      	movs	r2, #2
 800b474:	701a      	strb	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 800b476:	2300      	movs	r3, #0
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3708      	adds	r7, #8
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}
 800b480:	20000650 	.word	0x20000650

0800b484 <rfalNfcDeactivate>:

/*******************************************************************************/
ReturnCode rfalNfcDeactivate( rfalNfcDeactivateType deactType )
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b084      	sub	sp, #16
 800b488:	af00      	add	r7, sp, #0
 800b48a:	4603      	mov	r3, r0
 800b48c:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;

    /* Check for valid state */
    if( (gNfcDev.state <= RFAL_NFC_STATE_IDLE) || ((deactType == RFAL_NFC_DEACTIVATE_SLEEP) && ((gNfcDev.state < RFAL_NFC_STATE_ACTIVATED) || (gNfcDev.activeDev == NULL))) )
 800b48e:	4b23      	ldr	r3, [pc, #140]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b490:	781b      	ldrb	r3, [r3, #0]
 800b492:	2b01      	cmp	r3, #1
 800b494:	d90a      	bls.n	800b4ac <rfalNfcDeactivate+0x28>
 800b496:	79fb      	ldrb	r3, [r7, #7]
 800b498:	2b01      	cmp	r3, #1
 800b49a:	d109      	bne.n	800b4b0 <rfalNfcDeactivate+0x2c>
 800b49c:	4b1f      	ldr	r3, [pc, #124]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	2b1d      	cmp	r3, #29
 800b4a2:	d903      	bls.n	800b4ac <rfalNfcDeactivate+0x28>
 800b4a4:	4b1d      	ldr	r3, [pc, #116]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b4a6:	68db      	ldr	r3, [r3, #12]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d101      	bne.n	800b4b0 <rfalNfcDeactivate+0x2c>
    {
        return RFAL_ERR_WRONG_STATE;
 800b4ac:	2321      	movs	r3, #33	@ 0x21
 800b4ae:	e030      	b.n	800b512 <rfalNfcDeactivate+0x8e>
    }
    
    /* Check valid paramters for the deactivation types */
    if( ( (deactType == RFAL_NFC_DEACTIVATE_SLEEP) && rfalNfcIsRemDevPoller(gNfcDev.activeDev->type) )       || 
 800b4b0:	79fb      	ldrb	r3, [r7, #7]
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d109      	bne.n	800b4ca <rfalNfcDeactivate+0x46>
 800b4b6:	4b19      	ldr	r3, [pc, #100]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b4b8:	68db      	ldr	r3, [r3, #12]
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	2b09      	cmp	r3, #9
 800b4be:	d904      	bls.n	800b4ca <rfalNfcDeactivate+0x46>
 800b4c0:	4b16      	ldr	r3, [pc, #88]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	2b0f      	cmp	r3, #15
 800b4c8:	d906      	bls.n	800b4d8 <rfalNfcDeactivate+0x54>
 800b4ca:	79fb      	ldrb	r3, [r7, #7]
 800b4cc:	2b02      	cmp	r3, #2
 800b4ce:	d105      	bne.n	800b4dc <rfalNfcDeactivate+0x58>
        ( (deactType == RFAL_NFC_DEACTIVATE_DISCOVERY)  && (gNfcDev.disc.techs2Find == RFAL_NFC_TECH_NONE) )    )
 800b4d0:	4b12      	ldr	r3, [pc, #72]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b4d2:	8a5b      	ldrh	r3, [r3, #18]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d101      	bne.n	800b4dc <rfalNfcDeactivate+0x58>
    {
        return RFAL_ERR_PARAM;
 800b4d8:	2307      	movs	r3, #7
 800b4da:	e01a      	b.n	800b512 <rfalNfcDeactivate+0x8e>
    }

    gNfcDev.deactType = deactType;
 800b4dc:	4a0f      	ldr	r2, [pc, #60]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b4de:	79fb      	ldrb	r3, [r7, #7]
 800b4e0:	f882 3322 	strb.w	r3, [r2, #802]	@ 0x322
    
    /* Check if Discovery is to continue afterwards or back to Select */
    if( (deactType == RFAL_NFC_DEACTIVATE_DISCOVERY) || (deactType == RFAL_NFC_DEACTIVATE_SLEEP) )
 800b4e4:	79fb      	ldrb	r3, [r7, #7]
 800b4e6:	2b02      	cmp	r3, #2
 800b4e8:	d002      	beq.n	800b4f0 <rfalNfcDeactivate+0x6c>
 800b4ea:	79fb      	ldrb	r3, [r7, #7]
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d103      	bne.n	800b4f8 <rfalNfcDeactivate+0x74>
    {
        /* If so let the state machine continue*/
        gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;
 800b4f0:	4b0a      	ldr	r3, [pc, #40]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b4f2:	2222      	movs	r2, #34	@ 0x22
 800b4f4:	701a      	strb	r2, [r3, #0]
 800b4f6:	e00b      	b.n	800b510 <rfalNfcDeactivate+0x8c>
    }
    else
    {
        /* Otherwise deactivate immediately and go to IDLE */
        rfalRunBlocking( ret, rfalNfcDeactivation() );
 800b4f8:	f001 f9bc 	bl	800c874 <rfalNfcDeactivation>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	81fb      	strh	r3, [r7, #14]
 800b500:	f7f6 feee 	bl	80022e0 <rfalWorker>
 800b504:	89fb      	ldrh	r3, [r7, #14]
 800b506:	2b02      	cmp	r3, #2
 800b508:	d0f6      	beq.n	800b4f8 <rfalNfcDeactivate+0x74>
        gNfcDev.state = RFAL_NFC_STATE_IDLE;
 800b50a:	4b04      	ldr	r3, [pc, #16]	@ (800b51c <rfalNfcDeactivate+0x98>)
 800b50c:	2201      	movs	r2, #1
 800b50e:	701a      	strb	r2, [r3, #0]
    }
    
    return RFAL_ERR_NONE;
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3710      	adds	r7, #16
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	20000650 	.word	0x20000650

0800b520 <rfalNfcSelect>:

/*******************************************************************************/
ReturnCode rfalNfcSelect( uint8_t devIdx )
{
 800b520:	b480      	push	{r7}
 800b522:	b083      	sub	sp, #12
 800b524:	af00      	add	r7, sp, #0
 800b526:	4603      	mov	r3, r0
 800b528:	71fb      	strb	r3, [r7, #7]
    /* Check for valid state */
    if( gNfcDev.state != RFAL_NFC_STATE_POLL_SELECT )
 800b52a:	4b0b      	ldr	r3, [pc, #44]	@ (800b558 <rfalNfcSelect+0x38>)
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	2b0c      	cmp	r3, #12
 800b530:	d001      	beq.n	800b536 <rfalNfcSelect+0x16>
    {
        return RFAL_ERR_WRONG_STATE;
 800b532:	2321      	movs	r3, #33	@ 0x21
 800b534:	e00a      	b.n	800b54c <rfalNfcSelect+0x2c>
    }
    
    gNfcDev.isTechInit = false;
 800b536:	4b08      	ldr	r3, [pc, #32]	@ (800b558 <rfalNfcSelect+0x38>)
 800b538:	2200      	movs	r2, #0
 800b53a:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    gNfcDev.selDevIdx  = devIdx;
 800b53e:	4a06      	ldr	r2, [pc, #24]	@ (800b558 <rfalNfcSelect+0x38>)
 800b540:	79fb      	ldrb	r3, [r7, #7]
 800b542:	7253      	strb	r3, [r2, #9]
    gNfcDev.state      = RFAL_NFC_STATE_POLL_ACTIVATION;
 800b544:	4b04      	ldr	r3, [pc, #16]	@ (800b558 <rfalNfcSelect+0x38>)
 800b546:	220d      	movs	r2, #13
 800b548:	701a      	strb	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 800b54a:	2300      	movs	r3, #0
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	370c      	adds	r7, #12
 800b550:	46bd      	mov	sp, r7
 800b552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b556:	4770      	bx	lr
 800b558:	20000650 	.word	0x20000650

0800b55c <rfalNfcGetState>:

/*******************************************************************************/
rfalNfcState rfalNfcGetState( void )
{
 800b55c:	b480      	push	{r7}
 800b55e:	af00      	add	r7, sp, #0
    return gNfcDev.state;
 800b560:	4b03      	ldr	r3, [pc, #12]	@ (800b570 <rfalNfcGetState+0x14>)
 800b562:	781b      	ldrb	r3, [r3, #0]
}
 800b564:	4618      	mov	r0, r3
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr
 800b56e:	bf00      	nop
 800b570:	20000650 	.word	0x20000650

0800b574 <rfalNfcGetDevicesFound>:

/*******************************************************************************/
ReturnCode rfalNfcGetDevicesFound( rfalNfcDevice **devList, uint8_t *devCnt )
{
 800b574:	b480      	push	{r7}
 800b576:	b083      	sub	sp, #12
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	6039      	str	r1, [r7, #0]
    /* Check for valid state */
    if( gNfcDev.state < RFAL_NFC_STATE_POLL_SELECT )
 800b57e:	4b0e      	ldr	r3, [pc, #56]	@ (800b5b8 <rfalNfcGetDevicesFound+0x44>)
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	2b0b      	cmp	r3, #11
 800b584:	d801      	bhi.n	800b58a <rfalNfcGetDevicesFound+0x16>
    {
        return RFAL_ERR_WRONG_STATE;
 800b586:	2321      	movs	r3, #33	@ 0x21
 800b588:	e010      	b.n	800b5ac <rfalNfcGetDevicesFound+0x38>
    }
    
    /* Check valid parameters */
    if( (devList == NULL) || (devCnt == NULL) )
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d002      	beq.n	800b596 <rfalNfcGetDevicesFound+0x22>
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d101      	bne.n	800b59a <rfalNfcGetDevicesFound+0x26>
    {
        return RFAL_ERR_PARAM;
 800b596:	2307      	movs	r3, #7
 800b598:	e008      	b.n	800b5ac <rfalNfcGetDevicesFound+0x38>
    }
    
    *devCnt  = gNfcDev.devCnt;
 800b59a:	4b07      	ldr	r3, [pc, #28]	@ (800b5b8 <rfalNfcGetDevicesFound+0x44>)
 800b59c:	f893 2318 	ldrb.w	r2, [r3, #792]	@ 0x318
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	701a      	strb	r2, [r3, #0]
    *devList = gNfcDev.devList;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	4a05      	ldr	r2, [pc, #20]	@ (800b5bc <rfalNfcGetDevicesFound+0x48>)
 800b5a8:	601a      	str	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 800b5aa:	2300      	movs	r3, #0
}
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	370c      	adds	r7, #12
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b6:	4770      	bx	lr
 800b5b8:	20000650 	.word	0x20000650
 800b5bc:	20000710 	.word	0x20000710

0800b5c0 <rfalNfcGetActiveDevice>:

/*******************************************************************************/
ReturnCode rfalNfcGetActiveDevice( rfalNfcDevice **dev )
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b083      	sub	sp, #12
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
    /* Check for valid state */
    if( gNfcDev.state < RFAL_NFC_STATE_ACTIVATED )
 800b5c8:	4b10      	ldr	r3, [pc, #64]	@ (800b60c <rfalNfcGetActiveDevice+0x4c>)
 800b5ca:	781b      	ldrb	r3, [r3, #0]
 800b5cc:	2b1d      	cmp	r3, #29
 800b5ce:	d801      	bhi.n	800b5d4 <rfalNfcGetActiveDevice+0x14>
    {
        return RFAL_ERR_WRONG_STATE;
 800b5d0:	2321      	movs	r3, #33	@ 0x21
 800b5d2:	e014      	b.n	800b5fe <rfalNfcGetActiveDevice+0x3e>
    }
    
    /* Check valid parameter */
    if( dev == NULL )
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d101      	bne.n	800b5de <rfalNfcGetActiveDevice+0x1e>
    {
        return RFAL_ERR_PARAM;
 800b5da:	2307      	movs	r3, #7
 800b5dc:	e00f      	b.n	800b5fe <rfalNfcGetActiveDevice+0x3e>
    }
    
    /* Check for valid state */
    if( (gNfcDev.devCnt == 0U) || (gNfcDev.activeDev == NULL)  )
 800b5de:	4b0b      	ldr	r3, [pc, #44]	@ (800b60c <rfalNfcGetActiveDevice+0x4c>)
 800b5e0:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d003      	beq.n	800b5f0 <rfalNfcGetActiveDevice+0x30>
 800b5e8:	4b08      	ldr	r3, [pc, #32]	@ (800b60c <rfalNfcGetActiveDevice+0x4c>)
 800b5ea:	68db      	ldr	r3, [r3, #12]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d101      	bne.n	800b5f4 <rfalNfcGetActiveDevice+0x34>
    {
        return RFAL_ERR_REQUEST;
 800b5f0:	2305      	movs	r3, #5
 800b5f2:	e004      	b.n	800b5fe <rfalNfcGetActiveDevice+0x3e>
    }
    
    *dev = gNfcDev.activeDev;
 800b5f4:	4b05      	ldr	r3, [pc, #20]	@ (800b60c <rfalNfcGetActiveDevice+0x4c>)
 800b5f6:	68da      	ldr	r2, [r3, #12]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	601a      	str	r2, [r3, #0]
    return RFAL_ERR_NONE;
 800b5fc:	2300      	movs	r3, #0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	370c      	adds	r7, #12
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop
 800b60c:	20000650 	.word	0x20000650

0800b610 <rfalNfcWorker>:


/*******************************************************************************/
void rfalNfcWorker( void )
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b086      	sub	sp, #24
 800b614:	af04      	add	r7, sp, #16
    ReturnCode err;

    rfalWorker();                                                                     /* Execute RFAL process  */
 800b616:	f7f6 fe63 	bl	80022e0 <rfalWorker>
    
	switch( gNfcDev.state )
 800b61a:	4bb4      	ldr	r3, [pc, #720]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	2b22      	cmp	r3, #34	@ 0x22
 800b620:	f200 8215 	bhi.w	800ba4e <rfalNfcWorker+0x43e>
 800b624:	a201      	add	r2, pc, #4	@ (adr r2, 800b62c <rfalNfcWorker+0x1c>)
 800b626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b62a:	bf00      	nop
 800b62c:	0800ba4f 	.word	0x0800ba4f
 800b630:	0800ba4f 	.word	0x0800ba4f
 800b634:	0800b6b9 	.word	0x0800b6b9
 800b638:	0800ba4f 	.word	0x0800ba4f
 800b63c:	0800ba4f 	.word	0x0800ba4f
 800b640:	0800ba4f 	.word	0x0800ba4f
 800b644:	0800ba4f 	.word	0x0800ba4f
 800b648:	0800ba4f 	.word	0x0800ba4f
 800b64c:	0800ba4f 	.word	0x0800ba4f
 800b650:	0800ba4f 	.word	0x0800ba4f
 800b654:	0800b711 	.word	0x0800b711
 800b658:	0800b753 	.word	0x0800b753
 800b65c:	0800ba4f 	.word	0x0800ba4f
 800b660:	0800b7bb 	.word	0x0800b7bb
 800b664:	0800ba4f 	.word	0x0800ba4f
 800b668:	0800ba4f 	.word	0x0800ba4f
 800b66c:	0800ba4f 	.word	0x0800ba4f
 800b670:	0800ba4f 	.word	0x0800ba4f
 800b674:	0800ba4f 	.word	0x0800ba4f
 800b678:	0800ba4f 	.word	0x0800ba4f
 800b67c:	0800b8f1 	.word	0x0800b8f1
 800b680:	0800b96f 	.word	0x0800b96f
 800b684:	0800b9bb 	.word	0x0800b9bb
 800b688:	0800b9bb 	.word	0x0800b9bb
 800b68c:	0800ba4f 	.word	0x0800ba4f
 800b690:	0800ba4f 	.word	0x0800ba4f
 800b694:	0800ba4f 	.word	0x0800ba4f
 800b698:	0800ba4f 	.word	0x0800ba4f
 800b69c:	0800ba4f 	.word	0x0800ba4f
 800b6a0:	0800ba4f 	.word	0x0800ba4f
 800b6a4:	0800ba4f 	.word	0x0800ba4f
 800b6a8:	0800b83f 	.word	0x0800b83f
 800b6ac:	0800ba4f 	.word	0x0800ba4f
 800b6b0:	0800ba4f 	.word	0x0800ba4f
 800b6b4:	0800b899 	.word	0x0800b899
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_START_DISCOVERY:
        
            /* Initialize context for discovery cycle */
            gNfcDev.devCnt         = 0;
 800b6b8:	4b8c      	ldr	r3, [pc, #560]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
            gNfcDev.selDevIdx      = 0;
 800b6c0:	4b8a      	ldr	r3, [pc, #552]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	725a      	strb	r2, [r3, #9]
            gNfcDev.techsFound     = RFAL_NFC_TECH_NONE;
 800b6c6:	4b89      	ldr	r3, [pc, #548]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	805a      	strh	r2, [r3, #2]
            gNfcDev.techs2do       = gNfcDev.disc.techs2Find;
 800b6cc:	4b87      	ldr	r3, [pc, #540]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6ce:	8a5a      	ldrh	r2, [r3, #18]
 800b6d0:	4b86      	ldr	r3, [pc, #536]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6d2:	809a      	strh	r2, [r3, #4]
            gNfcDev.state          = RFAL_NFC_STATE_POLL_TECHDETECT;
 800b6d4:	4b85      	ldr	r3, [pc, #532]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6d6:	220a      	movs	r2, #10
 800b6d8:	701a      	strb	r2, [r3, #0]
            gNfcDev.isDeactivating = false;
 800b6da:	4b84      	ldr	r3, [pc, #528]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
        
            /* Start total duration timer */
            platformTimerDestroy( gNfcDev.discTmr );
            gNfcDev.discTmr = (uint32_t)platformTimerCreate( gNfcDev.disc.totalDuration );
 800b6e2:	4b82      	ldr	r3, [pc, #520]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6e4:	8adb      	ldrh	r3, [r3, #22]
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f7f9 fee5 	bl	80054b6 <timerCalculateTimer>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	4a7f      	ldr	r2, [pc, #508]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6f0:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
            }
            gNfcDev.techDctCnt++;
            
        #endif /* RFAL_FEATURE_WAKEUP_MODE */
            
            rfalNfcNfcNotify( gNfcDev.state );                                /* Notify caller that WU or Technology Detection has started  */
 800b6f4:	4b7d      	ldr	r3, [pc, #500]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b6f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	f000 81a9 	beq.w	800ba52 <rfalNfcWorker+0x442>
 800b700:	4b7a      	ldr	r3, [pc, #488]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b702:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b706:	4a79      	ldr	r2, [pc, #484]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b708:	7812      	ldrb	r2, [r2, #0]
 800b70a:	4610      	mov	r0, r2
 800b70c:	4798      	blx	r3
            break;
 800b70e:	e1a0      	b.n	800ba52 <rfalNfcWorker+0x442>
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_TECHDETECT:


            err = rfalNfcPollTechDetetection();                                       /* Perform Technology Detection                         */
 800b710:	f000 fb3e 	bl	800bd90 <rfalNfcPollTechDetetection>
 800b714:	4603      	mov	r3, r0
 800b716:	80fb      	strh	r3, [r7, #6]

            if( err != RFAL_ERR_BUSY )                                                /* Wait until all technologies are performed            */
 800b718:	88fb      	ldrh	r3, [r7, #6]
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	f000 819b 	beq.w	800ba56 <rfalNfcWorker+0x446>
            {
                if( ( err != RFAL_ERR_NONE) || (gNfcDev.techsFound == RFAL_NFC_TECH_NONE) )/* Check if any error occurred or no techs were found   */
 800b720:	88fb      	ldrh	r3, [r7, #6]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d103      	bne.n	800b72e <rfalNfcWorker+0x11e>
 800b726:	4b71      	ldr	r3, [pc, #452]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b728:	885b      	ldrh	r3, [r3, #2]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d109      	bne.n	800b742 <rfalNfcWorker+0x132>
                {
                    rfalFieldOff();
 800b72e:	f7f6 fb51 	bl	8001dd4 <rfalFieldOff>
                    gNfcDev.isFieldOn = false;
 800b732:	4b6e      	ldr	r3, [pc, #440]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b734:	2200      	movs	r2, #0
 800b736:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
                    gNfcDev.state     = RFAL_NFC_STATE_LISTEN_TECHDETECT;             /* Nothing found as poller, go to listener */
 800b73a:	4b6c      	ldr	r3, [pc, #432]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b73c:	2214      	movs	r2, #20
 800b73e:	701a      	strb	r2, [r3, #0]
                    break;
 800b740:	e19e      	b.n	800ba80 <rfalNfcWorker+0x470>
                }
                
                gNfcDev.techs2do = gNfcDev.techsFound;                                /* Store the found technologies for collision resolution */
 800b742:	4b6a      	ldr	r3, [pc, #424]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b744:	885a      	ldrh	r2, [r3, #2]
 800b746:	4b69      	ldr	r3, [pc, #420]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b748:	809a      	strh	r2, [r3, #4]
                gNfcDev.state    = RFAL_NFC_STATE_POLL_COLAVOIDANCE;                  /* One or more devices found, go to Collision Avoidance  */
 800b74a:	4b68      	ldr	r3, [pc, #416]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b74c:	220b      	movs	r2, #11
 800b74e:	701a      	strb	r2, [r3, #0]
            }


            break;
 800b750:	e181      	b.n	800ba56 <rfalNfcWorker+0x446>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_COLAVOIDANCE:

            err = rfalNfcPollCollResolution();                                        /* Resolve any eventual collision                       */
 800b752:	f000 fc7b 	bl	800c04c <rfalNfcPollCollResolution>
 800b756:	4603      	mov	r3, r0
 800b758:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )                                                /* Wait until all technologies are performed            */
 800b75a:	88fb      	ldrh	r3, [r7, #6]
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	f000 817c 	beq.w	800ba5a <rfalNfcWorker+0x44a>
            {
                if( (err != RFAL_ERR_NONE) || (gNfcDev.devCnt == 0U) )                /* Check if any error occurred or no devices were found */
 800b762:	88fb      	ldrh	r3, [r7, #6]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d104      	bne.n	800b772 <rfalNfcWorker+0x162>
 800b768:	4b60      	ldr	r3, [pc, #384]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b76a:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d107      	bne.n	800b782 <rfalNfcWorker+0x172>
                {
                    gNfcDev.deactType = RFAL_NFC_DEACTIVATE_DISCOVERY;
 800b772:	4b5e      	ldr	r3, [pc, #376]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b774:	2202      	movs	r2, #2
 800b776:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
                    gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;
 800b77a:	4b5c      	ldr	r3, [pc, #368]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b77c:	2222      	movs	r2, #34	@ 0x22
 800b77e:	701a      	strb	r2, [r3, #0]
                    break;                                                            /* Unable to retrieve any device, restart loop          */
 800b780:	e17e      	b.n	800ba80 <rfalNfcWorker+0x470>
                }
                
                /* Check if more than one device has been found */
                if( gNfcDev.devCnt > 1U )
 800b782:	4b5a      	ldr	r3, [pc, #360]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b784:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800b788:	2b01      	cmp	r3, #1
 800b78a:	d90f      	bls.n	800b7ac <rfalNfcWorker+0x19c>
                {
                    /* If more than one device was found inform upper layer to choose which one to activate */
                    if( gNfcDev.disc.notifyCb != NULL )
 800b78c:	4b57      	ldr	r3, [pc, #348]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b78e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00a      	beq.n	800b7ac <rfalNfcWorker+0x19c>
                    {
                        gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 800b796:	4b55      	ldr	r3, [pc, #340]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b798:	220c      	movs	r2, #12
 800b79a:	701a      	strb	r2, [r3, #0]
                        gNfcDev.disc.notifyCb( gNfcDev.state );
 800b79c:	4b53      	ldr	r3, [pc, #332]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b79e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b7a2:	4a52      	ldr	r2, [pc, #328]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7a4:	7812      	ldrb	r2, [r2, #0]
 800b7a6:	4610      	mov	r0, r2
 800b7a8:	4798      	blx	r3
                        break;
 800b7aa:	e169      	b.n	800ba80 <rfalNfcWorker+0x470>
                    }
                }
                
                /* If only one device or no callback has been set, activate the first device found */
                gNfcDev.selDevIdx = 0U;
 800b7ac:	4b4f      	ldr	r3, [pc, #316]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	725a      	strb	r2, [r3, #9]
                gNfcDev.state = RFAL_NFC_STATE_POLL_ACTIVATION;
 800b7b2:	4b4e      	ldr	r3, [pc, #312]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7b4:	220d      	movs	r2, #13
 800b7b6:	701a      	strb	r2, [r3, #0]
            }

            break;
 800b7b8:	e14f      	b.n	800ba5a <rfalNfcWorker+0x44a>
        
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_ACTIVATION:

            err = rfalNfcPollActivation( gNfcDev.selDevIdx );
 800b7ba:	4b4c      	ldr	r3, [pc, #304]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7bc:	7a5b      	ldrb	r3, [r3, #9]
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f000 fd98 	bl	800c2f4 <rfalNfcPollActivation>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )                                                     /* Wait until all Activation is complete */
 800b7c8:	88fb      	ldrh	r3, [r7, #6]
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	f000 8147 	beq.w	800ba5e <rfalNfcWorker+0x44e>
            {
                if( err != RFAL_ERR_NONE )                                                 /* Check if activation has failed        */
 800b7d0:	88fb      	ldrh	r3, [r7, #6]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d022      	beq.n	800b81c <rfalNfcWorker+0x20c>
                {
                    /* Check if more than one device has been found */
                    if( (gNfcDev.devCnt > 1U) && (gNfcDev.disc.notifyCb != NULL) )
 800b7d6:	4b45      	ldr	r3, [pc, #276]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7d8:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800b7dc:	2b01      	cmp	r3, #1
 800b7de:	d915      	bls.n	800b80c <rfalNfcWorker+0x1fc>
 800b7e0:	4b42      	ldr	r3, [pc, #264]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d010      	beq.n	800b80c <rfalNfcWorker+0x1fc>
                    {
                        gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 800b7ea:	4b40      	ldr	r3, [pc, #256]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7ec:	220c      	movs	r2, #12
 800b7ee:	701a      	strb	r2, [r3, #0]
                        rfalNfcNfcNotify( gNfcDev.state );
 800b7f0:	4b3e      	ldr	r3, [pc, #248]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	f000 8133 	beq.w	800ba62 <rfalNfcWorker+0x452>
 800b7fc:	4b3b      	ldr	r3, [pc, #236]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b7fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b802:	4a3a      	ldr	r2, [pc, #232]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b804:	7812      	ldrb	r2, [r2, #0]
 800b806:	4610      	mov	r0, r2
 800b808:	4798      	blx	r3
                        break;
 800b80a:	e12a      	b.n	800ba62 <rfalNfcWorker+0x452>
                    }
                    
                    gNfcDev.deactType = RFAL_NFC_DEACTIVATE_DISCOVERY;                /* Ensure deactivation, not Sleep        */
 800b80c:	4b37      	ldr	r3, [pc, #220]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b80e:	2202      	movs	r2, #2
 800b810:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
                    gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;                  /* If Activation failed, restart loop    */
 800b814:	4b35      	ldr	r3, [pc, #212]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b816:	2222      	movs	r2, #34	@ 0x22
 800b818:	701a      	strb	r2, [r3, #0]
                    break;
 800b81a:	e131      	b.n	800ba80 <rfalNfcWorker+0x470>
                }
                
                gNfcDev.state = RFAL_NFC_STATE_ACTIVATED;                             /* Device has been properly activated    */
 800b81c:	4b33      	ldr	r3, [pc, #204]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b81e:	221e      	movs	r2, #30
 800b820:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Inform upper layer that a device has been activated */
 800b822:	4b32      	ldr	r3, [pc, #200]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b824:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f000 8118 	beq.w	800ba5e <rfalNfcWorker+0x44e>
 800b82e:	4b2f      	ldr	r3, [pc, #188]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b830:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b834:	4a2d      	ldr	r2, [pc, #180]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b836:	7812      	ldrb	r2, [r2, #0]
 800b838:	4610      	mov	r0, r2
 800b83a:	4798      	blx	r3
            }

            break;
 800b83c:	e10f      	b.n	800ba5e <rfalNfcWorker+0x44e>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_DATAEXCHANGE:

            rfalNfcDataExchangeGetStatus();                                           /* Run the internal state machine */
 800b83e:	f000 fa2f 	bl	800bca0 <rfalNfcDataExchangeGetStatus>
            
            if( gNfcDev.dataExErr != RFAL_ERR_BUSY )                                  /* If Dataexchange has terminated */
 800b842:	4b2a      	ldr	r3, [pc, #168]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b844:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 800b848:	2b02      	cmp	r3, #2
 800b84a:	d00e      	beq.n	800b86a <rfalNfcWorker+0x25a>
            {
                gNfcDev.state = RFAL_NFC_STATE_DATAEXCHANGE_DONE;                     /* Go to done state               */
 800b84c:	4b27      	ldr	r3, [pc, #156]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b84e:	2221      	movs	r2, #33	@ 0x21
 800b850:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* And notify caller              */
 800b852:	4b26      	ldr	r3, [pc, #152]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b854:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d006      	beq.n	800b86a <rfalNfcWorker+0x25a>
 800b85c:	4b23      	ldr	r3, [pc, #140]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b85e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b862:	4a22      	ldr	r2, [pc, #136]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b864:	7812      	ldrb	r2, [r2, #0]
 800b866:	4610      	mov	r0, r2
 800b868:	4798      	blx	r3
            }
            if( gNfcDev.dataExErr == RFAL_ERR_SLEEP_REQ )                             /* Check if Listen mode has to go to Sleep */
 800b86a:	4b20      	ldr	r3, [pc, #128]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b86c:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 800b870:	2b20      	cmp	r3, #32
 800b872:	f040 80f8 	bne.w	800ba66 <rfalNfcWorker+0x456>
            {
                gNfcDev.state = RFAL_NFC_STATE_LISTEN_SLEEP;                          /* Go to Listen Sleep state       */
 800b876:	4b1d      	ldr	r3, [pc, #116]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b878:	2217      	movs	r2, #23
 800b87a:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* And notify caller              */
 800b87c:	4b1b      	ldr	r3, [pc, #108]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b87e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b882:	2b00      	cmp	r3, #0
 800b884:	f000 80ef 	beq.w	800ba66 <rfalNfcWorker+0x456>
 800b888:	4b18      	ldr	r3, [pc, #96]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b88a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b88e:	4a17      	ldr	r2, [pc, #92]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b890:	7812      	ldrb	r2, [r2, #0]
 800b892:	4610      	mov	r0, r2
 800b894:	4798      	blx	r3
            }

            break;
 800b896:	e0e6      	b.n	800ba66 <rfalNfcWorker+0x456>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_DEACTIVATION:
            
            err = rfalNfcDeactivation();                                              /* Deactivate current device */
 800b898:	f000 ffec 	bl	800c874 <rfalNfcDeactivation>
 800b89c:	4603      	mov	r3, r0
 800b89e:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )
 800b8a0:	88fb      	ldrh	r3, [r7, #6]
 800b8a2:	2b02      	cmp	r3, #2
 800b8a4:	f000 80e1 	beq.w	800ba6a <rfalNfcWorker+0x45a>
            {
                if( gNfcDev.deactType == RFAL_NFC_DEACTIVATE_SLEEP )
 800b8a8:	4b10      	ldr	r3, [pc, #64]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b8aa:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800b8ae:	2b01      	cmp	r3, #1
 800b8b0:	d103      	bne.n	800b8ba <rfalNfcWorker+0x2aa>
                {
                    gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 800b8b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b8b4:	220c      	movs	r2, #12
 800b8b6:	701a      	strb	r2, [r3, #0]
 800b8b8:	e009      	b.n	800b8ce <rfalNfcWorker+0x2be>
                }
                else
                {
                    gNfcDev.state = ( (gNfcDev.deactType == RFAL_NFC_DEACTIVATE_DISCOVERY) ? RFAL_NFC_STATE_START_DISCOVERY : RFAL_NFC_STATE_IDLE );
 800b8ba:	4b0c      	ldr	r3, [pc, #48]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b8bc:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800b8c0:	2b02      	cmp	r3, #2
 800b8c2:	d101      	bne.n	800b8c8 <rfalNfcWorker+0x2b8>
 800b8c4:	2202      	movs	r2, #2
 800b8c6:	e000      	b.n	800b8ca <rfalNfcWorker+0x2ba>
 800b8c8:	2201      	movs	r2, #1
 800b8ca:	4b08      	ldr	r3, [pc, #32]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b8cc:	701a      	strb	r2, [r3, #0]
                }
                
                rfalNfcNfcNotify( gNfcDev.state );                                        /* Notify caller             */
 800b8ce:	4b07      	ldr	r3, [pc, #28]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b8d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	f000 80c8 	beq.w	800ba6a <rfalNfcWorker+0x45a>
 800b8da:	4b04      	ldr	r3, [pc, #16]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b8dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b8e0:	4a02      	ldr	r2, [pc, #8]	@ (800b8ec <rfalNfcWorker+0x2dc>)
 800b8e2:	7812      	ldrb	r2, [r2, #0]
 800b8e4:	4610      	mov	r0, r2
 800b8e6:	4798      	blx	r3
            }
            break;
 800b8e8:	e0bf      	b.n	800ba6a <rfalNfcWorker+0x45a>
 800b8ea:	bf00      	nop
 800b8ec:	20000650 	.word	0x20000650
        
        /*******************************************************************************/
        case RFAL_NFC_STATE_LISTEN_TECHDETECT:
            
            if( platformTimerIsExpired( gNfcDev.discTmr ) )
 800b8f0:	4b65      	ldr	r3, [pc, #404]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b8f2:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f7f9 fdeb 	bl	80054d2 <timerIsExpired>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d016      	beq.n	800b930 <rfalNfcWorker+0x320>
            {
                #if RFAL_FEATURE_LISTEN_MODE
                    rfalListenStop();
 800b902:	f7f8 fa31 	bl	8003d68 <rfalListenStop>
                #else
                    rfalFieldOff();
                #endif /* RFAL_FEATURE_LISTEN_MODE */
                gNfcDev.isFieldOn = false;
 800b906:	4b60      	ldr	r3, [pc, #384]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b908:	2200      	movs	r2, #0
 800b90a:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
                
                gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                       /* Restart the discovery loop */
 800b90e:	4b5e      	ldr	r3, [pc, #376]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b910:	2202      	movs	r2, #2
 800b912:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Notify caller             */
 800b914:	4b5c      	ldr	r3, [pc, #368]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b916:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	f000 80a7 	beq.w	800ba6e <rfalNfcWorker+0x45e>
 800b920:	4b59      	ldr	r3, [pc, #356]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b922:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b926:	4a58      	ldr	r2, [pc, #352]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b928:	7812      	ldrb	r2, [r2, #0]
 800b92a:	4610      	mov	r0, r2
 800b92c:	4798      	blx	r3
                break;
 800b92e:	e09e      	b.n	800ba6e <rfalNfcWorker+0x45e>
            }

    #if RFAL_FEATURE_LISTEN_MODE
            
            if( gNfcDev.lmMask != 0U )                                                /* Check if configured to perform Listen mode */
 800b930:	4b55      	ldr	r3, [pc, #340]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b932:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 800b936:	2b00      	cmp	r3, #0
 800b938:	f000 809b 	beq.w	800ba72 <rfalNfcWorker+0x462>
            {
                err = rfalListenStart( gNfcDev.lmMask, &gNfcDev.disc.lmConfigPA, NULL, &gNfcDev.disc.lmConfigPF, (uint8_t*)&gNfcDev.rxBuf.rfBuf, (uint16_t)rfalConvBytesToBits(sizeof(gNfcDev.rxBuf.rfBuf)), &gNfcDev.rxLen );
 800b93c:	4b52      	ldr	r3, [pc, #328]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b93e:	f8d3 0324 	ldr.w	r0, [r3, #804]	@ 0x324
 800b942:	4b52      	ldr	r3, [pc, #328]	@ (800ba8c <rfalNfcWorker+0x47c>)
 800b944:	9302      	str	r3, [sp, #8]
 800b946:	f44f 6301 	mov.w	r3, #2064	@ 0x810
 800b94a:	9301      	str	r3, [sp, #4]
 800b94c:	4b50      	ldr	r3, [pc, #320]	@ (800ba90 <rfalNfcWorker+0x480>)
 800b94e:	9300      	str	r3, [sp, #0]
 800b950:	4b50      	ldr	r3, [pc, #320]	@ (800ba94 <rfalNfcWorker+0x484>)
 800b952:	2200      	movs	r2, #0
 800b954:	4950      	ldr	r1, [pc, #320]	@ (800ba98 <rfalNfcWorker+0x488>)
 800b956:	f7f7 fd81 	bl	800345c <rfalListenStart>
 800b95a:	4603      	mov	r3, r0
 800b95c:	80fb      	strh	r3, [r7, #6]
                if( err == RFAL_ERR_NONE )
 800b95e:	88fb      	ldrh	r3, [r7, #6]
 800b960:	2b00      	cmp	r3, #0
 800b962:	f040 8086 	bne.w	800ba72 <rfalNfcWorker+0x462>
                {
                    gNfcDev.state = RFAL_NFC_STATE_LISTEN_COLAVOIDANCE;               /* Wait for listen mode to be activated */
 800b966:	4b48      	ldr	r3, [pc, #288]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b968:	2215      	movs	r2, #21
 800b96a:	701a      	strb	r2, [r3, #0]
                }
            }
            break;
 800b96c:	e081      	b.n	800ba72 <rfalNfcWorker+0x462>
        
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_LISTEN_COLAVOIDANCE:
            
            if( platformTimerIsExpired( gNfcDev.discTmr ) )                           /* Check if the total duration has been reached */
 800b96e:	4b46      	ldr	r3, [pc, #280]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b970:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800b974:	4618      	mov	r0, r3
 800b976:	f7f9 fdac 	bl	80054d2 <timerIsExpired>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d011      	beq.n	800b9a4 <rfalNfcWorker+0x394>
            {
                rfalListenStop();
 800b980:	f7f8 f9f2 	bl	8003d68 <rfalListenStop>
                gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                       /* Restart the discovery loop */
 800b984:	4b40      	ldr	r3, [pc, #256]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b986:	2202      	movs	r2, #2
 800b988:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Notify caller             */
 800b98a:	4b3f      	ldr	r3, [pc, #252]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b98c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b990:	2b00      	cmp	r3, #0
 800b992:	d070      	beq.n	800ba76 <rfalNfcWorker+0x466>
 800b994:	4b3c      	ldr	r3, [pc, #240]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b996:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b99a:	4a3b      	ldr	r2, [pc, #236]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b99c:	7812      	ldrb	r2, [r2, #0]
 800b99e:	4610      	mov	r0, r2
 800b9a0:	4798      	blx	r3
                break;
 800b9a2:	e068      	b.n	800ba76 <rfalNfcWorker+0x466>
            }
            
            /* Check for external field */
            if( rfalListenGetState( NULL, NULL ) >= RFAL_LM_STATE_IDLE )
 800b9a4:	2100      	movs	r1, #0
 800b9a6:	2000      	movs	r0, #0
 800b9a8:	f7f8 fa84 	bl	8003eb4 <rfalListenGetState>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	2b01      	cmp	r3, #1
 800b9b0:	d963      	bls.n	800ba7a <rfalNfcWorker+0x46a>
            {
                gNfcDev.state = RFAL_NFC_STATE_LISTEN_ACTIVATION;                     /* Wait for listen mode to be activated */
 800b9b2:	4b35      	ldr	r3, [pc, #212]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9b4:	2216      	movs	r2, #22
 800b9b6:	701a      	strb	r2, [r3, #0]
            }
            break;
 800b9b8:	e05f      	b.n	800ba7a <rfalNfcWorker+0x46a>
        
        /*******************************************************************************/    
        case RFAL_NFC_STATE_LISTEN_ACTIVATION:
        case RFAL_NFC_STATE_LISTEN_SLEEP:
            
            err = rfalNfcListenActivation();
 800b9ba:	f000 fd8d 	bl	800c4d8 <rfalNfcListenActivation>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	80fb      	strh	r3, [r7, #6]
            if( err != RFAL_ERR_BUSY )
 800b9c2:	88fb      	ldrh	r3, [r7, #6]
 800b9c4:	2b02      	cmp	r3, #2
 800b9c6:	d05a      	beq.n	800ba7e <rfalNfcWorker+0x46e>
            {
                if( err == RFAL_ERR_NONE )
 800b9c8:	88fb      	ldrh	r3, [r7, #6]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d11a      	bne.n	800ba04 <rfalNfcWorker+0x3f4>
                {
                    gNfcDev.activeDev = gNfcDev.devList;                              /* Assign the active device to be used further on */
 800b9ce:	4b2e      	ldr	r3, [pc, #184]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9d0:	4a32      	ldr	r2, [pc, #200]	@ (800ba9c <rfalNfcWorker+0x48c>)
 800b9d2:	60da      	str	r2, [r3, #12]
                    gNfcDev.devCnt++;
 800b9d4:	4b2c      	ldr	r3, [pc, #176]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9d6:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800b9da:	3301      	adds	r3, #1
 800b9dc:	b2da      	uxtb	r2, r3
 800b9de:	4b2a      	ldr	r3, [pc, #168]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9e0:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                    
                    gNfcDev.state = RFAL_NFC_STATE_ACTIVATED;                         /* Device has been properly activated */
 800b9e4:	4b28      	ldr	r3, [pc, #160]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9e6:	221e      	movs	r2, #30
 800b9e8:	701a      	strb	r2, [r3, #0]
                    rfalNfcNfcNotify( gNfcDev.state );                                /* Inform upper layer that a device has been activated */
 800b9ea:	4b27      	ldr	r3, [pc, #156]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d044      	beq.n	800ba7e <rfalNfcWorker+0x46e>
 800b9f4:	4b24      	ldr	r3, [pc, #144]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b9fa:	4a23      	ldr	r2, [pc, #140]	@ (800ba88 <rfalNfcWorker+0x478>)
 800b9fc:	7812      	ldrb	r2, [r2, #0]
 800b9fe:	4610      	mov	r0, r2
 800ba00:	4798      	blx	r3
                    gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                   /* Restart the discovery loop */
                    rfalNfcNfcNotify( gNfcDev.state );                                /* Notify caller             */
                }
            }
    #endif /* RFAL_FEATURE_LISTEN_MODE */
            break;
 800ba02:	e03c      	b.n	800ba7e <rfalNfcWorker+0x46e>
                else if( (!platformTimerIsExpired( gNfcDev.discTmr )) && (err == RFAL_ERR_LINK_LOSS) && (gNfcDev.state == RFAL_NFC_STATE_LISTEN_ACTIVATION) )
 800ba04:	4b20      	ldr	r3, [pc, #128]	@ (800ba88 <rfalNfcWorker+0x478>)
 800ba06:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7f9 fd61 	bl	80054d2 <timerIsExpired>
 800ba10:	4603      	mov	r3, r0
 800ba12:	f083 0301 	eor.w	r3, r3, #1
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d006      	beq.n	800ba2a <rfalNfcWorker+0x41a>
 800ba1c:	88fb      	ldrh	r3, [r7, #6]
 800ba1e:	2b25      	cmp	r3, #37	@ 0x25
 800ba20:	d103      	bne.n	800ba2a <rfalNfcWorker+0x41a>
 800ba22:	4b19      	ldr	r3, [pc, #100]	@ (800ba88 <rfalNfcWorker+0x478>)
 800ba24:	781b      	ldrb	r3, [r3, #0]
 800ba26:	2b16      	cmp	r3, #22
 800ba28:	d02a      	beq.n	800ba80 <rfalNfcWorker+0x470>
                    rfalListenStop();
 800ba2a:	f7f8 f99d 	bl	8003d68 <rfalListenStop>
                    gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                   /* Restart the discovery loop */
 800ba2e:	4b16      	ldr	r3, [pc, #88]	@ (800ba88 <rfalNfcWorker+0x478>)
 800ba30:	2202      	movs	r2, #2
 800ba32:	701a      	strb	r2, [r3, #0]
                    rfalNfcNfcNotify( gNfcDev.state );                                /* Notify caller             */
 800ba34:	4b14      	ldr	r3, [pc, #80]	@ (800ba88 <rfalNfcWorker+0x478>)
 800ba36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d01f      	beq.n	800ba7e <rfalNfcWorker+0x46e>
 800ba3e:	4b12      	ldr	r3, [pc, #72]	@ (800ba88 <rfalNfcWorker+0x478>)
 800ba40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba44:	4a10      	ldr	r2, [pc, #64]	@ (800ba88 <rfalNfcWorker+0x478>)
 800ba46:	7812      	ldrb	r2, [r2, #0]
 800ba48:	4610      	mov	r0, r2
 800ba4a:	4798      	blx	r3
            break;
 800ba4c:	e017      	b.n	800ba7e <rfalNfcWorker+0x46e>
        /*******************************************************************************/
        case RFAL_NFC_STATE_ACTIVATED:
        case RFAL_NFC_STATE_POLL_SELECT:
        case RFAL_NFC_STATE_DATAEXCHANGE_DONE:
        default:
            return;
 800ba4e:	bf00      	nop
 800ba50:	e016      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba52:	bf00      	nop
 800ba54:	e014      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba56:	bf00      	nop
 800ba58:	e012      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba5a:	bf00      	nop
 800ba5c:	e010      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba5e:	bf00      	nop
 800ba60:	e00e      	b.n	800ba80 <rfalNfcWorker+0x470>
                        break;
 800ba62:	bf00      	nop
 800ba64:	e00c      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba66:	bf00      	nop
 800ba68:	e00a      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba6a:	bf00      	nop
 800ba6c:	e008      	b.n	800ba80 <rfalNfcWorker+0x470>
                break;
 800ba6e:	bf00      	nop
 800ba70:	e006      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba72:	bf00      	nop
 800ba74:	e004      	b.n	800ba80 <rfalNfcWorker+0x470>
                break;
 800ba76:	bf00      	nop
 800ba78:	e002      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba7a:	bf00      	nop
 800ba7c:	e000      	b.n	800ba80 <rfalNfcWorker+0x470>
            break;
 800ba7e:	bf00      	nop
    }
}
 800ba80:	3708      	adds	r7, #8
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}
 800ba86:	bf00      	nop
 800ba88:	20000650 	.word	0x20000650
 800ba8c:	20000d96 	.word	0x20000d96
 800ba90:	20000b91 	.word	0x20000b91
 800ba94:	200006d0 	.word	0x200006d0
 800ba98:	200006c2 	.word	0x200006c2
 800ba9c:	20000710 	.word	0x20000710

0800baa0 <rfalNfcDataExchangeStart>:


/*******************************************************************************/
ReturnCode rfalNfcDataExchangeStart( uint8_t *txData, uint16_t txDataLen, uint8_t **rxData, uint16_t **rvdLen, uint32_t fwt )
{
 800baa0:	b590      	push	{r4, r7, lr}
 800baa2:	b099      	sub	sp, #100	@ 0x64
 800baa4:	af04      	add	r7, sp, #16
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	607a      	str	r2, [r7, #4]
 800baaa:	603b      	str	r3, [r7, #0]
 800baac:	460b      	mov	r3, r1
 800baae:	817b      	strh	r3, [r7, #10]
    rfalTransceiveContext ctx;
    
    /*******************************************************************************/
    /* The Data Exchange is divided in two different moments, the trigger/Start of *
     *  the transfer followed by the check until its completion                    */
    if( (gNfcDev.state >= RFAL_NFC_STATE_ACTIVATED) && (gNfcDev.activeDev != NULL) )
 800bab0:	4b73      	ldr	r3, [pc, #460]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bab2:	781b      	ldrb	r3, [r3, #0]
 800bab4:	2b1d      	cmp	r3, #29
 800bab6:	f240 80de 	bls.w	800bc76 <rfalNfcDataExchangeStart+0x1d6>
 800baba:	4b71      	ldr	r3, [pc, #452]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800babc:	68db      	ldr	r3, [r3, #12]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	f000 80d9 	beq.w	800bc76 <rfalNfcDataExchangeStart+0x1d6>
        
        /*******************************************************************************/
        /* In Listen mode is the Poller that initiates the communicatation             */
        /* Assign output parameters and rfalNfcDataExchangeGetStatus will return       */
        /* incoming data from Poller/Initiator                                         */
        if( (gNfcDev.state == RFAL_NFC_STATE_ACTIVATED) && rfalNfcIsRemDevPoller( gNfcDev.activeDev->type ) )
 800bac4:	4b6e      	ldr	r3, [pc, #440]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bac6:	781b      	ldrb	r3, [r3, #0]
 800bac8:	2b1e      	cmp	r3, #30
 800baca:	d124      	bne.n	800bb16 <rfalNfcDataExchangeStart+0x76>
 800bacc:	4b6c      	ldr	r3, [pc, #432]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bace:	68db      	ldr	r3, [r3, #12]
 800bad0:	781b      	ldrb	r3, [r3, #0]
 800bad2:	2b09      	cmp	r3, #9
 800bad4:	d91f      	bls.n	800bb16 <rfalNfcDataExchangeStart+0x76>
 800bad6:	4b6a      	ldr	r3, [pc, #424]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bad8:	68db      	ldr	r3, [r3, #12]
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	2b0f      	cmp	r3, #15
 800bade:	d81a      	bhi.n	800bb16 <rfalNfcDataExchangeStart+0x76>
        {
            if( txDataLen > 0U )
 800bae0:	897b      	ldrh	r3, [r7, #10]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d001      	beq.n	800baea <rfalNfcDataExchangeStart+0x4a>
            {
                return RFAL_ERR_WRONG_STATE;
 800bae6:	2321      	movs	r3, #33	@ 0x21
 800bae8:	e0c6      	b.n	800bc78 <rfalNfcDataExchangeStart+0x1d8>
            }
            
            *rvdLen = (uint16_t*)&gNfcDev.rxLen;
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	4a65      	ldr	r2, [pc, #404]	@ (800bc84 <rfalNfcDataExchangeStart+0x1e4>)
 800baee:	601a      	str	r2, [r3, #0]
            *rxData = (uint8_t*)(  (gNfcDev.activeDev->rfInterface == RFAL_NFC_INTERFACE_ISODEP) ? gNfcDev.rxBuf.isoDepBuf.apdu : 
 800baf0:	4b63      	ldr	r3, [pc, #396]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	7f5b      	ldrb	r3, [r3, #29]
 800baf6:	2b01      	cmp	r3, #1
 800baf8:	d008      	beq.n	800bb0c <rfalNfcDataExchangeStart+0x6c>
                                  ((gNfcDev.activeDev->rfInterface == RFAL_NFC_INTERFACE_NFCDEP) ? gNfcDev.rxBuf.nfcDepBuf.pdu  : gNfcDev.rxBuf.rfBuf));
 800bafa:	4b61      	ldr	r3, [pc, #388]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bafc:	68db      	ldr	r3, [r3, #12]
 800bafe:	7f5b      	ldrb	r3, [r3, #29]
 800bb00:	2b02      	cmp	r3, #2
 800bb02:	d101      	bne.n	800bb08 <rfalNfcDataExchangeStart+0x68>
 800bb04:	4b60      	ldr	r3, [pc, #384]	@ (800bc88 <rfalNfcDataExchangeStart+0x1e8>)
 800bb06:	e002      	b.n	800bb0e <rfalNfcDataExchangeStart+0x6e>
 800bb08:	4b60      	ldr	r3, [pc, #384]	@ (800bc8c <rfalNfcDataExchangeStart+0x1ec>)
 800bb0a:	e000      	b.n	800bb0e <rfalNfcDataExchangeStart+0x6e>
            *rxData = (uint8_t*)(  (gNfcDev.activeDev->rfInterface == RFAL_NFC_INTERFACE_ISODEP) ? gNfcDev.rxBuf.isoDepBuf.apdu : 
 800bb0c:	4b60      	ldr	r3, [pc, #384]	@ (800bc90 <rfalNfcDataExchangeStart+0x1f0>)
 800bb0e:	687a      	ldr	r2, [r7, #4]
 800bb10:	6013      	str	r3, [r2, #0]
            return RFAL_ERR_NONE;
 800bb12:	2300      	movs	r3, #0
 800bb14:	e0b0      	b.n	800bc78 <rfalNfcDataExchangeStart+0x1d8>
        }
        
        
        /*******************************************************************************/
        switch( gNfcDev.activeDev->rfInterface )                                      /* Check which RF interface shall be used/has been activated */
 800bb16:	4b5a      	ldr	r3, [pc, #360]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bb18:	68db      	ldr	r3, [r3, #12]
 800bb1a:	7f5b      	ldrb	r3, [r3, #29]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d002      	beq.n	800bb26 <rfalNfcDataExchangeStart+0x86>
 800bb20:	2b02      	cmp	r3, #2
 800bb22:	d022      	beq.n	800bb6a <rfalNfcDataExchangeStart+0xca>
 800bb24:	e095      	b.n	800bc52 <rfalNfcDataExchangeStart+0x1b2>
        {
            /*******************************************************************************/
            case RFAL_NFC_INTERFACE_RF:
    
                rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)txData, txDataLen, gNfcDev.rxBuf.rfBuf, sizeof(gNfcDev.rxBuf.rfBuf), &gNfcDev.rxLen, RFAL_TXRX_FLAGS_DEFAULT, fwt );
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	633b      	str	r3, [r7, #48]	@ 0x30
 800bb2a:	897b      	ldrh	r3, [r7, #10]
 800bb2c:	00db      	lsls	r3, r3, #3
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800bb32:	4b56      	ldr	r3, [pc, #344]	@ (800bc8c <rfalNfcDataExchangeStart+0x1ec>)
 800bb34:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bb36:	f44f 6301 	mov.w	r3, #2064	@ 0x810
 800bb3a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800bb3c:	4b51      	ldr	r3, [pc, #324]	@ (800bc84 <rfalNfcDataExchangeStart+0x1e4>)
 800bb3e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb40:	2300      	movs	r3, #0
 800bb42:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bb46:	64bb      	str	r3, [r7, #72]	@ 0x48
                ctx.txBufLen = txDataLen;    /* RF interface uses number of bits */
 800bb48:	897b      	ldrh	r3, [r7, #10]
 800bb4a:	86bb      	strh	r3, [r7, #52]	@ 0x34
            
                *rxData = (uint8_t*)gNfcDev.rxBuf.rfBuf;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	4a4f      	ldr	r2, [pc, #316]	@ (800bc8c <rfalNfcDataExchangeStart+0x1ec>)
 800bb50:	601a      	str	r2, [r3, #0]
                *rvdLen = (uint16_t*)&gNfcDev.rxLen;
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	4a4b      	ldr	r2, [pc, #300]	@ (800bc84 <rfalNfcDataExchangeStart+0x1e4>)
 800bb56:	601a      	str	r2, [r3, #0]
                err = rfalStartTransceive( &ctx );
 800bb58:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f7f6 f951 	bl	8001e04 <rfalStartTransceive>
 800bb62:	4603      	mov	r3, r0
 800bb64:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                break;
 800bb68:	e077      	b.n	800bc5a <rfalNfcDataExchangeStart+0x1ba>
            /*******************************************************************************/
            case RFAL_NFC_INTERFACE_NFCDEP:
            {
                rfalNfcDepPduTxRxParam rfalNfcDepTxRx;
                
                if( txDataLen > sizeof(gNfcDev.txBuf.nfcDepBuf.pdu) )
 800bb6a:	897b      	ldrh	r3, [r7, #10]
 800bb6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb70:	d901      	bls.n	800bb76 <rfalNfcDataExchangeStart+0xd6>
                {
                    return RFAL_ERR_NOMEM;
 800bb72:	2301      	movs	r3, #1
 800bb74:	e080      	b.n	800bc78 <rfalNfcDataExchangeStart+0x1d8>
                }
                
                if( txDataLen > 0U)
 800bb76:	897b      	ldrh	r3, [r7, #10]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d005      	beq.n	800bb88 <rfalNfcDataExchangeStart+0xe8>
                {
                    RFAL_MEMCPY( (uint8_t*)gNfcDev.txBuf.nfcDepBuf.pdu, txData, txDataLen );
 800bb7c:	897b      	ldrh	r3, [r7, #10]
 800bb7e:	461a      	mov	r2, r3
 800bb80:	68f9      	ldr	r1, [r7, #12]
 800bb82:	4844      	ldr	r0, [pc, #272]	@ (800bc94 <rfalNfcDataExchangeStart+0x1f4>)
 800bb84:	f005 fd34 	bl	80115f0 <memcpy>
                }
                
                rfalNfcDepTxRx.DID       = RFAL_NFCDEP_DID_KEEP;
 800bb88:	23ff      	movs	r3, #255	@ 0xff
 800bb8a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                rfalNfcDepTxRx.FSx       = rfalNfcIsRemDevListener(gNfcDev.activeDev->type) ?
 800bb8e:	4b3c      	ldr	r3, [pc, #240]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bb90:	68db      	ldr	r3, [r3, #12]
 800bb92:	781b      	ldrb	r3, [r3, #0]
 800bb94:	2b05      	cmp	r3, #5
 800bb96:	d81a      	bhi.n	800bbce <rfalNfcDataExchangeStart+0x12e>
                                           rfalNfcDepLR2FS( (uint8_t)rfalNfcDepPP2LR( gNfcDev.activeDev->proto.nfcDep.activation.Target.ATR_RES.PPt ) ) :
 800bb98:	4b39      	ldr	r3, [pc, #228]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bb9a:	68db      	ldr	r3, [r3, #12]
 800bb9c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bba0:	091b      	lsrs	r3, r3, #4
 800bba2:	b2db      	uxtb	r3, r3
 800bba4:	f003 0303 	and.w	r3, r3, #3
 800bba8:	3301      	adds	r3, #1
 800bbaa:	019b      	lsls	r3, r3, #6
                rfalNfcDepTxRx.FSx       = rfalNfcIsRemDevListener(gNfcDev.activeDev->type) ?
 800bbac:	2bfd      	cmp	r3, #253	@ 0xfd
 800bbae:	d80c      	bhi.n	800bbca <rfalNfcDataExchangeStart+0x12a>
                                           rfalNfcDepLR2FS( (uint8_t)rfalNfcDepPP2LR( gNfcDev.activeDev->proto.nfcDep.activation.Target.ATR_RES.PPt ) ) :
 800bbb0:	4b33      	ldr	r3, [pc, #204]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bbb2:	68db      	ldr	r3, [r3, #12]
 800bbb4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bbb8:	091b      	lsrs	r3, r3, #4
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	f003 0303 	and.w	r3, r3, #3
 800bbc0:	3301      	adds	r3, #1
                rfalNfcDepTxRx.FSx       = rfalNfcIsRemDevListener(gNfcDev.activeDev->type) ?
 800bbc2:	b29b      	uxth	r3, r3
 800bbc4:	019b      	lsls	r3, r3, #6
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	e01b      	b.n	800bc02 <rfalNfcDataExchangeStart+0x162>
 800bbca:	23fe      	movs	r3, #254	@ 0xfe
 800bbcc:	e019      	b.n	800bc02 <rfalNfcDataExchangeStart+0x162>
                                           rfalNfcDepLR2FS( (uint8_t)rfalNfcDepPP2LR( gNfcDev.activeDev->proto.nfcDep.activation.Initiator.ATR_REQ.PPi ) );
 800bbce:	4b2c      	ldr	r3, [pc, #176]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bbd0:	68db      	ldr	r3, [r3, #12]
 800bbd2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bbd6:	091b      	lsrs	r3, r3, #4
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	f003 0303 	and.w	r3, r3, #3
 800bbde:	3301      	adds	r3, #1
 800bbe0:	019b      	lsls	r3, r3, #6
                rfalNfcDepTxRx.FSx       = rfalNfcIsRemDevListener(gNfcDev.activeDev->type) ?
 800bbe2:	2bfd      	cmp	r3, #253	@ 0xfd
 800bbe4:	d80c      	bhi.n	800bc00 <rfalNfcDataExchangeStart+0x160>
                                           rfalNfcDepLR2FS( (uint8_t)rfalNfcDepPP2LR( gNfcDev.activeDev->proto.nfcDep.activation.Initiator.ATR_REQ.PPi ) );
 800bbe6:	4b26      	ldr	r3, [pc, #152]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bbee:	091b      	lsrs	r3, r3, #4
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	f003 0303 	and.w	r3, r3, #3
 800bbf6:	3301      	adds	r3, #1
                rfalNfcDepTxRx.FSx       = rfalNfcIsRemDevListener(gNfcDev.activeDev->type) ?
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	019b      	lsls	r3, r3, #6
 800bbfc:	b29b      	uxth	r3, r3
 800bbfe:	e000      	b.n	800bc02 <rfalNfcDataExchangeStart+0x162>
 800bc00:	23fe      	movs	r3, #254	@ 0xfe
 800bc02:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                rfalNfcDepTxRx.dFWT      = gNfcDev.activeDev->proto.nfcDep.info.dFWT;
 800bc04:	4b1e      	ldr	r3, [pc, #120]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bc06:	68db      	ldr	r3, [r3, #12]
 800bc08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc0a:	62bb      	str	r3, [r7, #40]	@ 0x28
                rfalNfcDepTxRx.FWT       = gNfcDev.activeDev->proto.nfcDep.info.FWT;
 800bc0c:	4b1c      	ldr	r3, [pc, #112]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bc0e:	68db      	ldr	r3, [r3, #12]
 800bc10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc12:	627b      	str	r3, [r7, #36]	@ 0x24
                rfalNfcDepTxRx.txBuf     = &gNfcDev.txBuf.nfcDepBuf;
 800bc14:	4b20      	ldr	r3, [pc, #128]	@ (800bc98 <rfalNfcDataExchangeStart+0x1f8>)
 800bc16:	613b      	str	r3, [r7, #16]
                rfalNfcDepTxRx.txBufLen  = txDataLen;
 800bc18:	897b      	ldrh	r3, [r7, #10]
 800bc1a:	82bb      	strh	r3, [r7, #20]
                rfalNfcDepTxRx.rxBuf     = &gNfcDev.rxBuf.nfcDepBuf;
 800bc1c:	4b1b      	ldr	r3, [pc, #108]	@ (800bc8c <rfalNfcDataExchangeStart+0x1ec>)
 800bc1e:	61bb      	str	r3, [r7, #24]
                rfalNfcDepTxRx.rxLen     = &gNfcDev.rxLen;
 800bc20:	4b18      	ldr	r3, [pc, #96]	@ (800bc84 <rfalNfcDataExchangeStart+0x1e4>)
 800bc22:	61fb      	str	r3, [r7, #28]
                rfalNfcDepTxRx.tmpBuf    = &gNfcDev.tmpBuf.nfcDepBuf;
 800bc24:	4b1d      	ldr	r3, [pc, #116]	@ (800bc9c <rfalNfcDataExchangeStart+0x1fc>)
 800bc26:	623b      	str	r3, [r7, #32]
                *rxData                  = (uint8_t*)gNfcDev.rxBuf.nfcDepBuf.pdu;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	4a17      	ldr	r2, [pc, #92]	@ (800bc88 <rfalNfcDataExchangeStart+0x1e8>)
 800bc2c:	601a      	str	r2, [r3, #0]
                *rvdLen                  = (uint16_t*)&gNfcDev.rxLen;
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	4a14      	ldr	r2, [pc, #80]	@ (800bc84 <rfalNfcDataExchangeStart+0x1e4>)
 800bc32:	601a      	str	r2, [r3, #0]
                
                /*******************************************************************************/
                /* Trigger a RFAL NFC-DEP Transceive                                           */
                err = rfalNfcDepStartPduTransceive( rfalNfcDepTxRx );                          
 800bc34:	466c      	mov	r4, sp
 800bc36:	f107 0320 	add.w	r3, r7, #32
 800bc3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bc3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bc40:	f107 0310 	add.w	r3, r7, #16
 800bc44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bc46:	f003 f963 	bl	800ef10 <rfalNfcDepStartPduTransceive>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800bc50:	e003      	b.n	800bc5a <rfalNfcDataExchangeStart+0x1ba>
            }
        #endif /* RFAL_FEATURE_NFC_DEP */

            /*******************************************************************************/
            default:
                err = RFAL_ERR_PARAM;
 800bc52:	2307      	movs	r3, #7
 800bc54:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                break;
 800bc58:	bf00      	nop
        }
        
        /* If a transceive has succesfully started flag Data Exchange as ongoing */
        if( err == RFAL_ERR_NONE )
 800bc5a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d106      	bne.n	800bc70 <rfalNfcDataExchangeStart+0x1d0>
        {
            gNfcDev.dataExErr = RFAL_ERR_BUSY;
 800bc62:	4b07      	ldr	r3, [pc, #28]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bc64:	2202      	movs	r2, #2
 800bc66:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
            gNfcDev.state     = RFAL_NFC_STATE_DATAEXCHANGE;
 800bc6a:	4b05      	ldr	r3, [pc, #20]	@ (800bc80 <rfalNfcDataExchangeStart+0x1e0>)
 800bc6c:	221f      	movs	r2, #31
 800bc6e:	701a      	strb	r2, [r3, #0]
        }
        
        return err;
 800bc70:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800bc74:	e000      	b.n	800bc78 <rfalNfcDataExchangeStart+0x1d8>
    }
    
    return RFAL_ERR_WRONG_STATE;
 800bc76:	2321      	movs	r3, #33	@ 0x21
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3754      	adds	r7, #84	@ 0x54
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	bd90      	pop	{r4, r7, pc}
 800bc80:	20000650 	.word	0x20000650
 800bc84:	20000d96 	.word	0x20000d96
 800bc88:	20000b96 	.word	0x20000b96
 800bc8c:	20000b91 	.word	0x20000b91
 800bc90:	20000b94 	.word	0x20000b94
 800bc94:	20000991 	.word	0x20000991
 800bc98:	2000098c 	.word	0x2000098c
 800bc9c:	20000d98 	.word	0x20000d98

0800bca0 <rfalNfcDataExchangeGetStatus>:


/*******************************************************************************/
ReturnCode rfalNfcDataExchangeGetStatus( void )
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Check if it's the first frame received in Listen mode */
    if( gNfcDev.state == RFAL_NFC_STATE_ACTIVATED )
 800bca4:	4b37      	ldr	r3, [pc, #220]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	2b1e      	cmp	r3, #30
 800bcaa:	d114      	bne.n	800bcd6 <rfalNfcDataExchangeGetStatus+0x36>
    {
        /* Continue data exchange as normal */
        gNfcDev.dataExErr = RFAL_ERR_BUSY;
 800bcac:	4b35      	ldr	r3, [pc, #212]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcae:	2202      	movs	r2, #2
 800bcb0:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
        gNfcDev.state     = RFAL_NFC_STATE_DATAEXCHANGE;
 800bcb4:	4b33      	ldr	r3, [pc, #204]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcb6:	221f      	movs	r2, #31
 800bcb8:	701a      	strb	r2, [r3, #0]
        
        /* Check if we performing in T3T CE */
        if( (gNfcDev.activeDev->type == RFAL_NFC_POLL_TYPE_NFCF) && (gNfcDev.activeDev->rfInterface == RFAL_NFC_INTERFACE_RF) )
 800bcba:	4b32      	ldr	r3, [pc, #200]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	781b      	ldrb	r3, [r3, #0]
 800bcc0:	2b0c      	cmp	r3, #12
 800bcc2:	d108      	bne.n	800bcd6 <rfalNfcDataExchangeGetStatus+0x36>
 800bcc4:	4b2f      	ldr	r3, [pc, #188]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcc6:	68db      	ldr	r3, [r3, #12]
 800bcc8:	7f5b      	ldrb	r3, [r3, #29]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d103      	bne.n	800bcd6 <rfalNfcDataExchangeGetStatus+0x36>
        {
            /* The first frame has been retrieved by rfalListenMode, flag data immediately                  */
            /* Can only call rfalGetTransceiveStatus() after starting a transceive with rfalStartTransceive */
            gNfcDev.dataExErr = RFAL_ERR_NONE;
 800bcce:	4b2d      	ldr	r3, [pc, #180]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
    }
    
    
    /*******************************************************************************/
    /* Check if we are in we have been placed to sleep, and return last error     */
    if( gNfcDev.state == RFAL_NFC_STATE_LISTEN_SLEEP )
 800bcd6:	4b2b      	ldr	r3, [pc, #172]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	2b17      	cmp	r3, #23
 800bcdc:	d103      	bne.n	800bce6 <rfalNfcDataExchangeGetStatus+0x46>
    {
        return gNfcDev.dataExErr;                                /* RFAL_ERR_SLEEP_REQ */
 800bcde:	4b29      	ldr	r3, [pc, #164]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bce0:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 800bce4:	e04c      	b.n	800bd80 <rfalNfcDataExchangeGetStatus+0xe0>
    }

    
    /*******************************************************************************/    
    /* Check if Data exchange has been started */
    if( (gNfcDev.state != RFAL_NFC_STATE_DATAEXCHANGE) && (gNfcDev.state != RFAL_NFC_STATE_DATAEXCHANGE_DONE) )
 800bce6:	4b27      	ldr	r3, [pc, #156]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bce8:	781b      	ldrb	r3, [r3, #0]
 800bcea:	2b1f      	cmp	r3, #31
 800bcec:	d005      	beq.n	800bcfa <rfalNfcDataExchangeGetStatus+0x5a>
 800bcee:	4b25      	ldr	r3, [pc, #148]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcf0:	781b      	ldrb	r3, [r3, #0]
 800bcf2:	2b21      	cmp	r3, #33	@ 0x21
 800bcf4:	d001      	beq.n	800bcfa <rfalNfcDataExchangeGetStatus+0x5a>
    {
        return RFAL_ERR_WRONG_STATE;
 800bcf6:	2321      	movs	r3, #33	@ 0x21
 800bcf8:	e042      	b.n	800bd80 <rfalNfcDataExchangeGetStatus+0xe0>
    }
    
    /* Check if Data exchange is still ongoing */
    if( gNfcDev.dataExErr == RFAL_ERR_BUSY )
 800bcfa:	4b22      	ldr	r3, [pc, #136]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bcfc:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	d13a      	bne.n	800bd7a <rfalNfcDataExchangeGetStatus+0xda>
    {
        switch( gNfcDev.activeDev->rfInterface )
 800bd04:	4b1f      	ldr	r3, [pc, #124]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd06:	68db      	ldr	r3, [r3, #12]
 800bd08:	7f5b      	ldrb	r3, [r3, #29]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d002      	beq.n	800bd14 <rfalNfcDataExchangeGetStatus+0x74>
 800bd0e:	2b02      	cmp	r3, #2
 800bd10:	d008      	beq.n	800bd24 <rfalNfcDataExchangeGetStatus+0x84>
 800bd12:	e00f      	b.n	800bd34 <rfalNfcDataExchangeGetStatus+0x94>
        {
            /*******************************************************************************/
            case RFAL_NFC_INTERFACE_RF:
                gNfcDev.dataExErr = rfalGetTransceiveStatus();
 800bd14:	f7f6 fad2 	bl	80022bc <rfalGetTransceiveStatus>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	461a      	mov	r2, r3
 800bd1c:	4b19      	ldr	r3, [pc, #100]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd1e:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
                break;
 800bd22:	e00c      	b.n	800bd3e <rfalNfcDataExchangeGetStatus+0x9e>
                
            /*******************************************************************************/
        #if RFAL_FEATURE_NFC_DEP
            case RFAL_NFC_INTERFACE_NFCDEP:

                gNfcDev.dataExErr = rfalNfcDepGetPduTransceiveStatus();
 800bd24:	f003 f934 	bl	800ef90 <rfalNfcDepGetPduTransceiveStatus>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	4b15      	ldr	r3, [pc, #84]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd2e:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320

                break;
 800bd32:	e004      	b.n	800bd3e <rfalNfcDataExchangeGetStatus+0x9e>
        #endif /* RFAL_FEATURE_NFC_DEP */
                
            /*******************************************************************************/
            default:
                gNfcDev.dataExErr = RFAL_ERR_PARAM;
 800bd34:	4b13      	ldr	r3, [pc, #76]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd36:	2207      	movs	r2, #7
 800bd38:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
                break;
 800bd3c:	bf00      	nop
        }
        
    #if  RFAL_FEATURE_LISTEN_MODE
        /*******************************************************************************/
        /* If a Sleep request has been received (Listen Mode) go to sleep immediately  */
        if( gNfcDev.dataExErr == RFAL_ERR_SLEEP_REQ )
 800bd3e:	4b11      	ldr	r3, [pc, #68]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd40:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 800bd44:	2b20      	cmp	r3, #32
 800bd46:	d118      	bne.n	800bd7a <rfalNfcDataExchangeGetStatus+0xda>
        {
            RFAL_EXIT_ON_ERR( gNfcDev.dataExErr, rfalListenSleepStart( RFAL_LM_STATE_SLEEP_A, gNfcDev.rxBuf.rfBuf, sizeof(gNfcDev.rxBuf.rfBuf), &gNfcDev.rxLen ) );
 800bd48:	4b0f      	ldr	r3, [pc, #60]	@ (800bd88 <rfalNfcDataExchangeGetStatus+0xe8>)
 800bd4a:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800bd4e:	490f      	ldr	r1, [pc, #60]	@ (800bd8c <rfalNfcDataExchangeGetStatus+0xec>)
 800bd50:	200c      	movs	r0, #12
 800bd52:	f7f8 f83b 	bl	8003dcc <rfalListenSleepStart>
 800bd56:	4603      	mov	r3, r0
 800bd58:	461a      	mov	r2, r3
 800bd5a:	4b0a      	ldr	r3, [pc, #40]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd5c:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
 800bd60:	4b08      	ldr	r3, [pc, #32]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd62:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d003      	beq.n	800bd72 <rfalNfcDataExchangeGetStatus+0xd2>
 800bd6a:	4b06      	ldr	r3, [pc, #24]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd6c:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 800bd70:	e006      	b.n	800bd80 <rfalNfcDataExchangeGetStatus+0xe0>
            
            /* If set Sleep was succesfull keep restore the Sleep request signal */
            gNfcDev.dataExErr = RFAL_ERR_SLEEP_REQ;
 800bd72:	4b04      	ldr	r3, [pc, #16]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd74:	2220      	movs	r2, #32
 800bd76:	f8a3 2320 	strh.w	r2, [r3, #800]	@ 0x320
        }
    #endif /* RFAL_FEATURE_LISTEN_MODE */
        
    }
    
    return gNfcDev.dataExErr;
 800bd7a:	4b02      	ldr	r3, [pc, #8]	@ (800bd84 <rfalNfcDataExchangeGetStatus+0xe4>)
 800bd7c:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	bd80      	pop	{r7, pc}
 800bd84:	20000650 	.word	0x20000650
 800bd88:	20000d96 	.word	0x20000d96
 800bd8c:	20000b91 	.word	0x20000b91

0800bd90 <rfalNfcPollTechDetetection>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollTechDetetection( void )
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
    ReturnCode err;

    err = RFAL_ERR_NONE;
 800bd96:	2300      	movs	r3, #0
 800bd98:	81fb      	strh	r3, [r7, #14]
    
    
    /*******************************************************************************/
    /* AP2P Technology Detection                                                   */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_AP2P) != 0U) )
 800bd9a:	4b99      	ldr	r3, [pc, #612]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bd9c:	8a5b      	ldrh	r3, [r3, #18]
 800bd9e:	f003 0310 	and.w	r3, r3, #16
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d070      	beq.n	800be88 <rfalNfcPollTechDetetection+0xf8>
 800bda6:	4b96      	ldr	r3, [pc, #600]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bda8:	889b      	ldrh	r3, [r3, #4]
 800bdaa:	f003 0310 	and.w	r3, r3, #16
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d06a      	beq.n	800be88 <rfalNfcPollTechDetetection+0xf8>
    {

    #if RFAL_FEATURE_NFC_DEP
    
        if( !gNfcDev.isTechInit )
 800bdb2:	4b93      	ldr	r3, [pc, #588]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bdb4:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800bdb8:	f083 0301 	eor.w	r3, r3, #1
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d02a      	beq.n	800be18 <rfalNfcPollTechDetetection+0x88>
        {
            RFAL_EXIT_ON_ERR( err, rfalSetMode( RFAL_MODE_POLL_ACTIVE_P2P, gNfcDev.disc.ap2pBR, gNfcDev.disc.ap2pBR ) );
 800bdc2:	4b8f      	ldr	r3, [pc, #572]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bdc4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800bdc8:	4a8d      	ldr	r2, [pc, #564]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bdca:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800bdce:	4619      	mov	r1, r3
 800bdd0:	2009      	movs	r0, #9
 800bdd2:	f7f5 fadb 	bl	800138c <rfalSetMode>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	81fb      	strh	r3, [r7, #14]
 800bdda:	89fb      	ldrh	r3, [r7, #14]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d001      	beq.n	800bde4 <rfalNfcPollTechDetetection+0x54>
 800bde0:	89fb      	ldrh	r3, [r7, #14]
 800bde2:	e12d      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
            rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 800bde4:	2000      	movs	r0, #0
 800bde6:	f7f5 fef5 	bl	8001bd4 <rfalSetErrorHandling>
            rfalSetFDTListen( RFAL_FDT_LISTEN_AP2P_POLLER );
 800bdea:	2040      	movs	r0, #64	@ 0x40
 800bdec:	f7f5 ff28 	bl	8001c40 <rfalSetFDTListen>
            rfalSetFDTPoll( RFAL_FDT_POLL_AP2P_POLLER );
 800bdf0:	f641 2090 	movw	r0, #6800	@ 0x1a90
 800bdf4:	f7f5 ff0e 	bl	8001c14 <rfalSetFDTPoll>
            rfalSetGT( RFAL_GT_AP2P_ADJUSTED );
 800bdf8:	4882      	ldr	r0, [pc, #520]	@ (800c004 <rfalNfcPollTechDetetection+0x274>)
 800bdfa:	f7f5 ff35 	bl	8001c68 <rfalSetGT>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                                /* Turns the Field On and starts GT timer */
 800bdfe:	f7f5 ff61 	bl	8001cc4 <rfalFieldOnAndStartGT>
 800be02:	4603      	mov	r3, r0
 800be04:	81fb      	strh	r3, [r7, #14]
 800be06:	89fb      	ldrh	r3, [r7, #14]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d001      	beq.n	800be10 <rfalNfcPollTechDetetection+0x80>
 800be0c:	89fb      	ldrh	r3, [r7, #14]
 800be0e:	e117      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
            gNfcDev.isTechInit = true;
 800be10:	4b7b      	ldr	r3, [pc, #492]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be12:	2201      	movs	r2, #1
 800be14:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }

        if( rfalIsGTExpired() )                                                              /* Wait until Guard Time is fulfilled */
 800be18:	f7f5 ff3c 	bl	8001c94 <rfalIsGTExpired>
 800be1c:	4603      	mov	r3, r0
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d030      	beq.n	800be84 <rfalNfcPollTechDetetection+0xf4>
        {
            gNfcDev.techs2do &= ~RFAL_NFC_POLL_TECH_AP2P;
 800be22:	4b77      	ldr	r3, [pc, #476]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be24:	889b      	ldrh	r3, [r3, #4]
 800be26:	f023 0310 	bic.w	r3, r3, #16
 800be2a:	b29a      	uxth	r2, r3
 800be2c:	4b74      	ldr	r3, [pc, #464]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be2e:	809a      	strh	r2, [r3, #4]
            
            err = rfalNfcNfcDepActivate( gNfcDev.devList, RFAL_NFCDEP_COMM_ACTIVE, NULL, 0 );/* Poll for NFC-A devices */
 800be30:	2300      	movs	r3, #0
 800be32:	2200      	movs	r2, #0
 800be34:	2101      	movs	r1, #1
 800be36:	4874      	ldr	r0, [pc, #464]	@ (800c008 <rfalNfcPollTechDetetection+0x278>)
 800be38:	f000 fc54 	bl	800c6e4 <rfalNfcNfcDepActivate>
 800be3c:	4603      	mov	r3, r0
 800be3e:	81fb      	strh	r3, [r7, #14]
            if( err == RFAL_ERR_NONE )
 800be40:	89fb      	ldrh	r3, [r7, #14]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d118      	bne.n	800be78 <rfalNfcPollTechDetetection+0xe8>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_AP2P;
 800be46:	4b6e      	ldr	r3, [pc, #440]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be48:	885b      	ldrh	r3, [r3, #2]
 800be4a:	f043 0310 	orr.w	r3, r3, #16
 800be4e:	b29a      	uxth	r2, r3
 800be50:	4b6b      	ldr	r3, [pc, #428]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be52:	805a      	strh	r2, [r3, #2]
                
                gNfcDev.devList->type        = RFAL_NFC_LISTEN_TYPE_AP2P;
 800be54:	4b6a      	ldr	r3, [pc, #424]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be56:	2205      	movs	r2, #5
 800be58:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                gNfcDev.devList->rfInterface = RFAL_NFC_INTERFACE_NFCDEP;
 800be5c:	4b68      	ldr	r3, [pc, #416]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be5e:	2202      	movs	r2, #2
 800be60:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
                gNfcDev.devCnt++;
 800be64:	4b66      	ldr	r3, [pc, #408]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be66:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800be6a:	3301      	adds	r3, #1
 800be6c:	b2da      	uxtb	r2, r3
 800be6e:	4b64      	ldr	r3, [pc, #400]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be70:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                
                return RFAL_ERR_NONE;
 800be74:	2300      	movs	r3, #0
 800be76:	e0e3      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
            }
            
            gNfcDev.isTechInit = false;
 800be78:	4b61      	ldr	r3, [pc, #388]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be7a:	2200      	movs	r2, #0
 800be7c:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            rfalFieldOff();
 800be80:	f7f5 ffa8 	bl	8001dd4 <rfalFieldOff>
        }

        return RFAL_ERR_BUSY;
 800be84:	2302      	movs	r3, #2
 800be86:	e0db      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
    
    
    /*******************************************************************************/
    /* Turn Field On if Passive Poll technologies are enabled                      */
    /*******************************************************************************/
    if( (!gNfcDev.isFieldOn) && ( (gNfcDev.disc.techs2Find & (RFAL_NFC_POLL_TECH_A | RFAL_NFC_POLL_TECH_B | RFAL_NFC_POLL_TECH_F | RFAL_NFC_POLL_TECH_V | RFAL_NFC_POLL_TECH_ST25TB | RFAL_NFC_POLL_TECH_PROP)) != 0U) )
 800be88:	4b5d      	ldr	r3, [pc, #372]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be8a:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 800be8e:	f083 0301 	eor.w	r3, r3, #1
 800be92:	b2db      	uxtb	r3, r3
 800be94:	2b00      	cmp	r3, #0
 800be96:	d014      	beq.n	800bec2 <rfalNfcPollTechDetetection+0x132>
 800be98:	4b59      	ldr	r3, [pc, #356]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800be9a:	8a5b      	ldrh	r3, [r3, #18]
 800be9c:	f003 036f 	and.w	r3, r3, #111	@ 0x6f
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d00e      	beq.n	800bec2 <rfalNfcPollTechDetetection+0x132>
    {
        RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                              /* Turns the Field On  */
 800bea4:	f7f5 ff0e 	bl	8001cc4 <rfalFieldOnAndStartGT>
 800bea8:	4603      	mov	r3, r0
 800beaa:	81fb      	strh	r3, [r7, #14]
 800beac:	89fb      	ldrh	r3, [r7, #14]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d001      	beq.n	800beb6 <rfalNfcPollTechDetetection+0x126>
 800beb2:	89fb      	ldrh	r3, [r7, #14]
 800beb4:	e0c4      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
        gNfcDev.isFieldOn = true;
 800beb6:	4b52      	ldr	r3, [pc, #328]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800beb8:	2201      	movs	r2, #1
 800beba:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
        return RFAL_ERR_BUSY;
 800bebe:	2302      	movs	r3, #2
 800bec0:	e0be      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>

    
    /*******************************************************************************/
    /* Passive NFC-A Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_A) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_A) != 0U) )
 800bec2:	4b4f      	ldr	r3, [pc, #316]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bec4:	8a5b      	ldrh	r3, [r3, #18]
 800bec6:	f003 0301 	and.w	r3, r3, #1
 800beca:	2b00      	cmp	r3, #0
    
    
    /*******************************************************************************/
    /* Passive NFC-B Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_B) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_B) != 0U) )
 800becc:	4b4c      	ldr	r3, [pc, #304]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bece:	8a5b      	ldrh	r3, [r3, #18]
 800bed0:	f003 0302 	and.w	r3, r3, #2
 800bed4:	2b00      	cmp	r3, #0
    }
    
    /*******************************************************************************/
    /* Passive NFC-F Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_F) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_F) != 0U) )
 800bed6:	4b4a      	ldr	r3, [pc, #296]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bed8:	8a5b      	ldrh	r3, [r3, #18]
 800beda:	f003 0304 	and.w	r3, r3, #4
 800bede:	2b00      	cmp	r3, #0
    
    
    /*******************************************************************************/
    /* Passive NFC-V Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_V) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_V) != 0U) )
 800bee0:	4b47      	ldr	r3, [pc, #284]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bee2:	8a5b      	ldrh	r3, [r3, #18]
 800bee4:	f003 0308 	and.w	r3, r3, #8
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d045      	beq.n	800bf78 <rfalNfcPollTechDetetection+0x1e8>
 800beec:	4b44      	ldr	r3, [pc, #272]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800beee:	889b      	ldrh	r3, [r3, #4]
 800bef0:	f003 0308 	and.w	r3, r3, #8
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d03f      	beq.n	800bf78 <rfalNfcPollTechDetetection+0x1e8>
    {
    #if RFAL_FEATURE_NFCV
        
        rfalNfcvInventoryRes invRes;
 
        if( !gNfcDev.isTechInit )
 800bef8:	4b41      	ldr	r3, [pc, #260]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800befa:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800befe:	f083 0301 	eor.w	r3, r3, #1
 800bf02:	b2db      	uxtb	r3, r3
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d015      	beq.n	800bf34 <rfalNfcPollTechDetetection+0x1a4>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcvPollerInitialize() );                      /* Initialize RFAL for NFC-V */
 800bf08:	f003 f92a 	bl	800f160 <rfalNfcvPollerInitialize>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	81fb      	strh	r3, [r7, #14]
 800bf10:	89fb      	ldrh	r3, [r7, #14]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d001      	beq.n	800bf1a <rfalNfcPollTechDetetection+0x18a>
 800bf16:	89fb      	ldrh	r3, [r7, #14]
 800bf18:	e092      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field is already On only starts GT timer */
 800bf1a:	f7f5 fed3 	bl	8001cc4 <rfalFieldOnAndStartGT>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	81fb      	strh	r3, [r7, #14]
 800bf22:	89fb      	ldrh	r3, [r7, #14]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d001      	beq.n	800bf2c <rfalNfcPollTechDetetection+0x19c>
 800bf28:	89fb      	ldrh	r3, [r7, #14]
 800bf2a:	e089      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
            gNfcDev.isTechInit = true;
 800bf2c:	4b34      	ldr	r3, [pc, #208]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf2e:	2201      	movs	r2, #1
 800bf30:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
                
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 800bf34:	f7f5 feae 	bl	8001c94 <rfalIsGTExpired>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d01a      	beq.n	800bf74 <rfalNfcPollTechDetetection+0x1e4>
        {
            err = rfalNfcvPollerCheckPresence( &invRes );                             /* Poll for NFC-V devices */
 800bf3e:	463b      	mov	r3, r7
 800bf40:	4618      	mov	r0, r3
 800bf42:	f003 f931 	bl	800f1a8 <rfalNfcvPollerCheckPresence>
 800bf46:	4603      	mov	r3, r0
 800bf48:	81fb      	strh	r3, [r7, #14]
            if( err == RFAL_ERR_NONE )
 800bf4a:	89fb      	ldrh	r3, [r7, #14]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d106      	bne.n	800bf5e <rfalNfcPollTechDetetection+0x1ce>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_V;
 800bf50:	4b2b      	ldr	r3, [pc, #172]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf52:	885b      	ldrh	r3, [r3, #2]
 800bf54:	f043 0308 	orr.w	r3, r3, #8
 800bf58:	b29a      	uxth	r2, r3
 800bf5a:	4b29      	ldr	r3, [pc, #164]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf5c:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 800bf5e:	4b28      	ldr	r3, [pc, #160]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf60:	2200      	movs	r2, #0
 800bf62:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_V;
 800bf66:	4b26      	ldr	r3, [pc, #152]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf68:	889b      	ldrh	r3, [r3, #4]
 800bf6a:	f023 0308 	bic.w	r3, r3, #8
 800bf6e:	b29a      	uxth	r2, r3
 800bf70:	4b23      	ldr	r3, [pc, #140]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf72:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 800bf74:	2302      	movs	r3, #2
 800bf76:	e063      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
    
    
    /*******************************************************************************/
    /* Passive Proprietary Technology ST25TB                                       */
    /*******************************************************************************/  
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_ST25TB) != 0U) )
 800bf78:	4b21      	ldr	r3, [pc, #132]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf7a:	8a5b      	ldrh	r3, [r3, #18]
 800bf7c:	f003 0320 	and.w	r3, r3, #32
 800bf80:	2b00      	cmp	r3, #0
    }
    
    /*******************************************************************************/
    /* Passive Proprietary Technology                                              */
    /*******************************************************************************/  
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_PROP) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_PROP) != 0U) )
 800bf82:	4b1f      	ldr	r3, [pc, #124]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf84:	8a5b      	ldrh	r3, [r3, #18]
 800bf86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d057      	beq.n	800c03e <rfalNfcPollTechDetetection+0x2ae>
 800bf8e:	4b1c      	ldr	r3, [pc, #112]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf90:	889b      	ldrh	r3, [r3, #4]
 800bf92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d051      	beq.n	800c03e <rfalNfcPollTechDetetection+0x2ae>
    {
        if( !gNfcDev.isTechInit )
 800bf9a:	4b19      	ldr	r3, [pc, #100]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bf9c:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800bfa0:	f083 0301 	eor.w	r3, r3, #1
 800bfa4:	b2db      	uxtb	r3, r3
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d01c      	beq.n	800bfe4 <rfalNfcPollTechDetetection+0x254>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );                    /* Initialize RFAL for Proprietary NFC */
 800bfaa:	4b15      	ldr	r3, [pc, #84]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bfac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d004      	beq.n	800bfbc <rfalNfcPollTechDetetection+0x22c>
 800bfb2:	4b13      	ldr	r3, [pc, #76]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bfb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfb6:	4798      	blx	r3
 800bfb8:	4603      	mov	r3, r0
 800bfba:	e000      	b.n	800bfbe <rfalNfcPollTechDetetection+0x22e>
 800bfbc:	2318      	movs	r3, #24
 800bfbe:	81fb      	strh	r3, [r7, #14]
 800bfc0:	89fb      	ldrh	r3, [r7, #14]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d001      	beq.n	800bfca <rfalNfcPollTechDetetection+0x23a>
 800bfc6:	89fb      	ldrh	r3, [r7, #14]
 800bfc8:	e03a      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field may already be On only starts GT timer */
 800bfca:	f7f5 fe7b 	bl	8001cc4 <rfalFieldOnAndStartGT>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	81fb      	strh	r3, [r7, #14]
 800bfd2:	89fb      	ldrh	r3, [r7, #14]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d001      	beq.n	800bfdc <rfalNfcPollTechDetetection+0x24c>
 800bfd8:	89fb      	ldrh	r3, [r7, #14]
 800bfda:	e031      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
            gNfcDev.isTechInit = true;
 800bfdc:	4b08      	ldr	r3, [pc, #32]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bfde:	2201      	movs	r2, #1
 800bfe0:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
     
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 800bfe4:	f7f5 fe56 	bl	8001c94 <rfalIsGTExpired>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d025      	beq.n	800c03a <rfalNfcPollTechDetetection+0x2aa>
        {
            err = rfalNfcpCbPollerTechnologyDetection();                              /* Poll for devices */
 800bfee:	4b04      	ldr	r3, [pc, #16]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d00a      	beq.n	800c00c <rfalNfcPollTechDetetection+0x27c>
 800bff6:	4b02      	ldr	r3, [pc, #8]	@ (800c000 <rfalNfcPollTechDetetection+0x270>)
 800bff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bffa:	4798      	blx	r3
 800bffc:	4603      	mov	r3, r0
 800bffe:	e006      	b.n	800c00e <rfalNfcPollTechDetetection+0x27e>
 800c000:	20000650 	.word	0x20000650
 800c004:	00063510 	.word	0x00063510
 800c008:	20000710 	.word	0x20000710
 800c00c:	2304      	movs	r3, #4
 800c00e:	81fb      	strh	r3, [r7, #14]
            if( err == RFAL_ERR_NONE )
 800c010:	89fb      	ldrh	r3, [r7, #14]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d106      	bne.n	800c024 <rfalNfcPollTechDetetection+0x294>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_PROP;
 800c016:	4b0c      	ldr	r3, [pc, #48]	@ (800c048 <rfalNfcPollTechDetetection+0x2b8>)
 800c018:	885b      	ldrh	r3, [r3, #2]
 800c01a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c01e:	b29a      	uxth	r2, r3
 800c020:	4b09      	ldr	r3, [pc, #36]	@ (800c048 <rfalNfcPollTechDetetection+0x2b8>)
 800c022:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 800c024:	4b08      	ldr	r3, [pc, #32]	@ (800c048 <rfalNfcPollTechDetetection+0x2b8>)
 800c026:	2200      	movs	r2, #0
 800c028:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_PROP;
 800c02c:	4b06      	ldr	r3, [pc, #24]	@ (800c048 <rfalNfcPollTechDetetection+0x2b8>)
 800c02e:	889b      	ldrh	r3, [r3, #4]
 800c030:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c034:	b29a      	uxth	r2, r3
 800c036:	4b04      	ldr	r3, [pc, #16]	@ (800c048 <rfalNfcPollTechDetetection+0x2b8>)
 800c038:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 800c03a:	2302      	movs	r3, #2
 800c03c:	e000      	b.n	800c040 <rfalNfcPollTechDetetection+0x2b0>
    }
    
    return RFAL_ERR_NONE;
 800c03e:	2300      	movs	r3, #0
}
 800c040:	4618      	mov	r0, r3
 800c042:	3710      	adds	r7, #16
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}
 800c048:	20000650 	.word	0x20000650

0800c04c <rfalNfcPollCollResolution>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollCollResolution( void )
{
 800c04c:	b590      	push	{r4, r7, lr}
 800c04e:	b093      	sub	sp, #76	@ 0x4c
 800c050:	af00      	add	r7, sp, #0
    uint8_t    i;
    static uint8_t    devCnt;
    ReturnCode err;
    
    err    = RFAL_ERR_NONE;
 800c052:	2300      	movs	r3, #0
 800c054:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    i      = 0;
 800c058:	2300      	movs	r3, #0
 800c05a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    RFAL_NO_WARNING(err);
    RFAL_NO_WARNING(devCnt);
    RFAL_NO_WARNING(i);
    
    /* Check if device limit has been reached */
    if( gNfcDev.devCnt >= gNfcDev.disc.devLimit )
 800c05e:	4ba3      	ldr	r3, [pc, #652]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c060:	f893 2318 	ldrb.w	r2, [r3, #792]	@ 0x318
 800c064:	4ba1      	ldr	r3, [pc, #644]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c066:	7e1b      	ldrb	r3, [r3, #24]
 800c068:	429a      	cmp	r2, r3
 800c06a:	d301      	bcc.n	800c070 <rfalNfcPollCollResolution+0x24>
    {
        return RFAL_ERR_NONE;
 800c06c:	2300      	movs	r3, #0
 800c06e:	e138      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
    
    /*******************************************************************************/
    /* NFC-V Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCV
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_V) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_V) != 0U) )  /* If a NFC-V device was found/detected, perform Collision Resolution */
 800c070:	4b9e      	ldr	r3, [pc, #632]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c072:	885b      	ldrh	r3, [r3, #2]
 800c074:	f003 0308 	and.w	r3, r3, #8
 800c078:	2b00      	cmp	r3, #0
 800c07a:	f000 80a0 	beq.w	800c1be <rfalNfcPollCollResolution+0x172>
 800c07e:	4b9b      	ldr	r3, [pc, #620]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c080:	889b      	ldrh	r3, [r3, #4]
 800c082:	f003 0308 	and.w	r3, r3, #8
 800c086:	2b00      	cmp	r3, #0
 800c088:	f000 8099 	beq.w	800c1be <rfalNfcPollCollResolution+0x172>
    {
        rfalNfcvListenDevice nfcvDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 800c08c:	4b97      	ldr	r3, [pc, #604]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c08e:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800c092:	f083 0301 	eor.w	r3, r3, #1
 800c096:	b2db      	uxtb	r3, r3
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d01b      	beq.n	800c0d4 <rfalNfcPollCollResolution+0x88>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcvPollerInitialize());                       /* Initialize RFAL for NFC-V */
 800c09c:	f003 f860 	bl	800f160 <rfalNfcvPollerInitialize>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c0a6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d002      	beq.n	800c0b4 <rfalNfcPollCollResolution+0x68>
 800c0ae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c0b2:	e116      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* Ensure GT again as other technologies have also been polled */
 800c0b4:	f7f5 fe06 	bl	8001cc4 <rfalFieldOnAndStartGT>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c0be:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d002      	beq.n	800c0cc <rfalNfcPollCollResolution+0x80>
 800c0c6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c0ca:	e10a      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
            gNfcDev.isTechInit = true;
 800c0cc:	4b87      	ldr	r3, [pc, #540]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        }
        
        if( !rfalIsGTExpired() )
 800c0d4:	f7f5 fdde 	bl	8001c94 <rfalIsGTExpired>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	f083 0301 	eor.w	r3, r3, #1
 800c0de:	b2db      	uxtb	r3, r3
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d001      	beq.n	800c0e8 <rfalNfcPollCollResolution+0x9c>
        {
            return RFAL_ERR_BUSY;
 800c0e4:	2302      	movs	r3, #2
 800c0e6:	e0fc      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
        }
        
        devCnt             = 0;
 800c0e8:	4b81      	ldr	r3, [pc, #516]	@ (800c2f0 <rfalNfcPollCollResolution+0x2a4>)
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	701a      	strb	r2, [r3, #0]
        gNfcDev.isTechInit = false;
 800c0ee:	4b7f      	ldr	r3, [pc, #508]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
        gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_V;
 800c0f6:	4b7d      	ldr	r3, [pc, #500]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c0f8:	889b      	ldrh	r3, [r3, #4]
 800c0fa:	f023 0308 	bic.w	r3, r3, #8
 800c0fe:	b29a      	uxth	r2, r3
 800c100:	4b7a      	ldr	r3, [pc, #488]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c102:	809a      	strh	r2, [r3, #4]
        
        
        err = rfalNfcvPollerCollisionResolution( RFAL_COMPLIANCE_MODE_NFC, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcvDevList, &devCnt );
 800c104:	4b79      	ldr	r3, [pc, #484]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c106:	7e1a      	ldrb	r2, [r3, #24]
 800c108:	4b78      	ldr	r3, [pc, #480]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c10a:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800c10e:	1ad3      	subs	r3, r2, r3
 800c110:	b2d9      	uxtb	r1, r3
 800c112:	463a      	mov	r2, r7
 800c114:	4b76      	ldr	r3, [pc, #472]	@ (800c2f0 <rfalNfcPollCollResolution+0x2a4>)
 800c116:	2000      	movs	r0, #0
 800c118:	f003 f8d1 	bl	800f2be <rfalNfcvPollerCollisionResolution>
 800c11c:	4603      	mov	r3, r0
 800c11e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 800c122:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c126:	2b00      	cmp	r3, #0
 800c128:	d147      	bne.n	800c1ba <rfalNfcPollCollResolution+0x16e>
 800c12a:	4b71      	ldr	r3, [pc, #452]	@ (800c2f0 <rfalNfcPollCollResolution+0x2a4>)
 800c12c:	781b      	ldrb	r3, [r3, #0]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d043      	beq.n	800c1ba <rfalNfcPollCollResolution+0x16e>
        {
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 800c132:	2300      	movs	r3, #0
 800c134:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c138:	e039      	b.n	800c1ae <rfalNfcPollCollResolution+0x162>
            {
                gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCV;
 800c13a:	4b6c      	ldr	r3, [pc, #432]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c13c:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800c140:	4619      	mov	r1, r3
 800c142:	4a6a      	ldr	r2, [pc, #424]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c144:	460b      	mov	r3, r1
 800c146:	011b      	lsls	r3, r3, #4
 800c148:	1a5b      	subs	r3, r3, r1
 800c14a:	00db      	lsls	r3, r3, #3
 800c14c:	4413      	add	r3, r2
 800c14e:	33c0      	adds	r3, #192	@ 0xc0
 800c150:	2203      	movs	r2, #3
 800c152:	701a      	strb	r2, [r3, #0]
                gNfcDev.devList[gNfcDev.devCnt].dev.nfcv = nfcvDevList[i];
 800c154:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800c158:	4b64      	ldr	r3, [pc, #400]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c15a:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800c15e:	4618      	mov	r0, r3
 800c160:	4962      	ldr	r1, [pc, #392]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c162:	4603      	mov	r3, r0
 800c164:	011b      	lsls	r3, r3, #4
 800c166:	1a1b      	subs	r3, r3, r0
 800c168:	00db      	lsls	r3, r3, #3
 800c16a:	440b      	add	r3, r1
 800c16c:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 800c170:	4613      	mov	r3, r2
 800c172:	005b      	lsls	r3, r3, #1
 800c174:	4413      	add	r3, r2
 800c176:	009b      	lsls	r3, r3, #2
 800c178:	4413      	add	r3, r2
 800c17a:	3348      	adds	r3, #72	@ 0x48
 800c17c:	443b      	add	r3, r7
 800c17e:	f1a3 0248 	sub.w	r2, r3, #72	@ 0x48
 800c182:	1c4b      	adds	r3, r1, #1
 800c184:	6814      	ldr	r4, [r2, #0]
 800c186:	6850      	ldr	r0, [r2, #4]
 800c188:	6891      	ldr	r1, [r2, #8]
 800c18a:	601c      	str	r4, [r3, #0]
 800c18c:	6058      	str	r0, [r3, #4]
 800c18e:	6099      	str	r1, [r3, #8]
 800c190:	7b12      	ldrb	r2, [r2, #12]
 800c192:	731a      	strb	r2, [r3, #12]
                gNfcDev.devCnt++;
 800c194:	4b55      	ldr	r3, [pc, #340]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c196:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800c19a:	3301      	adds	r3, #1
 800c19c:	b2da      	uxtb	r2, r3
 800c19e:	4b53      	ldr	r3, [pc, #332]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c1a0:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 800c1a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c1ae:	4b50      	ldr	r3, [pc, #320]	@ (800c2f0 <rfalNfcPollCollResolution+0x2a4>)
 800c1b0:	781b      	ldrb	r3, [r3, #0]
 800c1b2:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d3bf      	bcc.n	800c13a <rfalNfcPollCollResolution+0xee>
            }
        }
        
        return RFAL_ERR_BUSY;
 800c1ba:	2302      	movs	r3, #2
 800c1bc:	e091      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
    
    
    /*******************************************************************************/
    /* Proprietary NFC Collision Resolution                                        */
    /*******************************************************************************/
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_PROP) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_PROP) != 0U) )   /* If a device was found/detected, perform Collision Resolution */
 800c1be:	4b4b      	ldr	r3, [pc, #300]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c1c0:	885b      	ldrh	r3, [r3, #2]
 800c1c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	f000 808a 	beq.w	800c2e0 <rfalNfcPollCollResolution+0x294>
 800c1cc:	4b47      	ldr	r3, [pc, #284]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c1ce:	889b      	ldrh	r3, [r3, #4]
 800c1d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	f000 8083 	beq.w	800c2e0 <rfalNfcPollCollResolution+0x294>
    {
        if( !gNfcDev.isTechInit )
 800c1da:	4b44      	ldr	r3, [pc, #272]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c1dc:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800c1e0:	f083 0301 	eor.w	r3, r3, #1
 800c1e4:	b2db      	uxtb	r3, r3
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d026      	beq.n	800c238 <rfalNfcPollCollResolution+0x1ec>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );                     /* Initialize RFAL for Proprietary NFC */
 800c1ea:	4b40      	ldr	r3, [pc, #256]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c1ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d004      	beq.n	800c1fc <rfalNfcPollCollResolution+0x1b0>
 800c1f2:	4b3e      	ldr	r3, [pc, #248]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c1f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1f6:	4798      	blx	r3
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	e000      	b.n	800c1fe <rfalNfcPollCollResolution+0x1b2>
 800c1fc:	2318      	movs	r3, #24
 800c1fe:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c202:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c206:	2b00      	cmp	r3, #0
 800c208:	d002      	beq.n	800c210 <rfalNfcPollCollResolution+0x1c4>
 800c20a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c20e:	e068      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Turns the Field On and starts GT timer */
 800c210:	f7f5 fd58 	bl	8001cc4 <rfalFieldOnAndStartGT>
 800c214:	4603      	mov	r3, r0
 800c216:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c21a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d002      	beq.n	800c228 <rfalNfcPollCollResolution+0x1dc>
 800c222:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c226:	e05c      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
            
            gNfcDev.isTechInit    = true;                                              /* Technology has been initialized */
 800c228:	4b30      	ldr	r3, [pc, #192]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c22a:	2201      	movs	r2, #1
 800c22c:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 800c230:	4b2e      	ldr	r3, [pc, #184]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c232:	2200      	movs	r2, #0
 800c234:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        }
        
        if( !rfalIsGTExpired() )
 800c238:	f7f5 fd2c 	bl	8001c94 <rfalIsGTExpired>
 800c23c:	4603      	mov	r3, r0
 800c23e:	f083 0301 	eor.w	r3, r3, #1
 800c242:	b2db      	uxtb	r3, r3
 800c244:	2b00      	cmp	r3, #0
 800c246:	d001      	beq.n	800c24c <rfalNfcPollCollResolution+0x200>
        {
            return RFAL_ERR_BUSY;
 800c248:	2302      	movs	r3, #2
 800c24a:	e04a      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
        }
        
        if( !gNfcDev.isOperOngoing )
 800c24c:	4b27      	ldr	r3, [pc, #156]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c24e:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800c252:	f083 0301 	eor.w	r3, r3, #1
 800c256:	b2db      	uxtb	r3, r3
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d018      	beq.n	800c28e <rfalNfcPollCollResolution+0x242>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerStartCollisionResolution() );
 800c25c:	4b23      	ldr	r3, [pc, #140]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c25e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c260:	2b00      	cmp	r3, #0
 800c262:	d004      	beq.n	800c26e <rfalNfcPollCollResolution+0x222>
 800c264:	4b21      	ldr	r3, [pc, #132]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c268:	4798      	blx	r3
 800c26a:	4603      	mov	r3, r0
 800c26c:	e000      	b.n	800c270 <rfalNfcPollCollResolution+0x224>
 800c26e:	2318      	movs	r3, #24
 800c270:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800c274:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d002      	beq.n	800c282 <rfalNfcPollCollResolution+0x236>
 800c27c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c280:	e02f      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
         
            gNfcDev.isOperOngoing = true;
 800c282:	4b1a      	ldr	r3, [pc, #104]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c284:	2201      	movs	r2, #1
 800c286:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
            return RFAL_ERR_BUSY;
 800c28a:	2302      	movs	r3, #2
 800c28c:	e029      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
        }
        
        err = rfalNfcpCbPollerGetCollisionResolutionStatus();
 800c28e:	4b17      	ldr	r3, [pc, #92]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c290:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c292:	2b00      	cmp	r3, #0
 800c294:	d004      	beq.n	800c2a0 <rfalNfcPollCollResolution+0x254>
 800c296:	4b15      	ldr	r3, [pc, #84]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c298:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c29a:	4798      	blx	r3
 800c29c:	4603      	mov	r3, r0
 800c29e:	e000      	b.n	800c2a2 <rfalNfcPollCollResolution+0x256>
 800c2a0:	2318      	movs	r3, #24
 800c2a2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        if( err != RFAL_ERR_BUSY )
 800c2a6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c2aa:	2b02      	cmp	r3, #2
 800c2ac:	d016      	beq.n	800c2dc <rfalNfcPollCollResolution+0x290>
        {
            gNfcDev.isTechInit = false;
 800c2ae:	4b0f      	ldr	r3, [pc, #60]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_PROP;
 800c2b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c2b8:	889b      	ldrh	r3, [r3, #4]
 800c2ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c2be:	b29a      	uxth	r2, r3
 800c2c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c2c2:	809a      	strh	r2, [r3, #4]
            
            if( err == RFAL_ERR_NONE )
 800c2c4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d107      	bne.n	800c2dc <rfalNfcPollCollResolution+0x290>
            {
                gNfcDev.devCnt = 1;                                                   /* Device list held by caller */
 800c2cc:	4b07      	ldr	r3, [pc, #28]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c2ce:	2201      	movs	r2, #1
 800c2d0:	f883 2318 	strb.w	r2, [r3, #792]	@ 0x318
                gNfcDev.devList[0].type = RFAL_NFC_LISTEN_TYPE_PROP;
 800c2d4:	4b05      	ldr	r3, [pc, #20]	@ (800c2ec <rfalNfcPollCollResolution+0x2a0>)
 800c2d6:	2206      	movs	r2, #6
 800c2d8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
            }
        }
        return RFAL_ERR_BUSY;
 800c2dc:	2302      	movs	r3, #2
 800c2de:	e000      	b.n	800c2e2 <rfalNfcPollCollResolution+0x296>
    }

    
    return RFAL_ERR_NONE;                                                             /* All technologies have been performed */
 800c2e0:	2300      	movs	r3, #0
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	374c      	adds	r7, #76	@ 0x4c
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bd90      	pop	{r4, r7, pc}
 800c2ea:	bf00      	nop
 800c2ec:	20000650 	.word	0x20000650
 800c2f0:	20000e9c 	.word	0x20000e9c

0800c2f4 <rfalNfcPollActivation>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollActivation( uint8_t devIt )
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b084      	sub	sp, #16
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	71fb      	strb	r3, [r7, #7]
    ReturnCode                  err;
    uint8_t                     devIdx;
    rfalNfcaListenDeviceType    nfcaType;
    
    err      = RFAL_ERR_NONE;
 800c2fe:	2300      	movs	r3, #0
 800c300:	81fb      	strh	r3, [r7, #14]
    devIdx   = 0;
 800c302:	2300      	movs	r3, #0
 800c304:	737b      	strb	r3, [r7, #13]
    nfcaType = RFAL_NFCA_T1T;
 800c306:	2301      	movs	r3, #1
 800c308:	733b      	strb	r3, [r7, #12]
    /* Suppress warning when specific RFAL features have been disabled */
    RFAL_NO_WARNING(err);
    RFAL_NO_WARNING(devIdx);
    RFAL_NO_WARNING(nfcaType);
    
    if( devIt > gNfcDev.devCnt )
 800c30a:	4b72      	ldr	r3, [pc, #456]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c30c:	f893 3318 	ldrb.w	r3, [r3, #792]	@ 0x318
 800c310:	79fa      	ldrb	r2, [r7, #7]
 800c312:	429a      	cmp	r2, r3
 800c314:	d901      	bls.n	800c31a <rfalNfcPollActivation+0x26>
    {
        return RFAL_ERR_WRONG_STATE;
 800c316:	2321      	movs	r3, #33	@ 0x21
 800c318:	e0d8      	b.n	800c4cc <rfalNfcPollActivation+0x1d8>
    }
    
    switch( gNfcDev.devList[devIt].type )
 800c31a:	79fa      	ldrb	r2, [r7, #7]
 800c31c:	496d      	ldr	r1, [pc, #436]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c31e:	4613      	mov	r3, r2
 800c320:	011b      	lsls	r3, r3, #4
 800c322:	1a9b      	subs	r3, r3, r2
 800c324:	00db      	lsls	r3, r3, #3
 800c326:	440b      	add	r3, r1
 800c328:	33c0      	adds	r3, #192	@ 0xc0
 800c32a:	781b      	ldrb	r3, [r3, #0]
 800c32c:	2b06      	cmp	r3, #6
 800c32e:	d04d      	beq.n	800c3cc <rfalNfcPollActivation+0xd8>
 800c330:	2b06      	cmp	r3, #6
 800c332:	f300 80ba 	bgt.w	800c4aa <rfalNfcPollActivation+0x1b6>
 800c336:	2b03      	cmp	r3, #3
 800c338:	d01f      	beq.n	800c37a <rfalNfcPollActivation+0x86>
 800c33a:	2b05      	cmp	r3, #5
 800c33c:	f040 80b5 	bne.w	800c4aa <rfalNfcPollActivation+0x1b6>
        /*******************************************************************************/
    #if RFAL_FEATURE_NFC_DEP
        case RFAL_NFC_LISTEN_TYPE_AP2P:
            /* Activation has already been  (ATR_REQ) */
        
            gNfcDev.devList[devIt].nfcid     = gNfcDev.devList[devIt].proto.nfcDep.activation.Target.ATR_RES.NFCID3;
 800c340:	79f9      	ldrb	r1, [r7, #7]
 800c342:	79fa      	ldrb	r2, [r7, #7]
 800c344:	460b      	mov	r3, r1
 800c346:	011b      	lsls	r3, r3, #4
 800c348:	1a5b      	subs	r3, r3, r1
 800c34a:	00db      	lsls	r3, r3, #3
 800c34c:	33e0      	adds	r3, #224	@ 0xe0
 800c34e:	4961      	ldr	r1, [pc, #388]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c350:	440b      	add	r3, r1
 800c352:	1c99      	adds	r1, r3, #2
 800c354:	485f      	ldr	r0, [pc, #380]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c356:	4613      	mov	r3, r2
 800c358:	011b      	lsls	r3, r3, #4
 800c35a:	1a9b      	subs	r3, r3, r2
 800c35c:	00db      	lsls	r3, r3, #3
 800c35e:	4403      	add	r3, r0
 800c360:	33d8      	adds	r3, #216	@ 0xd8
 800c362:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen  = RFAL_NFCDEP_NFCID3_LEN;
 800c364:	79fa      	ldrb	r2, [r7, #7]
 800c366:	495b      	ldr	r1, [pc, #364]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c368:	4613      	mov	r3, r2
 800c36a:	011b      	lsls	r3, r3, #4
 800c36c:	1a9b      	subs	r3, r3, r2
 800c36e:	00db      	lsls	r3, r3, #3
 800c370:	440b      	add	r3, r1
 800c372:	33dc      	adds	r3, #220	@ 0xdc
 800c374:	220a      	movs	r2, #10
 800c376:	701a      	strb	r2, [r3, #0]
            break;
 800c378:	e099      	b.n	800c4ae <rfalNfcPollActivation+0x1ba>
        /* Passive NFC-V Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCV
        case RFAL_NFC_LISTEN_TYPE_NFCV:
            
            rfalNfcvPollerInitialize();
 800c37a:	f002 fef1 	bl	800f160 <rfalNfcvPollerInitialize>
            
            /* No specific activation needed for a T5T */
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfcv.InvRes.UID;
 800c37e:	79f9      	ldrb	r1, [r7, #7]
 800c380:	79fa      	ldrb	r2, [r7, #7]
 800c382:	460b      	mov	r3, r1
 800c384:	011b      	lsls	r3, r3, #4
 800c386:	1a5b      	subs	r3, r3, r1
 800c388:	00db      	lsls	r3, r3, #3
 800c38a:	33c0      	adds	r3, #192	@ 0xc0
 800c38c:	4951      	ldr	r1, [pc, #324]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c38e:	440b      	add	r3, r1
 800c390:	1cd9      	adds	r1, r3, #3
 800c392:	4850      	ldr	r0, [pc, #320]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c394:	4613      	mov	r3, r2
 800c396:	011b      	lsls	r3, r3, #4
 800c398:	1a9b      	subs	r3, r3, r2
 800c39a:	00db      	lsls	r3, r3, #3
 800c39c:	4403      	add	r3, r0
 800c39e:	33d8      	adds	r3, #216	@ 0xd8
 800c3a0:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_NFCV_UID_LEN;
 800c3a2:	79fa      	ldrb	r2, [r7, #7]
 800c3a4:	494b      	ldr	r1, [pc, #300]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c3a6:	4613      	mov	r3, r2
 800c3a8:	011b      	lsls	r3, r3, #4
 800c3aa:	1a9b      	subs	r3, r3, r2
 800c3ac:	00db      	lsls	r3, r3, #3
 800c3ae:	440b      	add	r3, r1
 800c3b0:	33dc      	adds	r3, #220	@ 0xdc
 800c3b2:	2208      	movs	r2, #8
 800c3b4:	701a      	strb	r2, [r3, #0]
        
            gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;               /* NFC-V T5T device activated */
 800c3b6:	79fa      	ldrb	r2, [r7, #7]
 800c3b8:	4946      	ldr	r1, [pc, #280]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c3ba:	4613      	mov	r3, r2
 800c3bc:	011b      	lsls	r3, r3, #4
 800c3be:	1a9b      	subs	r3, r3, r2
 800c3c0:	00db      	lsls	r3, r3, #3
 800c3c2:	440b      	add	r3, r1
 800c3c4:	33dd      	adds	r3, #221	@ 0xdd
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	701a      	strb	r2, [r3, #0]
            break;
 800c3ca:	e070      	b.n	800c4ae <rfalNfcPollActivation+0x1ba>
        /*******************************************************************************/
        /* Passive Proprietary NFC Activation                                          */
        /*******************************************************************************/
        case RFAL_NFC_LISTEN_TYPE_PROP:
            
            if( !gNfcDev.isTechInit )
 800c3cc:	4b41      	ldr	r3, [pc, #260]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c3ce:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800c3d2:	f083 0301 	eor.w	r3, r3, #1
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d019      	beq.n	800c410 <rfalNfcPollActivation+0x11c>
            {
                RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );
 800c3dc:	4b3d      	ldr	r3, [pc, #244]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c3de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d004      	beq.n	800c3ee <rfalNfcPollActivation+0xfa>
 800c3e4:	4b3b      	ldr	r3, [pc, #236]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c3e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3e8:	4798      	blx	r3
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	e000      	b.n	800c3f0 <rfalNfcPollActivation+0xfc>
 800c3ee:	2318      	movs	r3, #24
 800c3f0:	81fb      	strh	r3, [r7, #14]
 800c3f2:	89fb      	ldrh	r3, [r7, #14]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d001      	beq.n	800c3fc <rfalNfcPollActivation+0x108>
 800c3f8:	89fb      	ldrh	r3, [r7, #14]
 800c3fa:	e067      	b.n	800c4cc <rfalNfcPollActivation+0x1d8>
                gNfcDev.isTechInit    = true;
 800c3fc:	4b35      	ldr	r3, [pc, #212]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c3fe:	2201      	movs	r2, #1
 800c400:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
                gNfcDev.isOperOngoing = false;
 800c404:	4b33      	ldr	r3, [pc, #204]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c406:	2200      	movs	r2, #0
 800c408:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 800c40c:	2302      	movs	r3, #2
 800c40e:	e05d      	b.n	800c4cc <rfalNfcPollActivation+0x1d8>
            }
            

            if( !gNfcDev.isOperOngoing )
 800c410:	4b30      	ldr	r3, [pc, #192]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c412:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800c416:	f083 0301 	eor.w	r3, r3, #1
 800c41a:	b2db      	uxtb	r3, r3
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d015      	beq.n	800c44c <rfalNfcPollActivation+0x158>
            {
                /* Start activation  */
                RFAL_EXIT_ON_ERR( err, rfalNfcpCbStartActivation() );
 800c420:	4b2c      	ldr	r3, [pc, #176]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c422:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c424:	2b00      	cmp	r3, #0
 800c426:	d004      	beq.n	800c432 <rfalNfcPollActivation+0x13e>
 800c428:	4b2a      	ldr	r3, [pc, #168]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c42a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c42c:	4798      	blx	r3
 800c42e:	4603      	mov	r3, r0
 800c430:	e000      	b.n	800c434 <rfalNfcPollActivation+0x140>
 800c432:	2318      	movs	r3, #24
 800c434:	81fb      	strh	r3, [r7, #14]
 800c436:	89fb      	ldrh	r3, [r7, #14]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d001      	beq.n	800c440 <rfalNfcPollActivation+0x14c>
 800c43c:	89fb      	ldrh	r3, [r7, #14]
 800c43e:	e045      	b.n	800c4cc <rfalNfcPollActivation+0x1d8>
                
                gNfcDev.isOperOngoing = true;
 800c440:	4b24      	ldr	r3, [pc, #144]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c442:	2201      	movs	r2, #1
 800c444:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
                return RFAL_ERR_BUSY;
 800c448:	2302      	movs	r3, #2
 800c44a:	e03f      	b.n	800c4cc <rfalNfcPollActivation+0x1d8>
            }
            
            err = rfalNfcpCbGetActivationStatus();
 800c44c:	4b21      	ldr	r3, [pc, #132]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c44e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c450:	2b00      	cmp	r3, #0
 800c452:	d004      	beq.n	800c45e <rfalNfcPollActivation+0x16a>
 800c454:	4b1f      	ldr	r3, [pc, #124]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c458:	4798      	blx	r3
 800c45a:	4603      	mov	r3, r0
 800c45c:	e000      	b.n	800c460 <rfalNfcPollActivation+0x16c>
 800c45e:	2318      	movs	r3, #24
 800c460:	81fb      	strh	r3, [r7, #14]
            if( err != RFAL_ERR_NONE )
 800c462:	89fb      	ldrh	r3, [r7, #14]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d001      	beq.n	800c46c <rfalNfcPollActivation+0x178>
            {
                return err;
 800c468:	89fb      	ldrh	r3, [r7, #14]
 800c46a:	e02f      	b.n	800c4cc <rfalNfcPollActivation+0x1d8>
            }

            /* Clear NFCID */
            gNfcDev.devList[devIt].nfcid = NULL;
 800c46c:	79fa      	ldrb	r2, [r7, #7]
 800c46e:	4919      	ldr	r1, [pc, #100]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c470:	4613      	mov	r3, r2
 800c472:	011b      	lsls	r3, r3, #4
 800c474:	1a9b      	subs	r3, r3, r2
 800c476:	00db      	lsls	r3, r3, #3
 800c478:	440b      	add	r3, r1
 800c47a:	33d8      	adds	r3, #216	@ 0xd8
 800c47c:	2200      	movs	r2, #0
 800c47e:	601a      	str	r2, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = 0;
 800c480:	79fa      	ldrb	r2, [r7, #7]
 800c482:	4914      	ldr	r1, [pc, #80]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c484:	4613      	mov	r3, r2
 800c486:	011b      	lsls	r3, r3, #4
 800c488:	1a9b      	subs	r3, r3, r2
 800c48a:	00db      	lsls	r3, r3, #3
 800c48c:	440b      	add	r3, r1
 800c48e:	33dc      	adds	r3, #220	@ 0xdc
 800c490:	2200      	movs	r2, #0
 800c492:	701a      	strb	r2, [r3, #0]
            
            gNfcDev.devList[devIt].rfInterface =  RFAL_NFC_INTERFACE_RF;
 800c494:	79fa      	ldrb	r2, [r7, #7]
 800c496:	490f      	ldr	r1, [pc, #60]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c498:	4613      	mov	r3, r2
 800c49a:	011b      	lsls	r3, r3, #4
 800c49c:	1a9b      	subs	r3, r3, r2
 800c49e:	00db      	lsls	r3, r3, #3
 800c4a0:	440b      	add	r3, r1
 800c4a2:	33dd      	adds	r3, #221	@ 0xdd
 800c4a4:	2200      	movs	r2, #0
 800c4a6:	701a      	strb	r2, [r3, #0]
            break;
 800c4a8:	e001      	b.n	800c4ae <rfalNfcPollActivation+0x1ba>
         
         
        /*******************************************************************************/
        default:
            return RFAL_ERR_WRONG_STATE;
 800c4aa:	2321      	movs	r3, #33	@ 0x21
 800c4ac:	e00e      	b.n	800c4cc <rfalNfcPollActivation+0x1d8>
    }
    
    gNfcDev.activeDev     = &gNfcDev.devList[devIt];                                  /* Assign active device to be used further on */
 800c4ae:	79fa      	ldrb	r2, [r7, #7]
 800c4b0:	4613      	mov	r3, r2
 800c4b2:	011b      	lsls	r3, r3, #4
 800c4b4:	1a9b      	subs	r3, r3, r2
 800c4b6:	00db      	lsls	r3, r3, #3
 800c4b8:	33c0      	adds	r3, #192	@ 0xc0
 800c4ba:	4a06      	ldr	r2, [pc, #24]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c4bc:	4413      	add	r3, r2
 800c4be:	4a05      	ldr	r2, [pc, #20]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c4c0:	60d3      	str	r3, [r2, #12]
    gNfcDev.isOperOngoing = false;
 800c4c2:	4b04      	ldr	r3, [pc, #16]	@ (800c4d4 <rfalNfcPollActivation+0x1e0>)
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
    return RFAL_ERR_NONE;
 800c4ca:	2300      	movs	r3, #0
}
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	3710      	adds	r7, #16
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	bd80      	pop	{r7, pc}
 800c4d4:	20000650 	.word	0x20000650

0800c4d8 <rfalNfcListenActivation>:
 * 
 ******************************************************************************
 */
#if RFAL_FEATURE_LISTEN_MODE
static ReturnCode rfalNfcListenActivation( void )
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b082      	sub	sp, #8
 800c4dc:	af00      	add	r7, sp, #0
    rfalBitRate               bitRate;
#if RFAL_FEATURE_NFC_DEP    
    uint8_t                   hdrLen;
    
    /* Set the header length in NFC-A */
    hdrLen = (RFAL_NFCDEP_SB_LEN + RFAL_NFCDEP_LEN_LEN);
 800c4de:	2302      	movs	r3, #2
 800c4e0:	71fb      	strb	r3, [r7, #7]
#endif /* RFAL_FEATURE_NFC_DEP */

    
    lmSt = rfalListenGetState( &isDataRcvd, &bitRate );
 800c4e2:	1cba      	adds	r2, r7, #2
 800c4e4:	1cfb      	adds	r3, r7, #3
 800c4e6:	4611      	mov	r1, r2
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f7f7 fce3 	bl	8003eb4 <rfalListenGetState>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	71bb      	strb	r3, [r7, #6]
    switch(lmSt)
 800c4f2:	79bb      	ldrb	r3, [r7, #6]
 800c4f4:	3b01      	subs	r3, #1
 800c4f6:	2b0f      	cmp	r3, #15
 800c4f8:	f200 80e7 	bhi.w	800c6ca <rfalNfcListenActivation+0x1f2>
 800c4fc:	a201      	add	r2, pc, #4	@ (adr r2, 800c504 <rfalNfcListenActivation+0x2c>)
 800c4fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c502:	bf00      	nop
 800c504:	0800c6c7 	.word	0x0800c6c7
 800c508:	0800c619 	.word	0x0800c619
 800c50c:	0800c6c3 	.word	0x0800c6c3
 800c510:	0800c6cb 	.word	0x0800c6cb
 800c514:	0800c545 	.word	0x0800c545
 800c518:	0800c6cb 	.word	0x0800c6cb
 800c51c:	0800c6cb 	.word	0x0800c6cb
 800c520:	0800c6cb 	.word	0x0800c6cb
 800c524:	0800c5cb 	.word	0x0800c5cb
 800c528:	0800c5ef 	.word	0x0800c5ef
 800c52c:	0800c5ef 	.word	0x0800c5ef
 800c530:	0800c6c3 	.word	0x0800c6c3
 800c534:	0800c6cb 	.word	0x0800c6cb
 800c538:	0800c6c3 	.word	0x0800c6c3
 800c53c:	0800c6cb 	.word	0x0800c6cb
 800c540:	0800c6c3 	.word	0x0800c6c3
    #endif /* RFAL_FEATURE_ISO_DEP_LISTEN */
        
        /*******************************************************************************/
        case RFAL_LM_STATE_READY_F:                                                   /* NFC-F CE activation */
            
            if( isDataRcvd )                                                          /* Wait for the first received data */
 800c544:	78fb      	ldrb	r3, [r7, #3]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d03d      	beq.n	800c5c6 <rfalNfcListenActivation+0xee>
            {
            #if RFAL_FEATURE_NFC_DEP
                /* Set the header length in NFC-F */
                hdrLen = RFAL_NFCDEP_LEN_LEN;
 800c54a:	2301      	movs	r3, #1
 800c54c:	71fb      	strb	r3, [r7, #7]
                
                if( rfalNfcDepIsAtrReq( &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen), gNfcDev.devList->nfcid ) )
 800c54e:	79fb      	ldrb	r3, [r7, #7]
 800c550:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 800c554:	4a60      	ldr	r2, [pc, #384]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c556:	4413      	add	r3, r2
 800c558:	1c58      	adds	r0, r3, #1
 800c55a:	4b5f      	ldr	r3, [pc, #380]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c55c:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 800c560:	3307      	adds	r3, #7
 800c562:	08db      	lsrs	r3, r3, #3
 800c564:	b29a      	uxth	r2, r3
 800c566:	79fb      	ldrb	r3, [r7, #7]
 800c568:	b29b      	uxth	r3, r3
 800c56a:	1ad3      	subs	r3, r2, r3
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	4a5a      	ldr	r2, [pc, #360]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c570:	f8d2 20d8 	ldr.w	r2, [r2, #216]	@ 0xd8
 800c574:	4619      	mov	r1, r3
 800c576:	f001 fdf7 	bl	800e168 <rfalNfcDepIsAtrReq>
 800c57a:	4603      	mov	r3, r0
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d01f      	beq.n	800c5c0 <rfalNfcListenActivation+0xe8>
                {
                    gNfcDev.devList->type = RFAL_NFC_POLL_TYPE_NFCF;
 800c580:	4b55      	ldr	r3, [pc, #340]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c582:	220c      	movs	r2, #12
 800c584:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                    RFAL_EXIT_ON_ERR( ret, rfalNfcNfcDepActivate( gNfcDev.devList, RFAL_NFCDEP_COMM_PASSIVE, &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen) ) );
 800c588:	79fb      	ldrb	r3, [r7, #7]
 800c58a:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 800c58e:	4a52      	ldr	r2, [pc, #328]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c590:	4413      	add	r3, r2
 800c592:	1c59      	adds	r1, r3, #1
 800c594:	4b50      	ldr	r3, [pc, #320]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c596:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 800c59a:	3307      	adds	r3, #7
 800c59c:	08db      	lsrs	r3, r3, #3
 800c59e:	b29a      	uxth	r2, r3
 800c5a0:	79fb      	ldrb	r3, [r7, #7]
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	1ad3      	subs	r3, r2, r3
 800c5a6:	b29b      	uxth	r3, r3
 800c5a8:	460a      	mov	r2, r1
 800c5aa:	2100      	movs	r1, #0
 800c5ac:	484b      	ldr	r0, [pc, #300]	@ (800c6dc <rfalNfcListenActivation+0x204>)
 800c5ae:	f000 f899 	bl	800c6e4 <rfalNfcNfcDepActivate>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	80bb      	strh	r3, [r7, #4]
 800c5b6:	88bb      	ldrh	r3, [r7, #4]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d004      	beq.n	800c5c6 <rfalNfcListenActivation+0xee>
 800c5bc:	88bb      	ldrh	r3, [r7, #4]
 800c5be:	e086      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
                }
                else
            #endif /* RFAL_FEATURE_NFC_DEP */
                {
                    rfalListenSetState( RFAL_LM_STATE_CARDEMU_3 );                    /* First data already received - set T3T CE */
 800c5c0:	2009      	movs	r0, #9
 800c5c2:	f7f7 fc97 	bl	8003ef4 <rfalListenSetState>
                }
            }
            return RFAL_ERR_BUSY;
 800c5c6:	2302      	movs	r3, #2
 800c5c8:	e081      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
            
        /*******************************************************************************/
        case RFAL_LM_STATE_CARDEMU_3:                                                 /* T3T activated */
            
            gNfcDev.devList->type        = RFAL_NFC_POLL_TYPE_NFCF;
 800c5ca:	4b43      	ldr	r3, [pc, #268]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c5cc:	220c      	movs	r2, #12
 800c5ce:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
            gNfcDev.devList->rfInterface = RFAL_NFC_INTERFACE_RF;
 800c5d2:	4b41      	ldr	r3, [pc, #260]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            gNfcDev.devList->nfcid       = NULL;
 800c5da:	4b3f      	ldr	r3, [pc, #252]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c5dc:	2200      	movs	r2, #0
 800c5de:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            gNfcDev.devList->nfcidLen    = 0;
 800c5e2:	4b3d      	ldr	r3, [pc, #244]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            
            return RFAL_ERR_NONE;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	e06f      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
    #if RFAL_FEATURE_NFC_DEP
        /*******************************************************************************/
        case RFAL_LM_STATE_TARGET_A:                                                  /* NFC-DEP activation */
        case RFAL_LM_STATE_TARGET_F:
            
            ret = rfalNfcDepListenGetActivationStatus();
 800c5ee:	f002 fb93 	bl	800ed18 <rfalNfcDepListenGetActivationStatus>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	80bb      	strh	r3, [r7, #4]
            if( ret == RFAL_ERR_NONE )
 800c5f6:	88bb      	ldrh	r3, [r7, #4]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d10b      	bne.n	800c614 <rfalNfcListenActivation+0x13c>
            {
                gNfcDev.devList->rfInterface = RFAL_NFC_INTERFACE_NFCDEP;
 800c5fc:	4b36      	ldr	r3, [pc, #216]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c5fe:	2202      	movs	r2, #2
 800c600:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
                gNfcDev.devList->nfcid       = gNfcDev.devList->proto.nfcDep.activation.Initiator.ATR_REQ.NFCID3;
 800c604:	4a36      	ldr	r2, [pc, #216]	@ (800c6e0 <rfalNfcListenActivation+0x208>)
 800c606:	4b34      	ldr	r3, [pc, #208]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c608:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                gNfcDev.devList->nfcidLen    = RFAL_NFCDEP_NFCID3_LEN;
 800c60c:	4b32      	ldr	r3, [pc, #200]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c60e:	220a      	movs	r2, #10
 800c610:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            return ret;
 800c614:	88bb      	ldrh	r3, [r7, #4]
 800c616:	e05a      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
    #endif /* RFAL_FEATURE_NFC_DEP */
        
        /*******************************************************************************/
        case RFAL_LM_STATE_IDLE:                                                      /* AP2P activation */
            if( isDataRcvd )                                                          /* Check if Reader/Initator has sent some data */
 800c618:	78fb      	ldrb	r3, [r7, #3]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d04f      	beq.n	800c6be <rfalNfcListenActivation+0x1e6>
            {
                if( (gNfcDev.lmMask & RFAL_LM_MASK_ACTIVE_P2P) != 0U )                /* Check if AP2P is enabled */
 800c61e:	4b2e      	ldr	r3, [pc, #184]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c620:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 800c624:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d048      	beq.n	800c6be <rfalNfcListenActivation+0x1e6>
                {
                    
                #if RFAL_FEATURE_NFC_DEP
                    /* Calculate the header length in NFC-A or NFC-F mode*/
                    hdrLen = ( (bitRate == RFAL_BR_106) ? (RFAL_NFCDEP_SB_LEN + RFAL_NFCDEP_LEN_LEN) : RFAL_NFCDEP_LEN_LEN );
 800c62c:	78bb      	ldrb	r3, [r7, #2]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d101      	bne.n	800c636 <rfalNfcListenActivation+0x15e>
 800c632:	2302      	movs	r3, #2
 800c634:	e000      	b.n	800c638 <rfalNfcListenActivation+0x160>
 800c636:	2301      	movs	r3, #1
 800c638:	71fb      	strb	r3, [r7, #7]
                    
                    if( rfalNfcDepIsAtrReq( &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen), NULL) )
 800c63a:	79fb      	ldrb	r3, [r7, #7]
 800c63c:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 800c640:	4a25      	ldr	r2, [pc, #148]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c642:	4413      	add	r3, r2
 800c644:	1c58      	adds	r0, r3, #1
 800c646:	4b24      	ldr	r3, [pc, #144]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c648:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 800c64c:	3307      	adds	r3, #7
 800c64e:	08db      	lsrs	r3, r3, #3
 800c650:	b29a      	uxth	r2, r3
 800c652:	79fb      	ldrb	r3, [r7, #7]
 800c654:	b29b      	uxth	r3, r3
 800c656:	1ad3      	subs	r3, r2, r3
 800c658:	b29b      	uxth	r3, r3
 800c65a:	2200      	movs	r2, #0
 800c65c:	4619      	mov	r1, r3
 800c65e:	f001 fd83 	bl	800e168 <rfalNfcDepIsAtrReq>
 800c662:	4603      	mov	r3, r0
 800c664:	2b00      	cmp	r3, #0
 800c666:	d028      	beq.n	800c6ba <rfalNfcListenActivation+0x1e2>
                    {
                        gNfcDev.devList->type = RFAL_NFC_POLL_TYPE_AP2P;
 800c668:	4b1b      	ldr	r3, [pc, #108]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c66a:	220f      	movs	r2, #15
 800c66c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                        rfalSetMode( (RFAL_MODE_LISTEN_ACTIVE_P2P), bitRate, bitRate );
 800c670:	78bb      	ldrb	r3, [r7, #2]
 800c672:	78ba      	ldrb	r2, [r7, #2]
 800c674:	4619      	mov	r1, r3
 800c676:	200d      	movs	r0, #13
 800c678:	f7f4 fe88 	bl	800138c <rfalSetMode>
                        rfalSetFDTListen( RFAL_FDT_LISTEN_AP2P_LISTENER );
 800c67c:	2040      	movs	r0, #64	@ 0x40
 800c67e:	f7f5 fadf 	bl	8001c40 <rfalSetFDTListen>
                        RFAL_EXIT_ON_ERR( ret, rfalNfcNfcDepActivate( gNfcDev.devList, RFAL_NFCDEP_COMM_ACTIVE, &gNfcDev.rxBuf.rfBuf[hdrLen], (rfalConvBitsToBytes(gNfcDev.rxLen) - hdrLen) ) );
 800c682:	79fb      	ldrb	r3, [r7, #7]
 800c684:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 800c688:	4a13      	ldr	r2, [pc, #76]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c68a:	4413      	add	r3, r2
 800c68c:	1c59      	adds	r1, r3, #1
 800c68e:	4b12      	ldr	r3, [pc, #72]	@ (800c6d8 <rfalNfcListenActivation+0x200>)
 800c690:	f8b3 3746 	ldrh.w	r3, [r3, #1862]	@ 0x746
 800c694:	3307      	adds	r3, #7
 800c696:	08db      	lsrs	r3, r3, #3
 800c698:	b29a      	uxth	r2, r3
 800c69a:	79fb      	ldrb	r3, [r7, #7]
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	1ad3      	subs	r3, r2, r3
 800c6a0:	b29b      	uxth	r3, r3
 800c6a2:	460a      	mov	r2, r1
 800c6a4:	2101      	movs	r1, #1
 800c6a6:	480d      	ldr	r0, [pc, #52]	@ (800c6dc <rfalNfcListenActivation+0x204>)
 800c6a8:	f000 f81c 	bl	800c6e4 <rfalNfcNfcDepActivate>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	80bb      	strh	r3, [r7, #4]
 800c6b0:	88bb      	ldrh	r3, [r7, #4]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d003      	beq.n	800c6be <rfalNfcListenActivation+0x1e6>
 800c6b6:	88bb      	ldrh	r3, [r7, #4]
 800c6b8:	e009      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
                    }
                    else
                #endif /* RFAL_FEATURE_NFC_DEP */
                    {
                        return RFAL_ERR_PROTO;
 800c6ba:	230b      	movs	r3, #11
 800c6bc:	e007      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
                    }
                }
            }
            return RFAL_ERR_BUSY;
 800c6be:	2302      	movs	r3, #2
 800c6c0:	e005      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
        /*******************************************************************************/
        case RFAL_LM_STATE_READY_A:
        case RFAL_LM_STATE_READY_Ax:
        case RFAL_LM_STATE_SLEEP_A:
        case RFAL_LM_STATE_SLEEP_AF:
            return RFAL_ERR_BUSY;
 800c6c2:	2302      	movs	r3, #2
 800c6c4:	e003      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
        
        /*******************************************************************************/
        case RFAL_LM_STATE_POWER_OFF:
            return RFAL_ERR_LINK_LOSS;
 800c6c6:	2325      	movs	r3, #37	@ 0x25
 800c6c8:	e001      	b.n	800c6ce <rfalNfcListenActivation+0x1f6>
        
        default:                                                                      /* Wait for activation */
            break;
 800c6ca:	bf00      	nop
    }

    return RFAL_ERR_INTERNAL;
 800c6cc:	230c      	movs	r3, #12
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3708      	adds	r7, #8
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bd80      	pop	{r7, pc}
 800c6d6:	bf00      	nop
 800c6d8:	20000650 	.word	0x20000650
 800c6dc:	20000710 	.word	0x20000710
 800c6e0:	20000732 	.word	0x20000732

0800c6e4 <rfalNfcNfcDepActivate>:
 * 
 ******************************************************************************
 */
#if RFAL_FEATURE_NFC_DEP
static ReturnCode rfalNfcNfcDepActivate( rfalNfcDevice *device, rfalNfcDepCommMode commMode, const uint8_t *atrReq, uint16_t atrReqLen )
{
 800c6e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6e6:	b0a5      	sub	sp, #148	@ 0x94
 800c6e8:	af04      	add	r7, sp, #16
 800c6ea:	60f8      	str	r0, [r7, #12]
 800c6ec:	607a      	str	r2, [r7, #4]
 800c6ee:	461a      	mov	r2, r3
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	72fb      	strb	r3, [r7, #11]
 800c6f4:	4613      	mov	r3, r2
 800c6f6:	813b      	strh	r3, [r7, #8]
    /* Suppress warnings if Listen mode is disabled */
    RFAL_NO_WARNING(atrReq);
    RFAL_NO_WARNING(atrReqLen);
    
    /* If we are in Poll mode */
    if( rfalNfcIsRemDevListener( device->type ) )
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	781b      	ldrb	r3, [r3, #0]
 800c6fc:	2b05      	cmp	r3, #5
 800c6fe:	d83b      	bhi.n	800c778 <rfalNfcNfcDepActivate+0x94>
    {
        /*******************************************************************************/
        /* If Passive F use the NFCID2 retrieved from SENSF                            */
        if( device->type == RFAL_NFC_LISTEN_TYPE_NFCF )
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	781b      	ldrb	r3, [r3, #0]
 800c704:	2b02      	cmp	r3, #2
 800c706:	d106      	bne.n	800c716 <rfalNfcNfcDepActivate+0x32>
        {
            initParam.nfcid    = device->dev.nfcf.sensfRes.NFCID2;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	3303      	adds	r3, #3
 800c70c:	66fb      	str	r3, [r7, #108]	@ 0x6c
            initParam.nfcidLen = RFAL_NFCF_NFCID2_LEN;
 800c70e:	2308      	movs	r3, #8
 800c710:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
 800c714:	e004      	b.n	800c720 <rfalNfcNfcDepActivate+0x3c>
        }
        else
        {
            initParam.nfcid    = gNfcDev.disc.nfcid3; 
 800c716:	4b50      	ldr	r3, [pc, #320]	@ (800c858 <rfalNfcNfcDepActivate+0x174>)
 800c718:	66fb      	str	r3, [r7, #108]	@ 0x6c
            initParam.nfcidLen = RFAL_NFCDEP_NFCID3_LEN;
 800c71a:	230a      	movs	r3, #10
 800c71c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
        }    
        
        initParam.BS        = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 800c720:	2300      	movs	r3, #0
 800c722:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
        initParam.BR        = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 800c726:	2300      	movs	r3, #0
 800c728:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
        initParam.DID       = RFAL_NFCDEP_DID_NO;
 800c72c:	2300      	movs	r3, #0
 800c72e:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
        initParam.NAD       = RFAL_NFCDEP_NAD_NO;
 800c732:	2300      	movs	r3, #0
 800c734:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        initParam.LR        = gNfcDev.disc.nfcDepLR;
 800c738:	4b48      	ldr	r3, [pc, #288]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c73a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800c73e:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
        initParam.GB        = gNfcDev.disc.GB;
 800c742:	4b47      	ldr	r3, [pc, #284]	@ (800c860 <rfalNfcNfcDepActivate+0x17c>)
 800c744:	67bb      	str	r3, [r7, #120]	@ 0x78
        initParam.GBLen     = gNfcDev.disc.GBLen;
 800c746:	4b45      	ldr	r3, [pc, #276]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c748:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c74c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
        initParam.commMode  = commMode;
 800c750:	7afb      	ldrb	r3, [r7, #11]
 800c752:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
        initParam.operParam = (RFAL_NFCDEP_OPER_FULL_MI_EN | RFAL_NFCDEP_OPER_EMPTY_DEP_DIS | RFAL_NFCDEP_OPER_ATN_EN | RFAL_NFCDEP_OPER_RTOX_REQ_EN);
 800c756:	230e      	movs	r3, #14
 800c758:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
        
        rfalNfcDepInitialize();
 800c75c:	f001 fc32 	bl	800dfc4 <rfalNfcDepInitialize>
        /* Perform NFC-DEP (P2P) activation: ATR and PSL if supported */
        return rfalNfcDepInitiatorHandleActivation( &initParam, gNfcDev.disc.maxBR, &device->proto.nfcDep );
 800c760:	4b3e      	ldr	r3, [pc, #248]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c762:	7e59      	ldrb	r1, [r3, #25]
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	f103 0220 	add.w	r2, r3, #32
 800c76a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800c76e:	4618      	mov	r0, r3
 800c770:	f002 f84e 	bl	800e810 <rfalNfcDepInitiatorHandleActivation>
 800c774:	4603      	mov	r3, r0
 800c776:	e06b      	b.n	800c850 <rfalNfcNfcDepActivate+0x16c>
    }
    
    /* If we are in Listen mode */
#if RFAL_FEATURE_LISTEN_MODE
    else if( rfalNfcIsRemDevPoller( device->type ) )
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	781b      	ldrb	r3, [r3, #0]
 800c77c:	2b09      	cmp	r3, #9
 800c77e:	d966      	bls.n	800c84e <rfalNfcNfcDepActivate+0x16a>
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	2b0f      	cmp	r3, #15
 800c786:	d862      	bhi.n	800c84e <rfalNfcNfcDepActivate+0x16a>
    {
        rfalNfcDepListenActvParam   actvParams;
        rfalNfcDepTargetParam       targetParam;
        
        RFAL_MEMCPY(targetParam.nfcid3, (uint8_t*)gNfcDev.disc.nfcid3, RFAL_NFCDEP_NFCID3_LEN);
 800c788:	4a34      	ldr	r2, [pc, #208]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c78a:	f107 0315 	add.w	r3, r7, #21
 800c78e:	321b      	adds	r2, #27
 800c790:	6810      	ldr	r0, [r2, #0]
 800c792:	6851      	ldr	r1, [r2, #4]
 800c794:	6018      	str	r0, [r3, #0]
 800c796:	6059      	str	r1, [r3, #4]
 800c798:	8912      	ldrh	r2, [r2, #8]
 800c79a:	811a      	strh	r2, [r3, #8]
        targetParam.bst       = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 800c79c:	2300      	movs	r3, #0
 800c79e:	77fb      	strb	r3, [r7, #31]
        targetParam.brt       = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	f887 3020 	strb.w	r3, [r7, #32]
        targetParam.to        = RFAL_NFCDEP_WT_TRG_MAX_L13; /* [LLCP] 1.3 6.2.1 */ 
 800c7a6:	230a      	movs	r3, #10
 800c7a8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        targetParam.ppt       = rfalNfcDepLR2PP(gNfcDev.disc.nfcDepLR);
 800c7ac:	4b2b      	ldr	r3, [pc, #172]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c7ae:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800c7b2:	011b      	lsls	r3, r3, #4
 800c7b4:	b2db      	uxtb	r3, r3
 800c7b6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c7ba:	b2db      	uxtb	r3, r3
 800c7bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if( gNfcDev.disc.GBLen >= RFAL_NFCDEP_GB_MAX_LEN )
 800c7c0:	4b26      	ldr	r3, [pc, #152]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c7c2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c7c6:	2b2f      	cmp	r3, #47	@ 0x2f
 800c7c8:	d901      	bls.n	800c7ce <rfalNfcNfcDepActivate+0xea>
        {
            return RFAL_ERR_PARAM;
 800c7ca:	2307      	movs	r3, #7
 800c7cc:	e040      	b.n	800c850 <rfalNfcNfcDepActivate+0x16c>
        }
        targetParam.GBtLen    = gNfcDev.disc.GBLen;
 800c7ce:	4b23      	ldr	r3, [pc, #140]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c7d0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c7d4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
        if( gNfcDev.disc.GBLen > 0U )
 800c7d8:	4b20      	ldr	r3, [pc, #128]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c7da:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d00a      	beq.n	800c7f8 <rfalNfcNfcDepActivate+0x114>
        {
            RFAL_MEMCPY(targetParam.GBt, gNfcDev.disc.GB, gNfcDev.disc.GBLen);
 800c7e2:	4b1e      	ldr	r3, [pc, #120]	@ (800c85c <rfalNfcNfcDepActivate+0x178>)
 800c7e4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800c7e8:	461a      	mov	r2, r3
 800c7ea:	f107 0314 	add.w	r3, r7, #20
 800c7ee:	330f      	adds	r3, #15
 800c7f0:	491b      	ldr	r1, [pc, #108]	@ (800c860 <rfalNfcNfcDepActivate+0x17c>)
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f004 fefc 	bl	80115f0 <memcpy>
        }
        targetParam.operParam = (RFAL_NFCDEP_OPER_FULL_MI_EN | RFAL_NFCDEP_OPER_EMPTY_DEP_DIS | RFAL_NFCDEP_OPER_ATN_EN | RFAL_NFCDEP_OPER_RTOX_REQ_EN);
 800c7f8:	230e      	movs	r3, #14
 800c7fa:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
        targetParam.commMode  = commMode;
 800c7fe:	7afb      	ldrb	r3, [r7, #11]
 800c800:	753b      	strb	r3, [r7, #20]
            
        
        /* Set activation buffer (including header) for NFC-DEP */
        actvParams.rxBuf        = (rfalNfcDepBufFormat*) &gNfcDev.rxBuf.nfcDepBuf;   /*  PRQA S 0310 # MISRA 11.3 - Intentional safe cast to avoiding large buffer duplication */
 800c802:	4b18      	ldr	r3, [pc, #96]	@ (800c864 <rfalNfcNfcDepActivate+0x180>)
 800c804:	65bb      	str	r3, [r7, #88]	@ 0x58
        actvParams.rxLen        = &gNfcDev.rxLen;
 800c806:	4b18      	ldr	r3, [pc, #96]	@ (800c868 <rfalNfcNfcDepActivate+0x184>)
 800c808:	65fb      	str	r3, [r7, #92]	@ 0x5c
        actvParams.isRxChaining = &gNfcDev.isRxChaining;
 800c80a:	4b18      	ldr	r3, [pc, #96]	@ (800c86c <rfalNfcNfcDepActivate+0x188>)
 800c80c:	663b      	str	r3, [r7, #96]	@ 0x60
        actvParams.nfcDepDev    = &gNfcDev.devList->proto.nfcDep;
 800c80e:	4b18      	ldr	r3, [pc, #96]	@ (800c870 <rfalNfcNfcDepActivate+0x18c>)
 800c810:	667b      	str	r3, [r7, #100]	@ 0x64

        rfalListenSetState( ((device->type == RFAL_NFC_POLL_TYPE_NFCA) ? RFAL_LM_STATE_TARGET_A : RFAL_LM_STATE_TARGET_F) );
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	2b0a      	cmp	r3, #10
 800c818:	d101      	bne.n	800c81e <rfalNfcNfcDepActivate+0x13a>
 800c81a:	230a      	movs	r3, #10
 800c81c:	e000      	b.n	800c820 <rfalNfcNfcDepActivate+0x13c>
 800c81e:	230b      	movs	r3, #11
 800c820:	4618      	mov	r0, r3
 800c822:	f7f7 fb67 	bl	8003ef4 <rfalListenSetState>
        
        rfalNfcDepInitialize();
 800c826:	f001 fbcd 	bl	800dfc4 <rfalNfcDepInitialize>
        /* Perform NFC-DEP (P2P) activation: send ATR_RES and handle activation */
        return rfalNfcDepListenStartActivation( &targetParam, atrReq, atrReqLen, actvParams );
 800c82a:	893e      	ldrh	r6, [r7, #8]
 800c82c:	f107 0514 	add.w	r5, r7, #20
 800c830:	466c      	mov	r4, sp
 800c832:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800c836:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c83a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c83e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c840:	4632      	mov	r2, r6
 800c842:	6879      	ldr	r1, [r7, #4]
 800c844:	4628      	mov	r0, r5
 800c846:	f002 f955 	bl	800eaf4 <rfalNfcDepListenStartActivation>
 800c84a:	4603      	mov	r3, r0
 800c84c:	e000      	b.n	800c850 <rfalNfcNfcDepActivate+0x16c>
    }
#endif  /* RFAL_FEATURE_LISTEN_MODE */
    
    else
    {
        return RFAL_ERR_INTERNAL;
 800c84e:	230c      	movs	r3, #12
    }
}
 800c850:	4618      	mov	r0, r3
 800c852:	3784      	adds	r7, #132	@ 0x84
 800c854:	46bd      	mov	sp, r7
 800c856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c858:	2000066b 	.word	0x2000066b
 800c85c:	20000650 	.word	0x20000650
 800c860:	20000675 	.word	0x20000675
 800c864:	20000b91 	.word	0x20000b91
 800c868:	20000d96 	.word	0x20000d96
 800c86c:	20000973 	.word	0x20000973
 800c870:	20000730 	.word	0x20000730

0800c874 <rfalNfcDeactivation>:
 * \return  RFAL_ERR_XXXX  : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcDeactivation( void )
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b082      	sub	sp, #8
 800c878:	af00      	add	r7, sp, #0
    bool       aux;
    ReturnCode ret;
    
    ret = RFAL_ERR_NONE;
 800c87a:	2300      	movs	r3, #0
 800c87c:	80bb      	strh	r3, [r7, #4]
    aux = false;
 800c87e:	2300      	movs	r3, #0
 800c880:	71fb      	strb	r3, [r7, #7]
    /* Suppress warning when specific RFAL features have been disabled */
    RFAL_NO_WARNING( ret );
    
    
    /* Check if a device has been activated */
    if( gNfcDev.activeDev != NULL )
 800c882:	4b4f      	ldr	r3, [pc, #316]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c884:	68db      	ldr	r3, [r3, #12]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d01c      	beq.n	800c8c4 <rfalNfcDeactivation+0x50>
    {
        if( rfalNfcIsRemDevListener( gNfcDev.activeDev->type ) )                          /* Listen mode no additional deactivation to be performed*/
 800c88a:	4b4d      	ldr	r3, [pc, #308]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c88c:	68db      	ldr	r3, [r3, #12]
 800c88e:	781b      	ldrb	r3, [r3, #0]
 800c890:	2b05      	cmp	r3, #5
 800c892:	d817      	bhi.n	800c8c4 <rfalNfcDeactivation+0x50>
        {
            switch( gNfcDev.activeDev->rfInterface )
 800c894:	4b4a      	ldr	r3, [pc, #296]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c896:	68db      	ldr	r3, [r3, #12]
 800c898:	7f5b      	ldrb	r3, [r3, #29]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d011      	beq.n	800c8c2 <rfalNfcDeactivation+0x4e>
 800c89e:	2b02      	cmp	r3, #2
 800c8a0:	d10d      	bne.n	800c8be <rfalNfcDeactivation+0x4a>
            #endif /* RFAL_FEATURE_ISO_DEP_POLL */
                    
                /*******************************************************************************/
            #if RFAL_FEATURE_NFC_DEP
                case RFAL_NFC_INTERFACE_NFCDEP:
                    switch ( gNfcDev.activeDev->type )
 800c8a2:	4b47      	ldr	r3, [pc, #284]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c8a4:	68db      	ldr	r3, [r3, #12]
 800c8a6:	781b      	ldrb	r3, [r3, #0]
 800c8a8:	2b05      	cmp	r3, #5
 800c8aa:	d102      	bne.n	800c8b2 <rfalNfcDeactivation+0x3e>
                    {
                        case RFAL_NFC_LISTEN_TYPE_AP2P:
                            rfalNfcDepRLS();                                              /* Send a Release to device */
 800c8ac:	f001 ff4e 	bl	800e74c <rfalNfcDepRLS>
                            break;
 800c8b0:	e004      	b.n	800c8bc <rfalNfcDeactivation+0x48>

                        default:
                            rfalNfcDepDSL();                                              /* Send a Deselect to device */
 800c8b2:	f001 fee9 	bl	800e688 <rfalNfcDepDSL>
                            aux = true;                                                   /* Mark device as deselected */
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	71fb      	strb	r3, [r7, #7]
                            break;
 800c8ba:	bf00      	nop
            
                    }
                    break;
 800c8bc:	e002      	b.n	800c8c4 <rfalNfcDeactivation+0x50>
            #endif /* RFAL_FEATURE_NFC_DEP */
                    
                default:
                    return RFAL_ERR_REQUEST;
 800c8be:	2305      	movs	r3, #5
 800c8c0:	e079      	b.n	800c9b6 <rfalNfcDeactivation+0x142>
                    break;                                                                /* No specific deactivation to be performed */
 800c8c2:	bf00      	nop
            }
        }
    }
    
    /* If deactivation type is only to Sleep, mark it and keep Field On  */
    if( (gNfcDev.deactType == RFAL_NFC_DEACTIVATE_SLEEP) && (gNfcDev.activeDev != NULL) && (aux) )
 800c8c4:	4b3e      	ldr	r3, [pc, #248]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c8c6:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800c8ca:	2b01      	cmp	r3, #1
 800c8cc:	d11e      	bne.n	800c90c <rfalNfcDeactivation+0x98>
 800c8ce:	4b3c      	ldr	r3, [pc, #240]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c8d0:	68db      	ldr	r3, [r3, #12]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d01a      	beq.n	800c90c <rfalNfcDeactivation+0x98>
 800c8d6:	79fb      	ldrb	r3, [r7, #7]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d017      	beq.n	800c90c <rfalNfcDeactivation+0x98>
    {
        gNfcDev.isOperOngoing = false;
 800c8dc:	4b38      	ldr	r3, [pc, #224]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c8de:	2200      	movs	r2, #0
 800c8e0:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
        
        
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800c8e4:	4b36      	ldr	r3, [pc, #216]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c8e6:	68db      	ldr	r3, [r3, #12]
 800c8e8:	781b      	ldrb	r3, [r3, #0]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d104      	bne.n	800c8f8 <rfalNfcDeactivation+0x84>
        {
            gNfcDev.activeDev->dev.nfca.isSleep = true;
 800c8ee:	4b34      	ldr	r3, [pc, #208]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c8f0:	68db      	ldr	r3, [r3, #12]
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	759a      	strb	r2, [r3, #22]
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800c8f6:	e04d      	b.n	800c994 <rfalNfcDeactivation+0x120>
        }
        else if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCB )
 800c8f8:	4b31      	ldr	r3, [pc, #196]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c8fa:	68db      	ldr	r3, [r3, #12]
 800c8fc:	781b      	ldrb	r3, [r3, #0]
 800c8fe:	2b01      	cmp	r3, #1
 800c900:	d148      	bne.n	800c994 <rfalNfcDeactivation+0x120>
        {
            gNfcDev.activeDev->dev.nfcb.isSleep = true;
 800c902:	4b2f      	ldr	r3, [pc, #188]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c904:	68db      	ldr	r3, [r3, #12]
 800c906:	2201      	movs	r2, #1
 800c908:	73da      	strb	r2, [r3, #15]
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800c90a:	e043      	b.n	800c994 <rfalNfcDeactivation+0x120>
            /* MISRA 15.7 - Empty else */
        }
    }
    else
    {
        if( !gNfcDev.isDeactivating )                                                            /* Check if the Field deactivation has not started */
 800c90c:	4b2c      	ldr	r3, [pc, #176]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c90e:	f893 332b 	ldrb.w	r3, [r3, #811]	@ 0x32b
 800c912:	f083 0301 	eor.w	r3, r3, #1
 800c916:	b2db      	uxtb	r3, r3
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d02d      	beq.n	800c978 <rfalNfcDeactivation+0x104>
        #if RFAL_FEATURE_WAKEUP_MODE
            rfalWakeUpModeStop();
        #endif /* RFAL_FEATURE_WAKEUP_MODE */
        
        #if RFAL_FEATURE_LISTEN_MODE
            rfalListenStop();
 800c91c:	f7f7 fa24 	bl	8003d68 <rfalListenStop>
        #else
            rfalFieldOff();
        #endif
         
            if( (gNfcDev.isFieldOn) && rfalNfcHasPollerTechs() )                                 /* Check if configured to Poll modes and the Field is On */
 800c920:	4b27      	ldr	r3, [pc, #156]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c922:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 800c926:	2b00      	cmp	r3, #0
 800c928:	d035      	beq.n	800c996 <rfalNfcDeactivation+0x122>
 800c92a:	4b25      	ldr	r3, [pc, #148]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c92c:	8a5b      	ldrh	r3, [r3, #18]
 800c92e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c932:	2b00      	cmp	r3, #0
 800c934:	d02f      	beq.n	800c996 <rfalNfcDeactivation+0x122>
            {
                aux = platformTimerIsExpired(gNfcDev.discTmr);                                   /* Check total duration timer is already expired */
 800c936:	4b22      	ldr	r3, [pc, #136]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c938:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800c93c:	4618      	mov	r0, r3
 800c93e:	f7f8 fdc8 	bl	80054d2 <timerIsExpired>
 800c942:	4603      	mov	r3, r0
 800c944:	71fb      	strb	r3, [r7, #7]
                if( ((platformGetSysTick() + RFAL_NFC_T_FIELD_OFF) > gNfcDev.discTmr) || (aux) ) /* In case Total Duration has expired or expring in less than tFIELD_OFF */
 800c946:	f7f4 fb7d 	bl	8001044 <BSP_GetTick>
 800c94a:	4603      	mov	r3, r0
 800c94c:	1d5a      	adds	r2, r3, #5
 800c94e:	4b1c      	ldr	r3, [pc, #112]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c950:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800c954:	429a      	cmp	r2, r3
 800c956:	d802      	bhi.n	800c95e <rfalNfcDeactivation+0xea>
 800c958:	79fb      	ldrb	r3, [r7, #7]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d006      	beq.n	800c96c <rfalNfcDeactivation+0xf8>
                {
                    platformTimerDestroy( gNfcDev.discTmr );
                    gNfcDev.discTmr = (uint32_t)platformTimerCreate( RFAL_NFC_T_FIELD_OFF );     /* Ensure that Operating Field is in Off condition at least tFIELD_OFF */
 800c95e:	2005      	movs	r0, #5
 800c960:	f7f8 fda9 	bl	80054b6 <timerCalculateTimer>
 800c964:	4603      	mov	r3, r0
 800c966:	4a16      	ldr	r2, [pc, #88]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c968:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
                }
                
                gNfcDev.isDeactivating = true;
 800c96c:	4b14      	ldr	r3, [pc, #80]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c96e:	2201      	movs	r2, #1
 800c970:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
                return RFAL_ERR_BUSY;
 800c974:	2302      	movs	r3, #2
 800c976:	e01e      	b.n	800c9b6 <rfalNfcDeactivation+0x142>
            }
        }
        else                                                                                     /* The Field deactivation has started */
        {
            if( !platformTimerIsExpired(gNfcDev.discTmr) )
 800c978:	4b11      	ldr	r3, [pc, #68]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c97a:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800c97e:	4618      	mov	r0, r3
 800c980:	f7f8 fda7 	bl	80054d2 <timerIsExpired>
 800c984:	4603      	mov	r3, r0
 800c986:	f083 0301 	eor.w	r3, r3, #1
 800c98a:	b2db      	uxtb	r3, r3
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d002      	beq.n	800c996 <rfalNfcDeactivation+0x122>
            {
                return RFAL_ERR_BUSY;                                                            /* Ensure Operating Field in Off condition for the time remaining */
 800c990:	2302      	movs	r3, #2
 800c992:	e010      	b.n	800c9b6 <rfalNfcDeactivation+0x142>
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800c994:	bf00      	nop
            }
        }
    }
    
    gNfcDev.activeDev      = NULL;                                                               /* Clear Active Device info */
 800c996:	4b0a      	ldr	r3, [pc, #40]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c998:	2200      	movs	r2, #0
 800c99a:	60da      	str	r2, [r3, #12]
    gNfcDev.isDeactivating = false;
 800c99c:	4b08      	ldr	r3, [pc, #32]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c99e:	2200      	movs	r2, #0
 800c9a0:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    gNfcDev.isTechInit     = false;
 800c9a4:	4b06      	ldr	r3, [pc, #24]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    gNfcDev.isFieldOn      = false;
 800c9ac:	4b04      	ldr	r3, [pc, #16]	@ (800c9c0 <rfalNfcDeactivation+0x14c>)
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
    return RFAL_ERR_NONE;
 800c9b4:	2300      	movs	r3, #0
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3708      	adds	r7, #8
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bd80      	pop	{r7, pc}
 800c9be:	bf00      	nop
 800c9c0:	20000650 	.word	0x20000650

0800c9c4 <nfcipDxIsSupported>:
/*******************************************************************************/


/*******************************************************************************/
static bool nfcipDxIsSupported( uint8_t Dx, uint8_t BRx, uint8_t BSx )
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b085      	sub	sp, #20
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	71fb      	strb	r3, [r7, #7]
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	71bb      	strb	r3, [r7, #6]
 800c9d2:	4613      	mov	r3, r2
 800c9d4:	717b      	strb	r3, [r7, #5]
	uint8_t Bx;
	
	/* Take the min of the possible bit rates, we'll use one for both directions */
	Bx = RFAL_MIN(BRx, BSx);
 800c9d6:	797a      	ldrb	r2, [r7, #5]
 800c9d8:	79bb      	ldrb	r3, [r7, #6]
 800c9da:	4293      	cmp	r3, r2
 800c9dc:	bf28      	it	cs
 800c9de:	4613      	movcs	r3, r2
 800c9e0:	73fb      	strb	r3, [r7, #15]
	
	/* Lower bit rates must be supported for P2P */
	if( (Dx <= (uint8_t)RFAL_NFCDEP_Dx_04_424) )
 800c9e2:	79fb      	ldrb	r3, [r7, #7]
 800c9e4:	2b02      	cmp	r3, #2
 800c9e6:	d801      	bhi.n	800c9ec <nfcipDxIsSupported+0x28>
	{
		return true;
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	e008      	b.n	800c9fe <nfcipDxIsSupported+0x3a>
	}
	
	if( (Dx == (uint8_t)RFAL_NFCDEP_Dx_08_848) && (Bx >= (uint8_t)RFAL_NFCDEP_Bx_08_848) )
 800c9ec:	79fb      	ldrb	r3, [r7, #7]
 800c9ee:	2b03      	cmp	r3, #3
 800c9f0:	d104      	bne.n	800c9fc <nfcipDxIsSupported+0x38>
 800c9f2:	7bfb      	ldrb	r3, [r7, #15]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d001      	beq.n	800c9fc <nfcipDxIsSupported+0x38>
	{
		return true;
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	e000      	b.n	800c9fe <nfcipDxIsSupported+0x3a>
	}

	return false;
 800c9fc:	2300      	movs	r3, #0
}
 800c9fe:	4618      	mov	r0, r3
 800ca00:	3714      	adds	r7, #20
 800ca02:	46bd      	mov	sp, r7
 800ca04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca08:	4770      	bx	lr
	...

0800ca0c <nfcipTxRx>:


/*******************************************************************************/
static ReturnCode nfcipTxRx( rfalNfcDepCmd cmd, uint8_t* txBuf, uint32_t fwt, uint8_t* paylBuf, uint8_t paylBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rxActLen )
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b088      	sub	sp, #32
 800ca10:	af02      	add	r7, sp, #8
 800ca12:	60b9      	str	r1, [r7, #8]
 800ca14:	607a      	str	r2, [r7, #4]
 800ca16:	603b      	str	r3, [r7, #0]
 800ca18:	4603      	mov	r3, r0
 800ca1a:	73fb      	strb	r3, [r7, #15]
    ReturnCode ret;
    
    if( (cmd == NFCIP_CMD_DEP_REQ) || (cmd == NFCIP_CMD_DEP_RES) ) /* this method cannot be used for DEPs */
 800ca1c:	7bfb      	ldrb	r3, [r7, #15]
 800ca1e:	2b06      	cmp	r3, #6
 800ca20:	d002      	beq.n	800ca28 <nfcipTxRx+0x1c>
 800ca22:	7bfb      	ldrb	r3, [r7, #15]
 800ca24:	2b07      	cmp	r3, #7
 800ca26:	d101      	bne.n	800ca2c <nfcipTxRx+0x20>
    {
        return RFAL_ERR_PARAM;
 800ca28:	2307      	movs	r3, #7
 800ca2a:	e030      	b.n	800ca8e <nfcipTxRx+0x82>
    }
    
    /* Assign the global params for this TxRx */
    gNfcip.rxBuf       = rxBuf;
 800ca2c:	4a1a      	ldr	r2, [pc, #104]	@ (800ca98 <nfcipTxRx+0x8c>)
 800ca2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca30:	6653      	str	r3, [r2, #100]	@ 0x64
    gNfcip.rxBufLen    = rxBufLen;
 800ca32:	4a19      	ldr	r2, [pc, #100]	@ (800ca98 <nfcipTxRx+0x8c>)
 800ca34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ca36:	f8a2 306a 	strh.w	r3, [r2, #106]	@ 0x6a
    gNfcip.rxRcvdLen   = rxActLen;
 800ca3a:	4a17      	ldr	r2, [pc, #92]	@ (800ca98 <nfcipTxRx+0x8c>)
 800ca3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca3e:	66d3      	str	r3, [r2, #108]	@ 0x6c
    
    
    /*******************************************************************************/
	/* Transmission                                                                */
	/*******************************************************************************/
    if(txBuf != NULL)                                              /* if nothing to Tx, just do Rx */               
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d013      	beq.n	800ca6e <nfcipTxRx+0x62>
    {
        RFAL_EXIT_ON_ERR( ret, nfcipTx( cmd, txBuf, paylBuf, paylBufLen, 0, fwt ) ); 
 800ca46:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ca4a:	b29a      	uxth	r2, r3
 800ca4c:	7bf8      	ldrb	r0, [r7, #15]
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	9301      	str	r3, [sp, #4]
 800ca52:	2300      	movs	r3, #0
 800ca54:	9300      	str	r3, [sp, #0]
 800ca56:	4613      	mov	r3, r2
 800ca58:	683a      	ldr	r2, [r7, #0]
 800ca5a:	68b9      	ldr	r1, [r7, #8]
 800ca5c:	f000 ffac 	bl	800d9b8 <nfcipTx>
 800ca60:	4603      	mov	r3, r0
 800ca62:	82fb      	strh	r3, [r7, #22]
 800ca64:	8afb      	ldrh	r3, [r7, #22]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d001      	beq.n	800ca6e <nfcipTxRx+0x62>
 800ca6a:	8afb      	ldrh	r3, [r7, #22]
 800ca6c:	e00f      	b.n	800ca8e <nfcipTxRx+0x82>
    }
    
    /*******************************************************************************/
	/* Reception                                                                   */
	/*******************************************************************************/
    ret = nfcipDataRx( true );
 800ca6e:	2001      	movs	r0, #1
 800ca70:	f001 fffc 	bl	800ea6c <nfcipDataRx>
 800ca74:	4603      	mov	r3, r0
 800ca76:	82fb      	strh	r3, [r7, #22]
    if( ret != RFAL_ERR_NONE )
 800ca78:	8afb      	ldrh	r3, [r7, #22]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d001      	beq.n	800ca82 <nfcipTxRx+0x76>
    {
        return ret;
 800ca7e:	8afb      	ldrh	r3, [r7, #22]
 800ca80:	e005      	b.n	800ca8e <nfcipTxRx+0x82>
    }
    
    /*******************************************************************************/    
    *rxActLen = *rxBuf;                                      		/* Use LEN byte instead due to with/without CRC modes */
 800ca82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	461a      	mov	r2, r3
 800ca88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca8a:	801a      	strh	r2, [r3, #0]
    return RFAL_ERR_NONE;                                         		/* Tx and Rx completed successfully                   */
 800ca8c:	2300      	movs	r3, #0
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3718      	adds	r7, #24
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}
 800ca96:	bf00      	nop
 800ca98:	20000ea0 	.word	0x20000ea0

0800ca9c <nfcipDEPControlMsg>:


/*******************************************************************************/
static ReturnCode nfcipDEPControlMsg( uint8_t pfb, uint8_t RTOX  )
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b08c      	sub	sp, #48	@ 0x30
 800caa0:	af02      	add	r7, sp, #8
 800caa2:	4603      	mov	r3, r0
 800caa4:	460a      	mov	r2, r1
 800caa6:	71fb      	strb	r3, [r7, #7]
 800caa8:	4613      	mov	r3, r2
 800caaa:	71bb      	strb	r3, [r7, #6]


    /*******************************************************************************/
    /* Calculate Cmd and fwt to be used                                            */
    /*******************************************************************************/
    const rfalNfcDepCmd depCmd = ((gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET) ? NFCIP_CMD_DEP_RES : NFCIP_CMD_DEP_REQ);
 800caac:	4b2a      	ldr	r3, [pc, #168]	@ (800cb58 <nfcipDEPControlMsg+0xbc>)
 800caae:	781b      	ldrb	r3, [r3, #0]
 800cab0:	2b01      	cmp	r3, #1
 800cab2:	d101      	bne.n	800cab8 <nfcipDEPControlMsg+0x1c>
 800cab4:	2307      	movs	r3, #7
 800cab6:	e000      	b.n	800caba <nfcipDEPControlMsg+0x1e>
 800cab8:	2306      	movs	r3, #6
 800caba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    fwt    = ((gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET) ? NFCIP_NO_FWT : (nfcip_PFBisSTO( pfb ) ? ( (RTOX*gNfcip.cfg.fwt) + gNfcip.cfg.dFwt) : (gNfcip.cfg.fwt + gNfcip.cfg.dFwt) ) );
 800cabe:	4b26      	ldr	r3, [pc, #152]	@ (800cb58 <nfcipDEPControlMsg+0xbc>)
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d018      	beq.n	800caf8 <nfcipDEPControlMsg+0x5c>
 800cac6:	79fb      	ldrb	r3, [r7, #7]
 800cac8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cacc:	2b80      	cmp	r3, #128	@ 0x80
 800cace:	d10d      	bne.n	800caec <nfcipDEPControlMsg+0x50>
 800cad0:	79fb      	ldrb	r3, [r7, #7]
 800cad2:	f003 0310 	and.w	r3, r3, #16
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d008      	beq.n	800caec <nfcipDEPControlMsg+0x50>
 800cada:	79bb      	ldrb	r3, [r7, #6]
 800cadc:	4a1e      	ldr	r2, [pc, #120]	@ (800cb58 <nfcipDEPControlMsg+0xbc>)
 800cade:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800cae0:	fb03 f202 	mul.w	r2, r3, r2
 800cae4:	4b1c      	ldr	r3, [pc, #112]	@ (800cb58 <nfcipDEPControlMsg+0xbc>)
 800cae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cae8:	4413      	add	r3, r2
 800caea:	e007      	b.n	800cafc <nfcipDEPControlMsg+0x60>
 800caec:	4b1a      	ldr	r3, [pc, #104]	@ (800cb58 <nfcipDEPControlMsg+0xbc>)
 800caee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800caf0:	4b19      	ldr	r3, [pc, #100]	@ (800cb58 <nfcipDEPControlMsg+0xbc>)
 800caf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800caf4:	4413      	add	r3, r2
 800caf6:	e001      	b.n	800cafc <nfcipDEPControlMsg+0x60>
 800caf8:	f04f 33ff 	mov.w	r3, #4294967295
 800cafc:	623b      	str	r3, [r7, #32]
    
    if( nfcip_PFBisSTO( pfb ) )
 800cafe:	79fb      	ldrb	r3, [r7, #7]
 800cb00:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cb04:	2b80      	cmp	r3, #128	@ 0x80
 800cb06:	d116      	bne.n	800cb36 <nfcipDEPControlMsg+0x9a>
 800cb08:	79fb      	ldrb	r3, [r7, #7]
 800cb0a:	f003 0310 	and.w	r3, r3, #16
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d011      	beq.n	800cb36 <nfcipDEPControlMsg+0x9a>
    {
        ctrlMsg[RFAL_NFCDEP_DEPREQ_HEADER_LEN] = RTOX;
 800cb12:	79bb      	ldrb	r3, [r7, #6]
 800cb14:	747b      	strb	r3, [r7, #17]
        return nfcipTx( depCmd, ctrlMsg, &ctrlMsg[RFAL_NFCDEP_DEPREQ_HEADER_LEN], sizeof(uint8_t), pfb, fwt );
 800cb16:	f107 030c 	add.w	r3, r7, #12
 800cb1a:	1d5a      	adds	r2, r3, #5
 800cb1c:	f107 010c 	add.w	r1, r7, #12
 800cb20:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800cb24:	6a3b      	ldr	r3, [r7, #32]
 800cb26:	9301      	str	r3, [sp, #4]
 800cb28:	79fb      	ldrb	r3, [r7, #7]
 800cb2a:	9300      	str	r3, [sp, #0]
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	f000 ff43 	bl	800d9b8 <nfcipTx>
 800cb32:	4603      	mov	r3, r0
 800cb34:	e00c      	b.n	800cb50 <nfcipDEPControlMsg+0xb4>
    }
    else
    {
        return nfcipTx( depCmd, ctrlMsg, NULL, 0, pfb, fwt );
 800cb36:	f107 010c 	add.w	r1, r7, #12
 800cb3a:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800cb3e:	6a3b      	ldr	r3, [r7, #32]
 800cb40:	9301      	str	r3, [sp, #4]
 800cb42:	79fb      	ldrb	r3, [r7, #7]
 800cb44:	9300      	str	r3, [sp, #0]
 800cb46:	2300      	movs	r3, #0
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f000 ff35 	bl	800d9b8 <nfcipTx>
 800cb4e:	4603      	mov	r3, r0
    }
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3728      	adds	r7, #40	@ 0x28
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}
 800cb58:	20000ea0 	.word	0x20000ea0

0800cb5c <nfcipClearCounters>:

/*******************************************************************************/
static void nfcipClearCounters( void )
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	af00      	add	r7, sp, #0
    gNfcip.cntATNRetrys  = 0;
 800cb60:	4b0c      	ldr	r3, [pc, #48]	@ (800cb94 <nfcipClearCounters+0x38>)
 800cb62:	2200      	movs	r2, #0
 800cb64:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    gNfcip.cntNACKRetrys = 0;
 800cb68:	4b0a      	ldr	r3, [pc, #40]	@ (800cb94 <nfcipClearCounters+0x38>)
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    gNfcip.cntTORetrys   = 0;
 800cb70:	4b08      	ldr	r3, [pc, #32]	@ (800cb94 <nfcipClearCounters+0x38>)
 800cb72:	2200      	movs	r2, #0
 800cb74:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
    gNfcip.cntTxRetrys   = 0;
 800cb78:	4b06      	ldr	r3, [pc, #24]	@ (800cb94 <nfcipClearCounters+0x38>)
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    gNfcip.cntRTOXRetrys = 0;
 800cb80:	4b04      	ldr	r3, [pc, #16]	@ (800cb94 <nfcipClearCounters+0x38>)
 800cb82:	2200      	movs	r2, #0
 800cb84:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 800cb88:	bf00      	nop
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb90:	4770      	bx	lr
 800cb92:	bf00      	nop
 800cb94:	20000ea0 	.word	0x20000ea0

0800cb98 <nfcipInitiatorHandleDEP>:

/*******************************************************************************/
static ReturnCode nfcipInitiatorHandleDEP( ReturnCode rxRes, uint16_t rxLen, uint16_t *outActRxLen, bool *outIsChaining )
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b086      	sub	sp, #24
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	60ba      	str	r2, [r7, #8]
 800cba0:	607b      	str	r3, [r7, #4]
 800cba2:	4603      	mov	r3, r0
 800cba4:	81fb      	strh	r3, [r7, #14]
 800cba6:	460b      	mov	r3, r1
 800cba8:	81bb      	strh	r3, [r7, #12]
    uint8_t    rxMsgIt;
    uint8_t    rxPFB;
    uint8_t    rxRTOX;
    uint8_t    optHdrLen;
    
    ret        = RFAL_ERR_INTERNAL;
 800cbaa:	230c      	movs	r3, #12
 800cbac:	82fb      	strh	r3, [r7, #22]
    rxMsgIt    = 0;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	757b      	strb	r3, [r7, #21]
    optHdrLen  = 0;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	753b      	strb	r3, [r7, #20]
    
    *outActRxLen    = 0;
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	2200      	movs	r2, #0
 800cbba:	801a      	strh	r2, [r3, #0]
    *outIsChaining  = false;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	701a      	strb	r2, [r3, #0]
    
    
    /*******************************************************************************/
    /* Handle reception errors                                                     */
    /*******************************************************************************/
    switch( rxRes )
 800cbc2:	89fb      	ldrh	r3, [r7, #14]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	f000 80b2 	beq.w	800cd2e <nfcipInitiatorHandleDEP+0x196>
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	f2c0 80ad 	blt.w	800cd2a <nfcipInitiatorHandleDEP+0x192>
 800cbd0:	2b1d      	cmp	r3, #29
 800cbd2:	f300 80aa 	bgt.w	800cd2a <nfcipInitiatorHandleDEP+0x192>
 800cbd6:	2b02      	cmp	r3, #2
 800cbd8:	f2c0 80a7 	blt.w	800cd2a <nfcipInitiatorHandleDEP+0x192>
 800cbdc:	461a      	mov	r2, r3
 800cbde:	2301      	movs	r3, #1
 800cbe0:	4093      	lsls	r3, r2
 800cbe2:	4a93      	ldr	r2, [pc, #588]	@ (800ce30 <nfcipInitiatorHandleDEP+0x298>)
 800cbe4:	401a      	ands	r2, r3
 800cbe6:	2a00      	cmp	r2, #0
 800cbe8:	bf14      	ite	ne
 800cbea:	2201      	movne	r2, #1
 800cbec:	2200      	moveq	r2, #0
 800cbee:	b2d2      	uxtb	r2, r2
 800cbf0:	2a00      	cmp	r2, #0
 800cbf2:	d176      	bne.n	800cce2 <nfcipInitiatorHandleDEP+0x14a>
 800cbf4:	f003 0204 	and.w	r2, r3, #4
 800cbf8:	2a00      	cmp	r2, #0
 800cbfa:	bf14      	ite	ne
 800cbfc:	2201      	movne	r2, #1
 800cbfe:	2200      	moveq	r2, #0
 800cc00:	b2d2      	uxtb	r2, r2
 800cc02:	2a00      	cmp	r2, #0
 800cc04:	f040 808f 	bne.w	800cd26 <nfcipInitiatorHandleDEP+0x18e>
 800cc08:	f003 0310 	and.w	r3, r3, #16
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	bf14      	ite	ne
 800cc10:	2301      	movne	r3, #1
 800cc12:	2300      	moveq	r3, #0
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	f000 8087 	beq.w	800cd2a <nfcipInitiatorHandleDEP+0x192>
        case RFAL_ERR_TIMEOUT:
            
            nfcipLogI( " NFCIP(I) TIMEOUT  TORetrys:%d \r\n", gNfcip.cntTORetrys );
            
            /* Digital 1.0 14.15.5.6 - If nTO >= Max raise protocol error */
            if( gNfcip.cntTORetrys++ >= RFAL_NFCDEP_TO_RETRYS )
 800cc1c:	4b85      	ldr	r3, [pc, #532]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc1e:	f893 3057 	ldrb.w	r3, [r3, #87]	@ 0x57
 800cc22:	1c5a      	adds	r2, r3, #1
 800cc24:	b2d1      	uxtb	r1, r2
 800cc26:	4a83      	ldr	r2, [pc, #524]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc28:	f882 1057 	strb.w	r1, [r2, #87]	@ 0x57
 800cc2c:	2b02      	cmp	r3, #2
 800cc2e:	d901      	bls.n	800cc34 <nfcipInitiatorHandleDEP+0x9c>
            {
                return RFAL_ERR_PROTO;
 800cc30:	230b      	movs	r3, #11
 800cc32:	e270      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
             * will be done #54. 
             * This is used to address the issue some devices that havea big TO. 
             * Normally LLCP layer has timeout already, and NFCIP layer is still
             * running error handling, retrying ATN/NACKs                                  */
            /*******************************************************************************/
            if( nfcipIsDeactivationPending() )
 800cc34:	4b7f      	ldr	r3, [pc, #508]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d008      	beq.n	800cc50 <nfcipInitiatorHandleDEP+0xb8>
 800cc3e:	4b7d      	ldr	r3, [pc, #500]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc44:	4798      	blx	r3
 800cc46:	4603      	mov	r3, r0
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d001      	beq.n	800cc50 <nfcipInitiatorHandleDEP+0xb8>
            {
                nfcipLogI( " skipping error recovery due deactivation pending \r\n");
                return RFAL_ERR_TIMEOUT;
 800cc4c:	2304      	movs	r3, #4
 800cc4e:	e262      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
            
            /* Digital 1.0 14.15.5.6 1)  If last PDU was NACK */
            if( nfcip_PFBisRNACK(gNfcip.lastPFB) )
 800cc50:	4b78      	ldr	r3, [pc, #480]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc52:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800cc56:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cc5a:	2b40      	cmp	r3, #64	@ 0x40
 800cc5c:	d128      	bne.n	800ccb0 <nfcipInitiatorHandleDEP+0x118>
 800cc5e:	4b75      	ldr	r3, [pc, #468]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc60:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800cc64:	f003 0310 	and.w	r3, r3, #16
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d021      	beq.n	800ccb0 <nfcipInitiatorHandleDEP+0x118>
            {
                /* Digital 1.0 14.15.5.6 2)  if NACKs failed raise protocol error  */
                if( gNfcip.cntNACKRetrys++ >= RFAL_NFCDEP_MAX_NACK_RETRYS )
 800cc6c:	4b71      	ldr	r3, [pc, #452]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc6e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cc72:	1c5a      	adds	r2, r3, #1
 800cc74:	b2d1      	uxtb	r1, r2
 800cc76:	4a6f      	ldr	r2, [pc, #444]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc78:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 800cc7c:	2b02      	cmp	r3, #2
 800cc7e:	d901      	bls.n	800cc84 <nfcipInitiatorHandleDEP+0xec>
                {
                    return RFAL_ERR_PROTO;
 800cc80:	230b      	movs	r3, #11
 800cc82:	e248      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                }
                
                /* Send NACK */
                nfcipLogI( " NFCIP(I) Sending NACK retry: %d \r\n", gNfcip.cntNACKRetrys );
                RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_NACK(gNfcip.pni), 0 ) );
 800cc84:	4b6b      	ldr	r3, [pc, #428]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cc86:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800cc8a:	f003 0303 	and.w	r3, r3, #3
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800cc94:	b2db      	uxtb	r3, r3
 800cc96:	2100      	movs	r1, #0
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f7ff feff 	bl	800ca9c <nfcipDEPControlMsg>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	82fb      	strh	r3, [r7, #22]
 800cca2:	8afb      	ldrh	r3, [r7, #22]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d001      	beq.n	800ccac <nfcipInitiatorHandleDEP+0x114>
 800cca8:	8afb      	ldrh	r3, [r7, #22]
 800ccaa:	e234      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                return RFAL_ERR_BUSY;
 800ccac:	2302      	movs	r3, #2
 800ccae:	e232      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
            
            nfcipLogI( " NFCIP(I) Checking if to send ATN  ATNRetrys: %d \r\n", gNfcip.cntATNRetrys );
            
            /* Digital 1.0 14.15.5.6 3)  Otherwise send ATN */                            
            if( gNfcip.cntATNRetrys++ >= RFAL_NFCDEP_MAX_ATN_RETRYS )
 800ccb0:	4b60      	ldr	r3, [pc, #384]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800ccb2:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 800ccb6:	1c5a      	adds	r2, r3, #1
 800ccb8:	b2d1      	uxtb	r1, r2
 800ccba:	4a5e      	ldr	r2, [pc, #376]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800ccbc:	f882 105a 	strb.w	r1, [r2, #90]	@ 0x5a
 800ccc0:	2b02      	cmp	r3, #2
 800ccc2:	d901      	bls.n	800ccc8 <nfcipInitiatorHandleDEP+0x130>
            {
                return RFAL_ERR_PROTO;
 800ccc4:	230b      	movs	r3, #11
 800ccc6:	e226      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
                            
            /* Send ATN */
            nfcipLogI( " NFCIP(I) Sending ATN \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_ATN(), 0 ) );
 800ccc8:	2100      	movs	r1, #0
 800ccca:	2080      	movs	r0, #128	@ 0x80
 800cccc:	f7ff fee6 	bl	800ca9c <nfcipDEPControlMsg>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	82fb      	strh	r3, [r7, #22]
 800ccd4:	8afb      	ldrh	r3, [r7, #22]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d001      	beq.n	800ccde <nfcipInitiatorHandleDEP+0x146>
 800ccda:	8afb      	ldrh	r3, [r7, #22]
 800ccdc:	e21b      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            return RFAL_ERR_BUSY;
 800ccde:	2302      	movs	r3, #2
 800cce0:	e219      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                }
#endif /* 0 */
            }

            /* Digital 1.1 16.12.5.4  if NACKs failed raise Transmission error  */
            if( gNfcip.cntNACKRetrys++ >= RFAL_NFCDEP_MAX_NACK_RETRYS )
 800cce2:	4b54      	ldr	r3, [pc, #336]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cce4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800cce8:	1c5a      	adds	r2, r3, #1
 800ccea:	b2d1      	uxtb	r1, r2
 800ccec:	4a51      	ldr	r2, [pc, #324]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800ccee:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 800ccf2:	2b02      	cmp	r3, #2
 800ccf4:	d901      	bls.n	800ccfa <nfcipInitiatorHandleDEP+0x162>
            {
                return RFAL_ERR_FRAMING;
 800ccf6:	2309      	movs	r3, #9
 800ccf8:	e20d      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
                            
            /* Send NACK */
            nfcipLogI( " NFCIP(I) Sending NACK  \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_NACK(gNfcip.pni), 0 ) );
 800ccfa:	4b4e      	ldr	r3, [pc, #312]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800ccfc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800cd00:	f003 0303 	and.w	r3, r3, #3
 800cd04:	b2db      	uxtb	r3, r3
 800cd06:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800cd0a:	b2db      	uxtb	r3, r3
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f7ff fec4 	bl	800ca9c <nfcipDEPControlMsg>
 800cd14:	4603      	mov	r3, r0
 800cd16:	82fb      	strh	r3, [r7, #22]
 800cd18:	8afb      	ldrh	r3, [r7, #22]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d001      	beq.n	800cd22 <nfcipInitiatorHandleDEP+0x18a>
 800cd1e:	8afb      	ldrh	r3, [r7, #22]
 800cd20:	e1f9      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            return RFAL_ERR_BUSY;
 800cd22:	2302      	movs	r3, #2
 800cd24:	e1f7      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            
        case RFAL_ERR_NONE:
            break;
            
        case RFAL_ERR_BUSY:
            return RFAL_ERR_BUSY;  /* Debug purposes */
 800cd26:	2302      	movs	r3, #2
 800cd28:	e1f5      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            
        default:
            nfcipLogW( " NFCIP(I) Error: %d \r\n", rxRes );
            return rxRes;
 800cd2a:	89fb      	ldrh	r3, [r7, #14]
 800cd2c:	e1f3      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            break;
 800cd2e:	bf00      	nop
        
    /*******************************************************************************/
    /* Rx OK check if valid DEP PDU                                                */
    /*******************************************************************************/
    
    if( gNfcip.rxBuf == NULL )
 800cd30:	4b40      	ldr	r3, [pc, #256]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cd32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d101      	bne.n	800cd3c <nfcipInitiatorHandleDEP+0x1a4>
    {
        return RFAL_ERR_IO;
 800cd38:	2303      	movs	r3, #3
 800cd3a:	e1ec      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /* Due to different modes on ST25R391x (with/without CRC) use NFC-DEP LEN instead of bytes retrieved */
    nfcDepLen = gNfcip.rxBuf[rxMsgIt++];
 800cd3c:	4b3d      	ldr	r3, [pc, #244]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cd3e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800cd40:	7d7b      	ldrb	r3, [r7, #21]
 800cd42:	1c59      	adds	r1, r3, #1
 800cd44:	7579      	strb	r1, [r7, #21]
 800cd46:	4413      	add	r3, r2
 800cd48:	781b      	ldrb	r3, [r3, #0]
 800cd4a:	74fb      	strb	r3, [r7, #19]
    
    nfcipLogD( " NFCIP(I) rx OK: %d bytes \r\n", nfcDepLen );
    
    /* Digital 1.0 14.15.5.5 Protocol Error  */
    if( gNfcip.rxBuf[rxMsgIt++] != NFCIP_RES )
 800cd4c:	4b39      	ldr	r3, [pc, #228]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cd4e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800cd50:	7d7b      	ldrb	r3, [r7, #21]
 800cd52:	1c59      	adds	r1, r3, #1
 800cd54:	7579      	strb	r1, [r7, #21]
 800cd56:	4413      	add	r3, r2
 800cd58:	781b      	ldrb	r3, [r3, #0]
 800cd5a:	2bd5      	cmp	r3, #213	@ 0xd5
 800cd5c:	d001      	beq.n	800cd62 <nfcipInitiatorHandleDEP+0x1ca>
    {
    	nfcipLogW( " NFCIP(I) error %02X instead of %02X \r\n", gNfcip.rxBuf[(rxMsgIt-1U)], NFCIP_RES );
        return RFAL_ERR_PROTO;
 800cd5e:	230b      	movs	r3, #11
 800cd60:	e1d9      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /* Digital 1.0 14.15.5.5 Protocol Error  */
    if( gNfcip.rxBuf[rxMsgIt++] != (uint8_t)NFCIP_CMD_DEP_RES )
 800cd62:	4b34      	ldr	r3, [pc, #208]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cd64:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800cd66:	7d7b      	ldrb	r3, [r7, #21]
 800cd68:	1c59      	adds	r1, r3, #1
 800cd6a:	7579      	strb	r1, [r7, #21]
 800cd6c:	4413      	add	r3, r2
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2b07      	cmp	r3, #7
 800cd72:	d001      	beq.n	800cd78 <nfcipInitiatorHandleDEP+0x1e0>
    {
    	nfcipLogW( " NFCIP(I) error %02X instead of %02X \r\n", gNfcip.rxBuf[(rxMsgIt-1U)], NFCIP_CMD_DEP_RES );
        return RFAL_ERR_PROTO;
 800cd74:	230b      	movs	r3, #11
 800cd76:	e1ce      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
    }
    
    rxPFB = gNfcip.rxBuf[rxMsgIt++];
 800cd78:	4b2e      	ldr	r3, [pc, #184]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cd7a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800cd7c:	7d7b      	ldrb	r3, [r7, #21]
 800cd7e:	1c59      	adds	r1, r3, #1
 800cd80:	7579      	strb	r1, [r7, #21]
 800cd82:	4413      	add	r3, r2
 800cd84:	781b      	ldrb	r3, [r3, #0]
 800cd86:	74bb      	strb	r3, [r7, #18]
    
    /*******************************************************************************/
    /* Check for valid PFB type                                                    */
    if( !(nfcip_PFBisSPDU( rxPFB ) || nfcip_PFBisRPDU( rxPFB ) || nfcip_PFBisIPDU( rxPFB )) )
 800cd88:	7cbb      	ldrb	r3, [r7, #18]
 800cd8a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cd8e:	2b80      	cmp	r3, #128	@ 0x80
 800cd90:	d00b      	beq.n	800cdaa <nfcipInitiatorHandleDEP+0x212>
 800cd92:	7cbb      	ldrb	r3, [r7, #18]
 800cd94:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cd98:	2b40      	cmp	r3, #64	@ 0x40
 800cd9a:	d006      	beq.n	800cdaa <nfcipInitiatorHandleDEP+0x212>
 800cd9c:	7cbb      	ldrb	r3, [r7, #18]
 800cd9e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d001      	beq.n	800cdaa <nfcipInitiatorHandleDEP+0x212>
    {
        return RFAL_ERR_PROTO;
 800cda6:	230b      	movs	r3, #11
 800cda8:	e1b5      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
    }
        
    /*******************************************************************************/
    /* Digital 1.0 14.8.2.1  check if DID is expected and match -> Protocol Error  */
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 800cdaa:	4b22      	ldr	r3, [pc, #136]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cdac:	78db      	ldrb	r3, [r3, #3]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d015      	beq.n	800cdde <nfcipInitiatorHandleDEP+0x246>
    {
        if( (gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (!nfcip_PFBhasDID( rxPFB )) )
 800cdb2:	4b20      	ldr	r3, [pc, #128]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cdb4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800cdb6:	7d7b      	ldrb	r3, [r7, #21]
 800cdb8:	1c59      	adds	r1, r3, #1
 800cdba:	7579      	strb	r1, [r7, #21]
 800cdbc:	4413      	add	r3, r2
 800cdbe:	781a      	ldrb	r2, [r3, #0]
 800cdc0:	4b1c      	ldr	r3, [pc, #112]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cdc2:	78db      	ldrb	r3, [r3, #3]
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d104      	bne.n	800cdd2 <nfcipInitiatorHandleDEP+0x23a>
 800cdc8:	7cbb      	ldrb	r3, [r7, #18]
 800cdca:	f003 0304 	and.w	r3, r3, #4
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d101      	bne.n	800cdd6 <nfcipInitiatorHandleDEP+0x23e>
        {
            return RFAL_ERR_PROTO;
 800cdd2:	230b      	movs	r3, #11
 800cdd4:	e19f      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
        }
        optHdrLen++;                                    /* Inc header optional field cnt*/
 800cdd6:	7d3b      	ldrb	r3, [r7, #20]
 800cdd8:	3301      	adds	r3, #1
 800cdda:	753b      	strb	r3, [r7, #20]
 800cddc:	e006      	b.n	800cdec <nfcipInitiatorHandleDEP+0x254>
    }
    else if( nfcip_PFBhasDID( rxPFB ) )                 /* DID not expected but rcv */
 800cdde:	7cbb      	ldrb	r3, [r7, #18]
 800cde0:	f003 0304 	and.w	r3, r3, #4
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d001      	beq.n	800cdec <nfcipInitiatorHandleDEP+0x254>
    {
        return RFAL_ERR_PROTO;
 800cde8:	230b      	movs	r3, #11
 800cdea:	e194      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
        /* MISRA 15.7 - Empty else */
    }
    
    /*******************************************************************************/
    /* Digital 1.0 14.6.2.8 & 14.6.3.11 NAD must not be used  */
    if( gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO ) 
 800cdec:	4b11      	ldr	r3, [pc, #68]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cdee:	791b      	ldrb	r3, [r3, #4]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d015      	beq.n	800ce20 <nfcipInitiatorHandleDEP+0x288>
    {
        if( (gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.nad) || (!nfcip_PFBhasNAD( rxPFB )) )
 800cdf4:	4b0f      	ldr	r3, [pc, #60]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800cdf6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800cdf8:	7d7b      	ldrb	r3, [r7, #21]
 800cdfa:	1c59      	adds	r1, r3, #1
 800cdfc:	7579      	strb	r1, [r7, #21]
 800cdfe:	4413      	add	r3, r2
 800ce00:	781a      	ldrb	r2, [r3, #0]
 800ce02:	4b0c      	ldr	r3, [pc, #48]	@ (800ce34 <nfcipInitiatorHandleDEP+0x29c>)
 800ce04:	791b      	ldrb	r3, [r3, #4]
 800ce06:	429a      	cmp	r2, r3
 800ce08:	d104      	bne.n	800ce14 <nfcipInitiatorHandleDEP+0x27c>
 800ce0a:	7cbb      	ldrb	r3, [r7, #18]
 800ce0c:	f003 0308 	and.w	r3, r3, #8
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d101      	bne.n	800ce18 <nfcipInitiatorHandleDEP+0x280>
        {
            return RFAL_ERR_PROTO;
 800ce14:	230b      	movs	r3, #11
 800ce16:	e17e      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
        }        
        optHdrLen++;                                    /* Inc header optional field cnt*/
 800ce18:	7d3b      	ldrb	r3, [r7, #20]
 800ce1a:	3301      	adds	r3, #1
 800ce1c:	753b      	strb	r3, [r7, #20]
 800ce1e:	e00b      	b.n	800ce38 <nfcipInitiatorHandleDEP+0x2a0>
    }
    else if( nfcip_PFBhasNAD( rxPFB ) )                 /* NAD not expected but rcv */
 800ce20:	7cbb      	ldrb	r3, [r7, #18]
 800ce22:	f003 0308 	and.w	r3, r3, #8
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d006      	beq.n	800ce38 <nfcipInitiatorHandleDEP+0x2a0>
    {
        return RFAL_ERR_PROTO;
 800ce2a:	230b      	movs	r3, #11
 800ce2c:	e173      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
 800ce2e:	bf00      	nop
 800ce30:	28200200 	.word	0x28200200
 800ce34:	20000ea0 	.word	0x20000ea0
    }
       
    /*******************************************************************************/
    /* Process R-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisRPDU( rxPFB ) )
 800ce38:	7cbb      	ldrb	r3, [r7, #18]
 800ce3a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800ce3e:	2b40      	cmp	r3, #64	@ 0x40
 800ce40:	d151      	bne.n	800cee6 <nfcipInitiatorHandleDEP+0x34e>
    {
        /*******************************************************************************/
        /* R ACK                                                                       */
        /*******************************************************************************/
        if( nfcip_PFBisRACK( rxPFB ) )
 800ce42:	7cbb      	ldrb	r3, [r7, #18]
 800ce44:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800ce48:	2b40      	cmp	r3, #64	@ 0x40
 800ce4a:	d14a      	bne.n	800cee2 <nfcipInitiatorHandleDEP+0x34a>
 800ce4c:	7cbb      	ldrb	r3, [r7, #18]
 800ce4e:	f003 0310 	and.w	r3, r3, #16
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d145      	bne.n	800cee2 <nfcipInitiatorHandleDEP+0x34a>
        {
            nfcipLogI( " NFCIP(I) Rcvd ACK  \r\n" );
            if( gNfcip.pni == nfcip_PBF_PNI( rxPFB ) )
 800ce56:	4ba9      	ldr	r3, [pc, #676]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800ce58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	7cbb      	ldrb	r3, [r7, #18]
 800ce60:	f003 0303 	and.w	r3, r3, #3
 800ce64:	429a      	cmp	r2, r3
 800ce66:	d11c      	bne.n	800cea2 <nfcipInitiatorHandleDEP+0x30a>
            {
                /* 14.12.3.3 R-ACK with correct PNI -> Increment */
                gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 800ce68:	4ba4      	ldr	r3, [pc, #656]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800ce6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ce6e:	3301      	adds	r3, #1
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	f003 0303 	and.w	r3, r3, #3
 800ce76:	b2da      	uxtb	r2, r3
 800ce78:	4ba0      	ldr	r3, [pc, #640]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800ce7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                                
                /* R-ACK while not performing chaining -> Protocol error*/
                if( !gNfcip.isTxChaining )
 800ce7e:	4b9f      	ldr	r3, [pc, #636]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800ce80:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800ce84:	f083 0301 	eor.w	r3, r3, #1
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d001      	beq.n	800ce92 <nfcipInitiatorHandleDEP+0x2fa>
                {
                    return RFAL_ERR_PROTO;
 800ce8e:	230b      	movs	r3, #11
 800ce90:	e141      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                }
                
                nfcipClearCounters();
 800ce92:	f7ff fe63 	bl	800cb5c <nfcipClearCounters>
                gNfcip.state = NFCIP_ST_INIT_DEP_IDLE;
 800ce96:	4b99      	ldr	r3, [pc, #612]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800ce98:	2204      	movs	r2, #4
 800ce9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                return RFAL_ERR_NONE;                            /* This block has been transmitted */
 800ce9e:	2300      	movs	r3, #0
 800cea0:	e139      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
            else  /* Digital 1.0 14.12.4.5 ACK with wrong PNI Initiator may retransmit */
            {
                if( gNfcip.cntTxRetrys++ >= RFAL_NFCDEP_MAX_TX_RETRYS )
 800cea2:	4b96      	ldr	r3, [pc, #600]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cea4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800cea8:	1c5a      	adds	r2, r3, #1
 800ceaa:	b2d1      	uxtb	r1, r2
 800ceac:	4a93      	ldr	r2, [pc, #588]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800ceae:	f882 1056 	strb.w	r1, [r2, #86]	@ 0x56
 800ceb2:	2b02      	cmp	r3, #2
 800ceb4:	d901      	bls.n	800ceba <nfcipInitiatorHandleDEP+0x322>
                {
                    return RFAL_ERR_PROTO;
 800ceb6:	230b      	movs	r3, #11
 800ceb8:	e12d      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                /* Extended the MAY in Digital 1.0 14.12.4.5 to only reTransmit if the ACK
                 * is for the previous DEP, otherwise raise Protocol immediately 
                 * If the PNI difference is more than 1 it is worthless to reTransmit 3x
                 * and after raise the error                                              */
                
                if( nfcip_PNIDec( gNfcip.pni ) ==  nfcip_PBF_PNI( rxPFB ) )
 800ceba:	4b90      	ldr	r3, [pc, #576]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cebc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800cec0:	3b01      	subs	r3, #1
 800cec2:	b2da      	uxtb	r2, r3
 800cec4:	7cbb      	ldrb	r3, [r7, #18]
 800cec6:	4053      	eors	r3, r2
 800cec8:	b2db      	uxtb	r3, r3
 800ceca:	f003 0303 	and.w	r3, r3, #3
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d105      	bne.n	800cede <nfcipInitiatorHandleDEP+0x346>
                {
                    /* ReTransmit */
                    nfcipLogI( " NFCIP(I) Rcvd ACK prev PNI -> reTx \r\n" );
                    gNfcip.state = NFCIP_ST_INIT_DEP_TX;
 800ced2:	4b8a      	ldr	r3, [pc, #552]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800ced4:	2205      	movs	r2, #5
 800ced6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return RFAL_ERR_BUSY;
 800ceda:	2302      	movs	r3, #2
 800cedc:	e11b      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                }
                
                nfcipLogI( " NFCIP(I) Rcvd ACK unexpected far PNI -> Error \r\n" );
                return RFAL_ERR_PROTO;
 800cede:	230b      	movs	r3, #11
 800cee0:	e119      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
        }
        else /* Digital 1.0 - 14.12.5.2 Target must never send NACK  */
        {            
            return RFAL_ERR_PROTO;
 800cee2:	230b      	movs	r3, #11
 800cee4:	e117      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /*******************************************************************************/
    /* Process S-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisSPDU( rxPFB ) )                                
 800cee6:	7cbb      	ldrb	r3, [r7, #18]
 800cee8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800ceec:	2b80      	cmp	r3, #128	@ 0x80
 800ceee:	f040 8094 	bne.w	800d01a <nfcipInitiatorHandleDEP+0x482>
    {
        nfcipLogI( " NFCIP(I) Rcvd S-PDU  \r\n" );
        /*******************************************************************************/
        /* S ATN                                                                       */
        /*******************************************************************************/
        if( nfcip_PFBisSATN( rxPFB ) )                         /* If is a S-ATN        */
 800cef2:	7cbb      	ldrb	r3, [r7, #18]
 800cef4:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cef8:	2b80      	cmp	r3, #128	@ 0x80
 800cefa:	d146      	bne.n	800cf8a <nfcipInitiatorHandleDEP+0x3f2>
 800cefc:	7cbb      	ldrb	r3, [r7, #18]
 800cefe:	f003 0310 	and.w	r3, r3, #16
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d141      	bne.n	800cf8a <nfcipInitiatorHandleDEP+0x3f2>
        {
            nfcipLogI( " NFCIP(I) Rcvd ATN  \r\n" );
            if( nfcip_PFBisSATN( gNfcip.lastPFB ) )            /* Check if is expected */
 800cf06:	4b7d      	ldr	r3, [pc, #500]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf08:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800cf0c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cf10:	2b80      	cmp	r3, #128	@ 0x80
 800cf12:	d138      	bne.n	800cf86 <nfcipInitiatorHandleDEP+0x3ee>
 800cf14:	4b79      	ldr	r3, [pc, #484]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf16:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800cf1a:	f003 0310 	and.w	r3, r3, #16
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d131      	bne.n	800cf86 <nfcipInitiatorHandleDEP+0x3ee>
            {  
                gNfcip.cntATNRetrys = 0;                       /* Clear ATN counter    */
 800cf22:	4b76      	ldr	r3, [pc, #472]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf24:	2200      	movs	r2, #0
 800cf26:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
                
                /* Although spec is not clear NFC Forum Digital test is expecting to
                 * retransmit upon receiving ATN_RES */
                if( nfcip_PFBisSTO( gNfcip.lastPFBnATN ) )
 800cf2a:	4b74      	ldr	r3, [pc, #464]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf2c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800cf30:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cf34:	2b80      	cmp	r3, #128	@ 0x80
 800cf36:	d114      	bne.n	800cf62 <nfcipInitiatorHandleDEP+0x3ca>
 800cf38:	4b70      	ldr	r3, [pc, #448]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf3a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800cf3e:	f003 0310 	and.w	r3, r3, #16
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00d      	beq.n	800cf62 <nfcipInitiatorHandleDEP+0x3ca>
                {
                    nfcipLogI( " NFCIP(I) Rcvd ATN  -> reTx RTOX_RES \r\n" );
                    RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_TO(), gNfcip.lastRTOX ) );
 800cf46:	4b6d      	ldr	r3, [pc, #436]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf48:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800cf4c:	4619      	mov	r1, r3
 800cf4e:	2090      	movs	r0, #144	@ 0x90
 800cf50:	f7ff fda4 	bl	800ca9c <nfcipDEPControlMsg>
 800cf54:	4603      	mov	r3, r0
 800cf56:	82fb      	strh	r3, [r7, #22]
 800cf58:	8afb      	ldrh	r3, [r7, #22]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d011      	beq.n	800cf82 <nfcipInitiatorHandleDEP+0x3ea>
 800cf5e:	8afb      	ldrh	r3, [r7, #22]
 800cf60:	e0d9      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                }
                else
                {
                    /* ReTransmit ? */
                    if( gNfcip.cntTxRetrys++ >= RFAL_NFCDEP_MAX_TX_RETRYS )
 800cf62:	4b66      	ldr	r3, [pc, #408]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf64:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800cf68:	1c5a      	adds	r2, r3, #1
 800cf6a:	b2d1      	uxtb	r1, r2
 800cf6c:	4a63      	ldr	r2, [pc, #396]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf6e:	f882 1056 	strb.w	r1, [r2, #86]	@ 0x56
 800cf72:	2b02      	cmp	r3, #2
 800cf74:	d901      	bls.n	800cf7a <nfcipInitiatorHandleDEP+0x3e2>
                    {
                        return RFAL_ERR_PROTO;
 800cf76:	230b      	movs	r3, #11
 800cf78:	e0cd      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
                    }
                    
                    nfcipLogI( " NFCIP(I) Rcvd ATN  -> reTx  PNI: %d \r\n", gNfcip.pni );
                    gNfcip.state = NFCIP_ST_INIT_DEP_TX;
 800cf7a:	4b60      	ldr	r3, [pc, #384]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cf7c:	2205      	movs	r2, #5
 800cf7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                }
                
                return RFAL_ERR_BUSY;
 800cf82:	2302      	movs	r3, #2
 800cf84:	e0c7      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
            else                                               /* Digital 1.0  14.12.4.4 & 14.12.4.8 */
            {
                return RFAL_ERR_PROTO;
 800cf86:	230b      	movs	r3, #11
 800cf88:	e0c5      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
        }
        /*******************************************************************************/
        /* S TO                                                                        */
        /*******************************************************************************/
        else if( nfcip_PFBisSTO( rxPFB ) )                     /* If is a S-TO (RTOX)  */
 800cf8a:	7cbb      	ldrb	r3, [r7, #18]
 800cf8c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cf90:	2b80      	cmp	r3, #128	@ 0x80
 800cf92:	d140      	bne.n	800d016 <nfcipInitiatorHandleDEP+0x47e>
 800cf94:	7cbb      	ldrb	r3, [r7, #18]
 800cf96:	f003 0310 	and.w	r3, r3, #16
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d03b      	beq.n	800d016 <nfcipInitiatorHandleDEP+0x47e>
        {
            nfcipLogI( " NFCIP(I) Rcvd TO  \r\n" );
            
            rxRTOX = gNfcip.rxBuf[rxMsgIt++];
 800cf9e:	4b57      	ldr	r3, [pc, #348]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cfa0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800cfa2:	7d7b      	ldrb	r3, [r7, #21]
 800cfa4:	1c59      	adds	r1, r3, #1
 800cfa6:	7579      	strb	r1, [r7, #21]
 800cfa8:	4413      	add	r3, r2
 800cfaa:	781b      	ldrb	r3, [r3, #0]
 800cfac:	747b      	strb	r3, [r7, #17]
            
            /* Digital 1.1 16.12.4.3 - Initiator MAY stop accepting subsequent RTOX Req   *
             *                       - RTOX request to an ATN -> Protocol error           */
            if( (gNfcip.cntRTOXRetrys++ > RFAL_NFCDEP_MAX_RTOX_RETRYS) || nfcip_PFBisSATN( gNfcip.lastPFB ) )
 800cfae:	4b53      	ldr	r3, [pc, #332]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cfb0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800cfb4:	1c5a      	adds	r2, r3, #1
 800cfb6:	b2d1      	uxtb	r1, r2
 800cfb8:	4a50      	ldr	r2, [pc, #320]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cfba:	f882 1058 	strb.w	r1, [r2, #88]	@ 0x58
 800cfbe:	2b0a      	cmp	r3, #10
 800cfc0:	d80d      	bhi.n	800cfde <nfcipInitiatorHandleDEP+0x446>
 800cfc2:	4b4e      	ldr	r3, [pc, #312]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cfc4:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800cfc8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800cfcc:	2b80      	cmp	r3, #128	@ 0x80
 800cfce:	d108      	bne.n	800cfe2 <nfcipInitiatorHandleDEP+0x44a>
 800cfd0:	4b4a      	ldr	r3, [pc, #296]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800cfd2:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800cfd6:	f003 0310 	and.w	r3, r3, #16
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d101      	bne.n	800cfe2 <nfcipInitiatorHandleDEP+0x44a>
            {
                return RFAL_ERR_PROTO;
 800cfde:	230b      	movs	r3, #11
 800cfe0:	e099      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
            
            /* Digital 1.1 16.8.4.1 RTOX must be between [1,59] */
            if( (rxRTOX < NFCIP_INIT_MIN_RTOX) || (rxRTOX > NFCIP_INIT_MAX_RTOX) )
 800cfe2:	7c7b      	ldrb	r3, [r7, #17]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d002      	beq.n	800cfee <nfcipInitiatorHandleDEP+0x456>
 800cfe8:	7c7b      	ldrb	r3, [r7, #17]
 800cfea:	2b3b      	cmp	r3, #59	@ 0x3b
 800cfec:	d901      	bls.n	800cff2 <nfcipInitiatorHandleDEP+0x45a>
            {
                return RFAL_ERR_PROTO;
 800cfee:	230b      	movs	r3, #11
 800cff0:	e091      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            }
            
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_TO(), rxRTOX ) );
 800cff2:	7c7b      	ldrb	r3, [r7, #17]
 800cff4:	4619      	mov	r1, r3
 800cff6:	2090      	movs	r0, #144	@ 0x90
 800cff8:	f7ff fd50 	bl	800ca9c <nfcipDEPControlMsg>
 800cffc:	4603      	mov	r3, r0
 800cffe:	82fb      	strh	r3, [r7, #22]
 800d000:	8afb      	ldrh	r3, [r7, #22]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d001      	beq.n	800d00a <nfcipInitiatorHandleDEP+0x472>
 800d006:	8afb      	ldrh	r3, [r7, #22]
 800d008:	e085      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            gNfcip.lastRTOX = rxRTOX;
 800d00a:	4a3c      	ldr	r2, [pc, #240]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d00c:	7c7b      	ldrb	r3, [r7, #17]
 800d00e:	f882 3055 	strb.w	r3, [r2, #85]	@ 0x55
            
            return RFAL_ERR_BUSY;
 800d012:	2302      	movs	r3, #2
 800d014:	e07f      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
        }
        else
        {
            /* Unexpected S-PDU */
            return RFAL_ERR_PROTO;
 800d016:	230b      	movs	r3, #11
 800d018:	e07d      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
    }
    
    /*******************************************************************************/
    /* Process I-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisIPDU( rxPFB ) )
 800d01a:	7cbb      	ldrb	r3, [r7, #18]
 800d01c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d020:	2b00      	cmp	r3, #0
 800d022:	d177      	bne.n	800d114 <nfcipInitiatorHandleDEP+0x57c>
    {
        if( gNfcip.pni != nfcip_PBF_PNI( rxPFB ) )
 800d024:	4b35      	ldr	r3, [pc, #212]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d026:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d02a:	461a      	mov	r2, r3
 800d02c:	7cbb      	ldrb	r3, [r7, #18]
 800d02e:	f003 0303 	and.w	r3, r3, #3
 800d032:	429a      	cmp	r2, r3
 800d034:	d001      	beq.n	800d03a <nfcipInitiatorHandleDEP+0x4a2>
        {
            nfcipLogI( " NFCIP(I) Rcvd IPDU wrong PNI     curPNI: %d rxPNI: %d \r\n", gNfcip.pni  , nfcip_PBF_PNI( rxPFB ) );
            return RFAL_ERR_PROTO;
 800d036:	230b      	movs	r3, #11
 800d038:	e06d      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
        }
        
        nfcipLogD( " NFCIP(I) Rcvd IPDU OK    PNI: %d \r\n", gNfcip.pni );
        
        /* 14.12.3.3 I-PDU with correct PNI -> Increment */
        gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 800d03a:	4b30      	ldr	r3, [pc, #192]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d03c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d040:	3301      	adds	r3, #1
 800d042:	b2db      	uxtb	r3, r3
 800d044:	f003 0303 	and.w	r3, r3, #3
 800d048:	b2da      	uxtb	r2, r3
 800d04a:	4b2c      	ldr	r3, [pc, #176]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d04c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                
        
        /* Successful data Exchange */
        nfcipClearCounters();
 800d050:	f7ff fd84 	bl	800cb5c <nfcipClearCounters>
        *outActRxLen  = ((uint16_t)nfcDepLen - RFAL_NFCDEP_DEP_HEADER - (uint16_t)optHdrLen);
 800d054:	7cfb      	ldrb	r3, [r7, #19]
 800d056:	b29a      	uxth	r2, r3
 800d058:	7d3b      	ldrb	r3, [r7, #20]
 800d05a:	b29b      	uxth	r3, r3
 800d05c:	1ad3      	subs	r3, r2, r3
 800d05e:	b29b      	uxth	r3, r3
 800d060:	3b04      	subs	r3, #4
 800d062:	b29a      	uxth	r2, r3
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	801a      	strh	r2, [r3, #0]
        
        if( (&gNfcip.rxBuf[gNfcip.rxBufPaylPos] != &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen]) && (*outActRxLen > 0U) )
 800d068:	4b24      	ldr	r3, [pc, #144]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d06a:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800d06e:	461a      	mov	r2, r3
 800d070:	7d3b      	ldrb	r3, [r7, #20]
 800d072:	3304      	adds	r3, #4
 800d074:	429a      	cmp	r2, r3
 800d076:	d013      	beq.n	800d0a0 <nfcipInitiatorHandleDEP+0x508>
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	881b      	ldrh	r3, [r3, #0]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d00f      	beq.n	800d0a0 <nfcipInitiatorHandleDEP+0x508>
        {
            RFAL_MEMMOVE( &gNfcip.rxBuf[gNfcip.rxBufPaylPos], &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen], *outActRxLen );
 800d080:	4b1e      	ldr	r3, [pc, #120]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d082:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d084:	4a1d      	ldr	r2, [pc, #116]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d086:	f892 2071 	ldrb.w	r2, [r2, #113]	@ 0x71
 800d08a:	1898      	adds	r0, r3, r2
 800d08c:	4b1b      	ldr	r3, [pc, #108]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d08e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d090:	7d3b      	ldrb	r3, [r7, #20]
 800d092:	3304      	adds	r3, #4
 800d094:	18d1      	adds	r1, r2, r3
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	881b      	ldrh	r3, [r3, #0]
 800d09a:	461a      	mov	r2, r3
 800d09c:	f004 fa4a 	bl	8011534 <memmove>
        }

        /*******************************************************************************/
        /* Check if target is indicating chaining MI                                   */
        /*******************************************************************************/
        if( nfcip_PFBisIMI( rxPFB ) )
 800d0a0:	7cbb      	ldrb	r3, [r7, #18]
 800d0a2:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d12a      	bne.n	800d100 <nfcipInitiatorHandleDEP+0x568>
 800d0aa:	7cbb      	ldrb	r3, [r7, #18]
 800d0ac:	f003 0310 	and.w	r3, r3, #16
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d025      	beq.n	800d100 <nfcipInitiatorHandleDEP+0x568>
        {
            gNfcip.isRxChaining = true;
 800d0b4:	4b11      	ldr	r3, [pc, #68]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            *outIsChaining      = true;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2201      	movs	r2, #1
 800d0c0:	701a      	strb	r2, [r3, #0]
            
            nfcipLogD( " NFCIP(I) Rcvd IPDU OK w MI -> ACK \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_ACK( gNfcip.pni ), gNfcip.rxBuf[rxMsgIt++] ) );
 800d0c2:	4b0e      	ldr	r3, [pc, #56]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d0c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d0c8:	f003 0303 	and.w	r3, r3, #3
 800d0cc:	b2db      	uxtb	r3, r3
 800d0ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0d2:	b2d8      	uxtb	r0, r3
 800d0d4:	4b09      	ldr	r3, [pc, #36]	@ (800d0fc <nfcipInitiatorHandleDEP+0x564>)
 800d0d6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d0d8:	7d7b      	ldrb	r3, [r7, #21]
 800d0da:	1c59      	adds	r1, r3, #1
 800d0dc:	7579      	strb	r1, [r7, #21]
 800d0de:	4413      	add	r3, r2
 800d0e0:	781b      	ldrb	r3, [r3, #0]
 800d0e2:	4619      	mov	r1, r3
 800d0e4:	f7ff fcda 	bl	800ca9c <nfcipDEPControlMsg>
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	82fb      	strh	r3, [r7, #22]
 800d0ec:	8afb      	ldrh	r3, [r7, #22]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d001      	beq.n	800d0f6 <nfcipInitiatorHandleDEP+0x55e>
 800d0f2:	8afb      	ldrh	r3, [r7, #22]
 800d0f4:	e00f      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
            
            return RFAL_ERR_AGAIN;  /* Send Again signalling to run again, but some chaining data has arrived*/
 800d0f6:	230d      	movs	r3, #13
 800d0f8:	e00d      	b.n	800d116 <nfcipInitiatorHandleDEP+0x57e>
 800d0fa:	bf00      	nop
 800d0fc:	20000ea0 	.word	0x20000ea0
        }
        else
        {
            gNfcip.isRxChaining = false;
 800d100:	4b07      	ldr	r3, [pc, #28]	@ (800d120 <nfcipInitiatorHandleDEP+0x588>)
 800d102:	2200      	movs	r2, #0
 800d104:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            gNfcip.state        = NFCIP_ST_INIT_DEP_IDLE;
 800d108:	4b05      	ldr	r3, [pc, #20]	@ (800d120 <nfcipInitiatorHandleDEP+0x588>)
 800d10a:	2204      	movs	r2, #4
 800d10c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            
            ret = RFAL_ERR_NONE;    /* Data exchange done */
 800d110:	2300      	movs	r3, #0
 800d112:	82fb      	strh	r3, [r7, #22]
        }
    }
    return ret;
 800d114:	8afb      	ldrh	r3, [r7, #22]
}
 800d116:	4618      	mov	r0, r3
 800d118:	3718      	adds	r7, #24
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	20000ea0 	.word	0x20000ea0

0800d124 <nfcipTargetHandleRX>:


/*******************************************************************************/
static ReturnCode nfcipTargetHandleRX( ReturnCode rxRes, uint16_t *outActRxLen, bool *outIsChaining )
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b08c      	sub	sp, #48	@ 0x30
 800d128:	af04      	add	r7, sp, #16
 800d12a:	4603      	mov	r3, r0
 800d12c:	60b9      	str	r1, [r7, #8]
 800d12e:	607a      	str	r2, [r7, #4]
 800d130:	81fb      	strh	r3, [r7, #14]
    uint8_t    rxPFB;
    uint8_t    optHdrLen;
    uint8_t    resBuf[RFAL_NFCDEP_HEADER_PAD + NFCIP_TARGET_RES_MAX];
        
    
    ret        = RFAL_ERR_INTERNAL;
 800d132:	230c      	movs	r3, #12
 800d134:	83fb      	strh	r3, [r7, #30]
    rxMsgIt    = 0;
 800d136:	2300      	movs	r3, #0
 800d138:	777b      	strb	r3, [r7, #29]
    optHdrLen  = 0;
 800d13a:	2300      	movs	r3, #0
 800d13c:	773b      	strb	r3, [r7, #28]
    
    *outActRxLen    = 0;
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	2200      	movs	r2, #0
 800d142:	801a      	strh	r2, [r3, #0]
    *outIsChaining  = false;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2200      	movs	r2, #0
 800d148:	701a      	strb	r2, [r3, #0]
    
    
    /*******************************************************************************/
    /* Handle reception errors                                                     */
    /*******************************************************************************/
    switch( rxRes )
 800d14a:	89fb      	ldrh	r3, [r7, #14]
 800d14c:	2b25      	cmp	r3, #37	@ 0x25
 800d14e:	d006      	beq.n	800d15e <nfcipTargetHandleRX+0x3a>
 800d150:	2b25      	cmp	r3, #37	@ 0x25
 800d152:	dc0a      	bgt.n	800d16a <nfcipTargetHandleRX+0x46>
 800d154:	2b00      	cmp	r3, #0
 800d156:	d01d      	beq.n	800d194 <nfcipTargetHandleRX+0x70>
 800d158:	2b02      	cmp	r3, #2
 800d15a:	d003      	beq.n	800d164 <nfcipTargetHandleRX+0x40>
 800d15c:	e005      	b.n	800d16a <nfcipTargetHandleRX+0x46>
        case RFAL_ERR_NONE:
            break;
            
        case RFAL_ERR_LINK_LOSS:
            nfcipLogW( " NFCIP(T) Error: %d \r\n", rxRes );
            return rxRes;
 800d15e:	89fb      	ldrh	r3, [r7, #14]
 800d160:	f000 bc22 	b.w	800d9a8 <nfcipTargetHandleRX+0x884>
            
        case RFAL_ERR_BUSY:
            return RFAL_ERR_BUSY;  /* Debug purposes */
 800d164:	2302      	movs	r3, #2
 800d166:	f000 bc1f 	b.w	800d9a8 <nfcipTargetHandleRX+0x884>
             * The Target MUST always stay in receive mode when a                          *
             * Transmission Error or a Protocol Error occurs.                              *
             *                                                                             *
             * Do not push Transmission/Protocol Errors to upper layer in Listen Mode #766 */
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d16a:	4ba2      	ldr	r3, [pc, #648]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d16c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d16e:	4ba1      	ldr	r3, [pc, #644]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d170:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d174:	4b9f      	ldr	r3, [pc, #636]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d176:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d178:	f04f 30ff 	mov.w	r0, #4294967295
 800d17c:	9002      	str	r0, [sp, #8]
 800d17e:	2004      	movs	r0, #4
 800d180:	9001      	str	r0, [sp, #4]
 800d182:	9300      	str	r3, [sp, #0]
 800d184:	460b      	mov	r3, r1
 800d186:	2100      	movs	r1, #0
 800d188:	2000      	movs	r0, #0
 800d18a:	f7f4 ffcf 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY;
 800d18e:	2302      	movs	r3, #2
 800d190:	f000 bc0a 	b.w	800d9a8 <nfcipTargetHandleRX+0x884>
            break;
 800d194:	bf00      	nop
        
    /*******************************************************************************/
    /* Rx OK check if valid DEP PDU                                                */
    /*******************************************************************************/
    
    if( gNfcip.rxBuf == NULL )
 800d196:	4b97      	ldr	r3, [pc, #604]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d198:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d102      	bne.n	800d1a4 <nfcipTargetHandleRX+0x80>
    {
        return RFAL_ERR_IO;
 800d19e:	2303      	movs	r3, #3
 800d1a0:	f000 bc02 	b.w	800d9a8 <nfcipTargetHandleRX+0x884>
    }
    
    /* Due to different modes on ST25R391x (with/without CRC) use NFC-DEP LEN instead of bytes retrieved */
    nfcDepLen = gNfcip.rxBuf[rxMsgIt++];
 800d1a4:	4b93      	ldr	r3, [pc, #588]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d1a6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d1a8:	7f7b      	ldrb	r3, [r7, #29]
 800d1aa:	1c59      	adds	r1, r3, #1
 800d1ac:	7779      	strb	r1, [r7, #29]
 800d1ae:	4413      	add	r3, r2
 800d1b0:	781b      	ldrb	r3, [r3, #0]
 800d1b2:	76fb      	strb	r3, [r7, #27]
        
    nfcipLogD( " NFCIP(T) rx OK: %d bytes \r\n", nfcDepLen );
    
    if( gNfcip.rxBuf[rxMsgIt++] != NFCIP_REQ )
 800d1b4:	4b8f      	ldr	r3, [pc, #572]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d1b6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d1b8:	7f7b      	ldrb	r3, [r7, #29]
 800d1ba:	1c59      	adds	r1, r3, #1
 800d1bc:	7779      	strb	r1, [r7, #29]
 800d1be:	4413      	add	r3, r2
 800d1c0:	781b      	ldrb	r3, [r3, #0]
 800d1c2:	2bd4      	cmp	r3, #212	@ 0xd4
 800d1c4:	d013      	beq.n	800d1ee <nfcipTargetHandleRX+0xca>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d1c6:	4b8b      	ldr	r3, [pc, #556]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d1c8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d1ca:	4b8a      	ldr	r3, [pc, #552]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d1cc:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d1d0:	4b88      	ldr	r3, [pc, #544]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d1d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d8:	9002      	str	r0, [sp, #8]
 800d1da:	2004      	movs	r0, #4
 800d1dc:	9001      	str	r0, [sp, #4]
 800d1de:	9300      	str	r3, [sp, #0]
 800d1e0:	460b      	mov	r3, r1
 800d1e2:	2100      	movs	r1, #0
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	f7f4 ffa1 	bl	800212c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad request */
 800d1ea:	2302      	movs	r3, #2
 800d1ec:	e3dc      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
    
    
    /*******************************************************************************/
    /* Check whether target rcvd a normal DEP or deactivation request              */
    /*******************************************************************************/
    switch( gNfcip.rxBuf[rxMsgIt++] )
 800d1ee:	4b81      	ldr	r3, [pc, #516]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d1f0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d1f2:	7f7b      	ldrb	r3, [r7, #29]
 800d1f4:	1c59      	adds	r1, r3, #1
 800d1f6:	7779      	strb	r1, [r7, #29]
 800d1f8:	4413      	add	r3, r2
 800d1fa:	781b      	ldrb	r3, [r3, #0]
 800d1fc:	2b0a      	cmp	r3, #10
 800d1fe:	d032      	beq.n	800d266 <nfcipTargetHandleRX+0x142>
 800d200:	2b0a      	cmp	r3, #10
 800d202:	dc5d      	bgt.n	800d2c0 <nfcipTargetHandleRX+0x19c>
 800d204:	2b06      	cmp	r3, #6
 800d206:	d06f      	beq.n	800d2e8 <nfcipTargetHandleRX+0x1c4>
 800d208:	2b08      	cmp	r3, #8
 800d20a:	d159      	bne.n	800d2c0 <nfcipTargetHandleRX+0x19c>
            
            nfcipLogI( " NFCIP(T) rx DSL \r\n" );
            
            /* Digital 1.0  14.9.1.2 If DID is used and incorrect ignore it */
            /* [Digital 1.0, 16.9.1.2]: If DID == 0, Target SHALL ignore DSL_REQ with DID */
            if (   (((gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (nfcDepLen != RFAL_NFCDEP_DSL_RLS_LEN_DID)) && (gNfcip.cfg.did != RFAL_NFCDEP_DID_NO) )
 800d20c:	4b79      	ldr	r3, [pc, #484]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d20e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d210:	7f7b      	ldrb	r3, [r7, #29]
 800d212:	1c59      	adds	r1, r3, #1
 800d214:	7779      	strb	r1, [r7, #29]
 800d216:	4413      	add	r3, r2
 800d218:	781a      	ldrb	r2, [r3, #0]
 800d21a:	4b76      	ldr	r3, [pc, #472]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d21c:	78db      	ldrb	r3, [r3, #3]
 800d21e:	429a      	cmp	r2, r3
 800d220:	d102      	bne.n	800d228 <nfcipTargetHandleRX+0x104>
 800d222:	7efb      	ldrb	r3, [r7, #27]
 800d224:	2b04      	cmp	r3, #4
 800d226:	d003      	beq.n	800d230 <nfcipTargetHandleRX+0x10c>
 800d228:	4b72      	ldr	r3, [pc, #456]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d22a:	78db      	ldrb	r3, [r3, #3]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d106      	bne.n	800d23e <nfcipTargetHandleRX+0x11a>
                || ((gNfcip.cfg.did == RFAL_NFCDEP_DID_NO) && (nfcDepLen != RFAL_NFCDEP_DSL_RLS_LEN_NO_DID))
 800d230:	4b70      	ldr	r3, [pc, #448]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d232:	78db      	ldrb	r3, [r3, #3]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d104      	bne.n	800d242 <nfcipTargetHandleRX+0x11e>
 800d238:	7efb      	ldrb	r3, [r7, #27]
 800d23a:	2b03      	cmp	r3, #3
 800d23c:	d001      	beq.n	800d242 <nfcipTargetHandleRX+0x11e>
               )
            {
                nfcipLogI( " NFCIP(T) DSL wrong DID, ignoring \r\n" );
                return RFAL_ERR_BUSY;
 800d23e:	2302      	movs	r3, #2
 800d240:	e3b2      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            }
            
            nfcipTx( NFCIP_CMD_DSL_RES, resBuf, NULL, 0, 0, NFCIP_NO_FWT );
 800d242:	f107 0114 	add.w	r1, r7, #20
 800d246:	f04f 33ff 	mov.w	r3, #4294967295
 800d24a:	9301      	str	r3, [sp, #4]
 800d24c:	2300      	movs	r3, #0
 800d24e:	9300      	str	r3, [sp, #0]
 800d250:	2300      	movs	r3, #0
 800d252:	2200      	movs	r2, #0
 800d254:	2009      	movs	r0, #9
 800d256:	f000 fbaf 	bl	800d9b8 <nfcipTx>
            
            gNfcip.state = NFCIP_ST_TARG_DEP_SLEEP;
 800d25a:	4b66      	ldr	r3, [pc, #408]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d25c:	2210      	movs	r2, #16
 800d25e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_SLEEP_REQ;
 800d262:	2320      	movs	r3, #32
 800d264:	e3a0      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            
            nfcipLogI( " NFCIP(T) rx RLS \r\n" );
            
            /* Digital 1.0  14.10.1.2 If DID is used and incorrect ignore it */
            /* [Digital 1.0, 16.10.2.2]: If DID == 0, Target SHALL ignore DSL_REQ with DID */
            if (   (((gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (nfcDepLen != RFAL_NFCDEP_DSL_RLS_LEN_DID)) && (gNfcip.cfg.did != RFAL_NFCDEP_DID_NO) )
 800d266:	4b63      	ldr	r3, [pc, #396]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d268:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d26a:	7f7b      	ldrb	r3, [r7, #29]
 800d26c:	1c59      	adds	r1, r3, #1
 800d26e:	7779      	strb	r1, [r7, #29]
 800d270:	4413      	add	r3, r2
 800d272:	781a      	ldrb	r2, [r3, #0]
 800d274:	4b5f      	ldr	r3, [pc, #380]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d276:	78db      	ldrb	r3, [r3, #3]
 800d278:	429a      	cmp	r2, r3
 800d27a:	d102      	bne.n	800d282 <nfcipTargetHandleRX+0x15e>
 800d27c:	7efb      	ldrb	r3, [r7, #27]
 800d27e:	2b04      	cmp	r3, #4
 800d280:	d003      	beq.n	800d28a <nfcipTargetHandleRX+0x166>
 800d282:	4b5c      	ldr	r3, [pc, #368]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d284:	78db      	ldrb	r3, [r3, #3]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d106      	bne.n	800d298 <nfcipTargetHandleRX+0x174>
                || ((gNfcip.cfg.did == RFAL_NFCDEP_DID_NO) && (nfcDepLen > RFAL_NFCDEP_DSL_RLS_LEN_NO_DID))
 800d28a:	4b5a      	ldr	r3, [pc, #360]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d28c:	78db      	ldrb	r3, [r3, #3]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d104      	bne.n	800d29c <nfcipTargetHandleRX+0x178>
 800d292:	7efb      	ldrb	r3, [r7, #27]
 800d294:	2b03      	cmp	r3, #3
 800d296:	d901      	bls.n	800d29c <nfcipTargetHandleRX+0x178>
               )
            {
                nfcipLogI( " NFCIP(T) RLS wrong DID, ignoring \r\n" );
                return RFAL_ERR_BUSY;
 800d298:	2302      	movs	r3, #2
 800d29a:	e385      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            }
                
            nfcipTx( NFCIP_CMD_RLS_RES, resBuf, NULL, 0, 0, NFCIP_NO_FWT );
 800d29c:	f107 0114 	add.w	r1, r7, #20
 800d2a0:	f04f 33ff 	mov.w	r3, #4294967295
 800d2a4:	9301      	str	r3, [sp, #4]
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	9300      	str	r3, [sp, #0]
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	200b      	movs	r0, #11
 800d2b0:	f000 fb82 	bl	800d9b8 <nfcipTx>
            
            gNfcip.state = NFCIP_ST_TARG_DEP_IDLE;
 800d2b4:	4b4f      	ldr	r3, [pc, #316]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d2b6:	220c      	movs	r2, #12
 800d2b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_RELEASE_REQ;
 800d2bc:	231f      	movs	r3, #31
 800d2be:	e373      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        default:
            
            /* Don't go to NFCIP_ST_TARG_DEP_IDLE state as it needs to ignore this    *
             * invalid frame, and keep waiting for more frames                        */
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d2c0:	4b4c      	ldr	r3, [pc, #304]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d2c2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d2c4:	4b4b      	ldr	r3, [pc, #300]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d2c6:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d2ca:	4b4a      	ldr	r3, [pc, #296]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d2cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d2d2:	9002      	str	r0, [sp, #8]
 800d2d4:	2004      	movs	r0, #4
 800d2d6:	9001      	str	r0, [sp, #4]
 800d2d8:	9300      	str	r3, [sp, #0]
 800d2da:	460b      	mov	r3, r1
 800d2dc:	2100      	movs	r1, #0
 800d2de:	2000      	movs	r0, #0
 800d2e0:	f7f4 ff24 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad frame */
 800d2e4:	2302      	movs	r3, #2
 800d2e6:	e35f      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            break;                                /* Continue to normal DEP processing */
 800d2e8:	bf00      	nop
    }
    
    /*******************************************************************************/
    
    rxPFB = gNfcip.rxBuf[rxMsgIt++];                    /* Store rcvd PFB  */
 800d2ea:	4b42      	ldr	r3, [pc, #264]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d2ec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d2ee:	7f7b      	ldrb	r3, [r7, #29]
 800d2f0:	1c59      	adds	r1, r3, #1
 800d2f2:	7779      	strb	r1, [r7, #29]
 800d2f4:	4413      	add	r3, r2
 800d2f6:	781b      	ldrb	r3, [r3, #0]
 800d2f8:	76bb      	strb	r3, [r7, #26]
    
    /*******************************************************************************/
    /* Check for valid PFB type                                                    */
    if( !(nfcip_PFBisSPDU( rxPFB ) || nfcip_PFBisRPDU( rxPFB ) || nfcip_PFBisIPDU( rxPFB )) )
 800d2fa:	7ebb      	ldrb	r3, [r7, #26]
 800d2fc:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d300:	2b80      	cmp	r3, #128	@ 0x80
 800d302:	d01d      	beq.n	800d340 <nfcipTargetHandleRX+0x21c>
 800d304:	7ebb      	ldrb	r3, [r7, #26]
 800d306:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d30a:	2b40      	cmp	r3, #64	@ 0x40
 800d30c:	d018      	beq.n	800d340 <nfcipTargetHandleRX+0x21c>
 800d30e:	7ebb      	ldrb	r3, [r7, #26]
 800d310:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d314:	2b00      	cmp	r3, #0
 800d316:	d013      	beq.n	800d340 <nfcipTargetHandleRX+0x21c>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d318:	4b36      	ldr	r3, [pc, #216]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d31a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d31c:	4b35      	ldr	r3, [pc, #212]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d31e:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d322:	4b34      	ldr	r3, [pc, #208]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d324:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d326:	f04f 30ff 	mov.w	r0, #4294967295
 800d32a:	9002      	str	r0, [sp, #8]
 800d32c:	2004      	movs	r0, #4
 800d32e:	9001      	str	r0, [sp, #4]
 800d330:	9300      	str	r3, [sp, #0]
 800d332:	460b      	mov	r3, r1
 800d334:	2100      	movs	r1, #0
 800d336:	2000      	movs	r0, #0
 800d338:	f7f4 fef8 	bl	800212c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore invalid PFB  */
 800d33c:	2302      	movs	r3, #2
 800d33e:	e333      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
    }
    
    /*******************************************************************************/   
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 800d340:	4b2c      	ldr	r3, [pc, #176]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d342:	78db      	ldrb	r3, [r3, #3]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d03b      	beq.n	800d3c0 <nfcipTargetHandleRX+0x29c>
    {
        if( !nfcip_PFBhasDID( rxPFB ) )
 800d348:	7ebb      	ldrb	r3, [r7, #26]
 800d34a:	f003 0304 	and.w	r3, r3, #4
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d113      	bne.n	800d37a <nfcipTargetHandleRX+0x256>
        {
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d352:	4b28      	ldr	r3, [pc, #160]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d354:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d356:	4b27      	ldr	r3, [pc, #156]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d358:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d35c:	4b25      	ldr	r3, [pc, #148]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d35e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d360:	f04f 30ff 	mov.w	r0, #4294967295
 800d364:	9002      	str	r0, [sp, #8]
 800d366:	2004      	movs	r0, #4
 800d368:	9001      	str	r0, [sp, #4]
 800d36a:	9300      	str	r3, [sp, #0]
 800d36c:	460b      	mov	r3, r1
 800d36e:	2100      	movs	r1, #0
 800d370:	2000      	movs	r0, #0
 800d372:	f7f4 fedb 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad/missing DID  */
 800d376:	2302      	movs	r3, #2
 800d378:	e316      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        }
        if( gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did ) /* MISRA 13.5 */
 800d37a:	4b1e      	ldr	r3, [pc, #120]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d37c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d37e:	7f7b      	ldrb	r3, [r7, #29]
 800d380:	1c59      	adds	r1, r3, #1
 800d382:	7779      	strb	r1, [r7, #29]
 800d384:	4413      	add	r3, r2
 800d386:	781a      	ldrb	r2, [r3, #0]
 800d388:	4b1a      	ldr	r3, [pc, #104]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d38a:	78db      	ldrb	r3, [r3, #3]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d013      	beq.n	800d3b8 <nfcipTargetHandleRX+0x294>
        {
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d390:	4b18      	ldr	r3, [pc, #96]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d392:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d394:	4b17      	ldr	r3, [pc, #92]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d396:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d39a:	4b16      	ldr	r3, [pc, #88]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d39c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d39e:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a2:	9002      	str	r0, [sp, #8]
 800d3a4:	2004      	movs	r0, #4
 800d3a6:	9001      	str	r0, [sp, #4]
 800d3a8:	9300      	str	r3, [sp, #0]
 800d3aa:	460b      	mov	r3, r1
 800d3ac:	2100      	movs	r1, #0
 800d3ae:	2000      	movs	r0, #0
 800d3b0:	f7f4 febc 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore bad/missing DID  */
 800d3b4:	2302      	movs	r3, #2
 800d3b6:	e2f7      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        }
        optHdrLen++;                                    /* Inc header optional field cnt*/
 800d3b8:	7f3b      	ldrb	r3, [r7, #28]
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	773b      	strb	r3, [r7, #28]
 800d3be:	e01b      	b.n	800d3f8 <nfcipTargetHandleRX+0x2d4>
    }
    else if( nfcip_PFBhasDID( rxPFB ) )                 /* DID not expected but rcv     */
 800d3c0:	7ebb      	ldrb	r3, [r7, #26]
 800d3c2:	f003 0304 	and.w	r3, r3, #4
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d016      	beq.n	800d3f8 <nfcipTargetHandleRX+0x2d4>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d3ca:	4b0a      	ldr	r3, [pc, #40]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d3cc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d3ce:	4b09      	ldr	r3, [pc, #36]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d3d0:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d3d4:	4b07      	ldr	r3, [pc, #28]	@ (800d3f4 <nfcipTargetHandleRX+0x2d0>)
 800d3d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3dc:	9002      	str	r0, [sp, #8]
 800d3de:	2004      	movs	r0, #4
 800d3e0:	9001      	str	r0, [sp, #4]
 800d3e2:	9300      	str	r3, [sp, #0]
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	2100      	movs	r1, #0
 800d3e8:	2000      	movs	r0, #0
 800d3ea:	f7f4 fe9f 	bl	800212c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected DID  */
 800d3ee:	2302      	movs	r3, #2
 800d3f0:	e2da      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
 800d3f2:	bf00      	nop
 800d3f4:	20000ea0 	.word	0x20000ea0
        /* MISRA 15.7 - Empty else */
    }
                                  
        
    /*******************************************************************************/
    if( gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO ) 
 800d3f8:	4b96      	ldr	r3, [pc, #600]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d3fa:	791b      	ldrb	r3, [r3, #4]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d027      	beq.n	800d450 <nfcipTargetHandleRX+0x32c>
    {
        if( (gNfcip.rxBuf[rxMsgIt++] != gNfcip.cfg.did) || (!nfcip_PFBhasDID( rxPFB )) )
 800d400:	4b94      	ldr	r3, [pc, #592]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d402:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d404:	7f7b      	ldrb	r3, [r7, #29]
 800d406:	1c59      	adds	r1, r3, #1
 800d408:	7779      	strb	r1, [r7, #29]
 800d40a:	4413      	add	r3, r2
 800d40c:	781a      	ldrb	r2, [r3, #0]
 800d40e:	4b91      	ldr	r3, [pc, #580]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d410:	78db      	ldrb	r3, [r3, #3]
 800d412:	429a      	cmp	r2, r3
 800d414:	d104      	bne.n	800d420 <nfcipTargetHandleRX+0x2fc>
 800d416:	7ebb      	ldrb	r3, [r7, #26]
 800d418:	f003 0304 	and.w	r3, r3, #4
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d113      	bne.n	800d448 <nfcipTargetHandleRX+0x324>
        {
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d420:	4b8c      	ldr	r3, [pc, #560]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d422:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d424:	4b8b      	ldr	r3, [pc, #556]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d426:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d42a:	4b8a      	ldr	r3, [pc, #552]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d42c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d42e:	f04f 30ff 	mov.w	r0, #4294967295
 800d432:	9002      	str	r0, [sp, #8]
 800d434:	2004      	movs	r0, #4
 800d436:	9001      	str	r0, [sp, #4]
 800d438:	9300      	str	r3, [sp, #0]
 800d43a:	460b      	mov	r3, r1
 800d43c:	2100      	movs	r1, #0
 800d43e:	2000      	movs	r0, #0
 800d440:	f7f4 fe74 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY;                            /* RFAL_ERR_PROTO - Ignore bad/missing DID  */
 800d444:	2302      	movs	r3, #2
 800d446:	e2af      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        }
        optHdrLen++;                                    /* Inc header optional field cnt*/
 800d448:	7f3b      	ldrb	r3, [r7, #28]
 800d44a:	3301      	adds	r3, #1
 800d44c:	773b      	strb	r3, [r7, #28]
 800d44e:	e018      	b.n	800d482 <nfcipTargetHandleRX+0x35e>
    }
    else if( nfcip_PFBhasNAD( rxPFB ) )                 /* NAD not expected but rcv */
 800d450:	7ebb      	ldrb	r3, [r7, #26]
 800d452:	f003 0308 	and.w	r3, r3, #8
 800d456:	2b00      	cmp	r3, #0
 800d458:	d013      	beq.n	800d482 <nfcipTargetHandleRX+0x35e>
    {
        nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d45a:	4b7e      	ldr	r3, [pc, #504]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d45c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d45e:	4b7d      	ldr	r3, [pc, #500]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d460:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d464:	4b7b      	ldr	r3, [pc, #492]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d466:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d468:	f04f 30ff 	mov.w	r0, #4294967295
 800d46c:	9002      	str	r0, [sp, #8]
 800d46e:	2004      	movs	r0, #4
 800d470:	9001      	str	r0, [sp, #4]
 800d472:	9300      	str	r3, [sp, #0]
 800d474:	460b      	mov	r3, r1
 800d476:	2100      	movs	r1, #0
 800d478:	2000      	movs	r0, #0
 800d47a:	f7f4 fe57 	bl	800212c <rfalTransceiveBlockingTx>
        return RFAL_ERR_BUSY;                                /* RFAL_ERR_PROTO - Ignore unexpected NAD  */
 800d47e:	2302      	movs	r3, #2
 800d480:	e292      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
    
       
    /*******************************************************************************/
    /* Process R-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisRPDU( rxPFB ) )
 800d482:	7ebb      	ldrb	r3, [r7, #26]
 800d484:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d488:	2b40      	cmp	r3, #64	@ 0x40
 800d48a:	f040 80c5 	bne.w	800d618 <nfcipTargetHandleRX+0x4f4>
    {
        nfcipLogD( " NFCIP(T) Rcvd R-PDU  \r\n" );
        /*******************************************************************************/
        /* R ACK                                                                       */
        /*******************************************************************************/
        if( nfcip_PFBisRACK( rxPFB ) )
 800d48e:	7ebb      	ldrb	r3, [r7, #26]
 800d490:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d494:	2b40      	cmp	r3, #64	@ 0x40
 800d496:	f040 8083 	bne.w	800d5a0 <nfcipTargetHandleRX+0x47c>
 800d49a:	7ebb      	ldrb	r3, [r7, #26]
 800d49c:	f003 0310 	and.w	r3, r3, #16
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d17d      	bne.n	800d5a0 <nfcipTargetHandleRX+0x47c>
        {
            nfcipLogI( " NFCIP(T) Rcvd ACK  \r\n" );
            if( gNfcip.pni == nfcip_PBF_PNI( rxPFB ) )
 800d4a4:	4b6b      	ldr	r3, [pc, #428]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d4a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d4aa:	461a      	mov	r2, r3
 800d4ac:	7ebb      	ldrb	r3, [r7, #26]
 800d4ae:	f003 0303 	and.w	r3, r3, #3
 800d4b2:	429a      	cmp	r2, r3
 800d4b4:	d149      	bne.n	800d54a <nfcipTargetHandleRX+0x426>
            {
                /* R-ACK while not performing chaining -> Protocol error */
                if( !gNfcip.isTxChaining )
 800d4b6:	4b67      	ldr	r3, [pc, #412]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d4b8:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800d4bc:	f083 0301 	eor.w	r3, r3, #1
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d013      	beq.n	800d4ee <nfcipTargetHandleRX+0x3ca>
                {
                    nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d4c6:	4b63      	ldr	r3, [pc, #396]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d4c8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d4ca:	4b62      	ldr	r3, [pc, #392]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d4cc:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d4d0:	4b60      	ldr	r3, [pc, #384]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d4d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4d8:	9002      	str	r0, [sp, #8]
 800d4da:	2004      	movs	r0, #4
 800d4dc:	9001      	str	r0, [sp, #4]
 800d4de:	9300      	str	r3, [sp, #0]
 800d4e0:	460b      	mov	r3, r1
 800d4e2:	2100      	movs	r1, #0
 800d4e4:	2000      	movs	r0, #0
 800d4e6:	f7f4 fe21 	bl	800212c <rfalTransceiveBlockingTx>
                    return RFAL_ERR_BUSY;                    /* RFAL_ERR_PROTO - Ignore unexpected ACK  */
 800d4ea:	2302      	movs	r3, #2
 800d4ec:	e25c      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
                }
                
                /* This block has been transmitted and acknowledged, perform RTOX until next data is provided  */
                
                /* Digital 1.1  16.12.4.7 - If ACK rcvd continue with chaining or an RTOX */
                nfcipTimerStart( gNfcip.RTOXTimer, nfcipRTOXAdjust( nfcipConv1FcToMs( rfalNfcDepWT2RWT( gNfcip.cfg.to ) )) );
 800d4ee:	4b59      	ldr	r3, [pc, #356]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d4f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d4f4:	f003 030f 	and.w	r3, r3, #15
 800d4f8:	330c      	adds	r3, #12
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	fa02 f303 	lsl.w	r3, r2, r3
 800d500:	4a55      	ldr	r2, [pc, #340]	@ (800d658 <nfcipTargetHandleRX+0x534>)
 800d502:	fba2 2303 	umull	r2, r3, r2, r3
 800d506:	0b1b      	lsrs	r3, r3, #12
 800d508:	b29a      	uxth	r2, r3
 800d50a:	4b52      	ldr	r3, [pc, #328]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d50c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d510:	f003 030f 	and.w	r3, r3, #15
 800d514:	330c      	adds	r3, #12
 800d516:	2101      	movs	r1, #1
 800d518:	fa01 f303 	lsl.w	r3, r1, r3
 800d51c:	494e      	ldr	r1, [pc, #312]	@ (800d658 <nfcipTargetHandleRX+0x534>)
 800d51e:	fba1 1303 	umull	r1, r3, r1, r3
 800d522:	0b1b      	lsrs	r3, r3, #12
 800d524:	3301      	adds	r3, #1
 800d526:	08db      	lsrs	r3, r3, #3
 800d528:	b29b      	uxth	r3, r3
 800d52a:	1ad3      	subs	r3, r2, r3
 800d52c:	b29b      	uxth	r3, r3
 800d52e:	3301      	adds	r3, #1
 800d530:	b29b      	uxth	r3, r3
 800d532:	4618      	mov	r0, r3
 800d534:	f7f7 ffbf 	bl	80054b6 <timerCalculateTimer>
 800d538:	4603      	mov	r3, r0
 800d53a:	4a46      	ldr	r2, [pc, #280]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d53c:	67d3      	str	r3, [r2, #124]	@ 0x7c
                gNfcip.state = NFCIP_ST_TARG_DEP_RTOX;
 800d53e:	4b45      	ldr	r3, [pc, #276]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d540:	220e      	movs	r2, #14
 800d542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                
                return RFAL_ERR_NONE;                        /* This block has been transmitted */
 800d546:	2300      	movs	r3, #0
 800d548:	e22e      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            }
            
            /* Digital 1.0 14.12.3.4 - If last send was ATN and rx PNI is minus 1 */
            else if( nfcip_PFBisSATN( gNfcip.lastPFB ) &&  (nfcip_PNIDec(gNfcip.pni) == nfcip_PBF_PNI( rxPFB )) )    
 800d54a:	4b42      	ldr	r3, [pc, #264]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d54c:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800d550:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d554:	2b80      	cmp	r3, #128	@ 0x80
 800d556:	d15e      	bne.n	800d616 <nfcipTargetHandleRX+0x4f2>
 800d558:	4b3e      	ldr	r3, [pc, #248]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d55a:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800d55e:	f003 0310 	and.w	r3, r3, #16
 800d562:	2b00      	cmp	r3, #0
 800d564:	d157      	bne.n	800d616 <nfcipTargetHandleRX+0x4f2>
 800d566:	4b3b      	ldr	r3, [pc, #236]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d568:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d56c:	3b01      	subs	r3, #1
 800d56e:	b2da      	uxtb	r2, r3
 800d570:	7ebb      	ldrb	r3, [r7, #26]
 800d572:	4053      	eors	r3, r2
 800d574:	b2db      	uxtb	r3, r3
 800d576:	f003 0303 	and.w	r3, r3, #3
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d14b      	bne.n	800d616 <nfcipTargetHandleRX+0x4f2>
            {   
                nfcipLogI( " NFCIP(T) wrong PNI, last was ATN reTx  \r\n" );
                /* Spec says to leave current PNI as is, but will be Inc after Tx, remaining the same */
                gNfcip.pni = nfcip_PNIDec( gNfcip.pni );
 800d57e:	4b35      	ldr	r3, [pc, #212]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d580:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d584:	3b01      	subs	r3, #1
 800d586:	b2db      	uxtb	r3, r3
 800d588:	f003 0303 	and.w	r3, r3, #3
 800d58c:	b2da      	uxtb	r2, r3
 800d58e:	4b31      	ldr	r3, [pc, #196]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d590:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                
                gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 800d594:	4b2f      	ldr	r3, [pc, #188]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d596:	220f      	movs	r2, #15
 800d598:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                return RFAL_ERR_BUSY;
 800d59c:	2302      	movs	r3, #2
 800d59e:	e203      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        }
        /*******************************************************************************/
        /* R NACK                                                                      */
        /*******************************************************************************/
        /* ISO 18092 12.6.1.3.3 When rcv NACK if PNI = prev PNI sent ->  reTx          */
        else if( nfcip_PFBisRNACK( rxPFB ) && (nfcip_PNIDec(gNfcip.pni) == nfcip_PBF_PNI( rxPFB ) ) )
 800d5a0:	7ebb      	ldrb	r3, [r7, #26]
 800d5a2:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d5a6:	2b40      	cmp	r3, #64	@ 0x40
 800d5a8:	d121      	bne.n	800d5ee <nfcipTargetHandleRX+0x4ca>
 800d5aa:	7ebb      	ldrb	r3, [r7, #26]
 800d5ac:	f003 0310 	and.w	r3, r3, #16
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d01c      	beq.n	800d5ee <nfcipTargetHandleRX+0x4ca>
 800d5b4:	4b27      	ldr	r3, [pc, #156]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d5b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d5ba:	3b01      	subs	r3, #1
 800d5bc:	b2da      	uxtb	r2, r3
 800d5be:	7ebb      	ldrb	r3, [r7, #26]
 800d5c0:	4053      	eors	r3, r2
 800d5c2:	b2db      	uxtb	r3, r3
 800d5c4:	f003 0303 	and.w	r3, r3, #3
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d110      	bne.n	800d5ee <nfcipTargetHandleRX+0x4ca>
        {
            nfcipLogI( " NFCIP(T) Rcvd NACK  \r\n" );
            
            gNfcip.pni = nfcip_PNIDec( gNfcip.pni );   /* Dec so that has the prev PNI */
 800d5cc:	4b21      	ldr	r3, [pc, #132]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d5ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d5d2:	3b01      	subs	r3, #1
 800d5d4:	b2db      	uxtb	r3, r3
 800d5d6:	f003 0303 	and.w	r3, r3, #3
 800d5da:	b2da      	uxtb	r2, r3
 800d5dc:	4b1d      	ldr	r3, [pc, #116]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d5de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            
            gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 800d5e2:	4b1c      	ldr	r3, [pc, #112]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d5e4:	220f      	movs	r2, #15
 800d5e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_BUSY;
 800d5ea:	2302      	movs	r3, #2
 800d5ec:	e1dc      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        }
        else
        {        
            nfcipLogI( " NFCIP(T) Unexpected R-PDU \r\n" );
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d5ee:	4b19      	ldr	r3, [pc, #100]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d5f0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d5f2:	4b18      	ldr	r3, [pc, #96]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d5f4:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d5f8:	4b16      	ldr	r3, [pc, #88]	@ (800d654 <nfcipTargetHandleRX+0x530>)
 800d5fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d600:	9002      	str	r0, [sp, #8]
 800d602:	2004      	movs	r0, #4
 800d604:	9001      	str	r0, [sp, #4]
 800d606:	9300      	str	r3, [sp, #0]
 800d608:	460b      	mov	r3, r1
 800d60a:	2100      	movs	r1, #0
 800d60c:	2000      	movs	r0, #0
 800d60e:	f7f4 fd8d 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected R-PDU  */
 800d612:	2302      	movs	r3, #2
 800d614:	e1c8      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            if( gNfcip.pni == nfcip_PBF_PNI( rxPFB ) )
 800d616:	bf00      	nop
    }
    
    /*******************************************************************************/
    /* Process S-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisSPDU( rxPFB ) )
 800d618:	7ebb      	ldrb	r3, [r7, #26]
 800d61a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d61e:	2b80      	cmp	r3, #128	@ 0x80
 800d620:	f040 80ac 	bne.w	800d77c <nfcipTargetHandleRX+0x658>
        
        /*******************************************************************************/
        /* S ATN                                                                       */
        /*******************************************************************************/
        /* ISO 18092 12.6.3 Attention                                                  */
        if( nfcip_PFBisSATN( rxPFB ) )                         /*    If is a S-ATN     */
 800d624:	7ebb      	ldrb	r3, [r7, #26]
 800d626:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d62a:	2b80      	cmp	r3, #128	@ 0x80
 800d62c:	d116      	bne.n	800d65c <nfcipTargetHandleRX+0x538>
 800d62e:	7ebb      	ldrb	r3, [r7, #26]
 800d630:	f003 0310 	and.w	r3, r3, #16
 800d634:	2b00      	cmp	r3, #0
 800d636:	d111      	bne.n	800d65c <nfcipTargetHandleRX+0x538>
        {            
            nfcipLogI( " NFCIP(T) Rcvd ATN  curPNI: %d \r\n", gNfcip.pni );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_ATN(), 0 ) );
 800d638:	2100      	movs	r1, #0
 800d63a:	2080      	movs	r0, #128	@ 0x80
 800d63c:	f7ff fa2e 	bl	800ca9c <nfcipDEPControlMsg>
 800d640:	4603      	mov	r3, r0
 800d642:	83fb      	strh	r3, [r7, #30]
 800d644:	8bfb      	ldrh	r3, [r7, #30]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d001      	beq.n	800d64e <nfcipTargetHandleRX+0x52a>
 800d64a:	8bfb      	ldrh	r3, [r7, #30]
 800d64c:	e1ac      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            return RFAL_ERR_BUSY;
 800d64e:	2302      	movs	r3, #2
 800d650:	e1aa      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
 800d652:	bf00      	nop
 800d654:	20000ea0 	.word	0x20000ea0
 800d658:	4d542005 	.word	0x4d542005
        }
        
        /*******************************************************************************/
        /* S TO                                                                        */
        /*******************************************************************************/
        else if( nfcip_PFBisSTO( rxPFB ) )                     /* If is a S-TO (RTOX)  */
 800d65c:	7ebb      	ldrb	r3, [r7, #26]
 800d65e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d662:	2b80      	cmp	r3, #128	@ 0x80
 800d664:	d175      	bne.n	800d752 <nfcipTargetHandleRX+0x62e>
 800d666:	7ebb      	ldrb	r3, [r7, #26]
 800d668:	f003 0310 	and.w	r3, r3, #16
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d070      	beq.n	800d752 <nfcipTargetHandleRX+0x62e>
        {
            if( nfcip_PFBisSTO( gNfcip.lastPFBnATN ) )
 800d670:	4bab      	ldr	r3, [pc, #684]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d672:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800d676:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d67a:	2b80      	cmp	r3, #128	@ 0x80
 800d67c:	d17d      	bne.n	800d77a <nfcipTargetHandleRX+0x656>
 800d67e:	4ba8      	ldr	r3, [pc, #672]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d680:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800d684:	f003 0310 	and.w	r3, r3, #16
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d076      	beq.n	800d77a <nfcipTargetHandleRX+0x656>
            {
                nfcipLogI( " NFCIP(T) Rcvd TO  \r\n" );
                
                /* Digital 1.1  16.8.4.6  RTOX value in RES different that in REQ -> Protocol Error */
                if( gNfcip.lastRTOX != gNfcip.rxBuf[rxMsgIt++] )
 800d68c:	4ba4      	ldr	r3, [pc, #656]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d68e:	f893 2055 	ldrb.w	r2, [r3, #85]	@ 0x55
 800d692:	4ba3      	ldr	r3, [pc, #652]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d694:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 800d696:	7f7b      	ldrb	r3, [r7, #29]
 800d698:	1c58      	adds	r0, r3, #1
 800d69a:	7778      	strb	r0, [r7, #29]
 800d69c:	440b      	add	r3, r1
 800d69e:	781b      	ldrb	r3, [r3, #0]
 800d6a0:	429a      	cmp	r2, r3
 800d6a2:	d013      	beq.n	800d6cc <nfcipTargetHandleRX+0x5a8>
                {
                    nfcipLogI( " NFCIP(T) Mismatched RTOX value \r\n" );
                    
                    nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d6a4:	4b9e      	ldr	r3, [pc, #632]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6a6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d6a8:	4b9d      	ldr	r3, [pc, #628]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6aa:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d6ae:	4b9c      	ldr	r3, [pc, #624]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6b2:	f04f 30ff 	mov.w	r0, #4294967295
 800d6b6:	9002      	str	r0, [sp, #8]
 800d6b8:	2004      	movs	r0, #4
 800d6ba:	9001      	str	r0, [sp, #4]
 800d6bc:	9300      	str	r3, [sp, #0]
 800d6be:	460b      	mov	r3, r1
 800d6c0:	2100      	movs	r1, #0
 800d6c2:	2000      	movs	r0, #0
 800d6c4:	f7f4 fd32 	bl	800212c <rfalTransceiveBlockingTx>
                    return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected RTOX value  */
 800d6c8:	2302      	movs	r3, #2
 800d6ca:	e16d      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
                }
                
                /* Clear waiting for RTOX Ack Flag */
                gNfcip.isWait4RTOX = false;
 800d6cc:	4b94      	ldr	r3, [pc, #592]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
                
                /* Check if a Tx is already pending */
                if( gNfcip.isTxPending )
 800d6d4:	4b92      	ldr	r3, [pc, #584]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6d6:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d005      	beq.n	800d6ea <nfcipTargetHandleRX+0x5c6>
                {
                    nfcipLogW( " NFCIP(T) Tx pending, go immediately to TX \r\n" );
                    
                    gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 800d6de:	4b90      	ldr	r3, [pc, #576]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6e0:	220f      	movs	r2, #15
 800d6e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return RFAL_ERR_BUSY;
 800d6e6:	2302      	movs	r3, #2
 800d6e8:	e15e      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
                }
                
                /* Start RTOX timer and change to check state  */
                nfcipTimerStart( gNfcip.RTOXTimer, nfcipRTOXAdjust( nfcipConv1FcToMs( gNfcip.lastRTOX * rfalNfcDepWT2RWT(gNfcip.cfg.to ) ) ) );
 800d6ea:	4b8d      	ldr	r3, [pc, #564]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6ec:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800d6f0:	461a      	mov	r2, r3
 800d6f2:	4b8b      	ldr	r3, [pc, #556]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d6f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d6f8:	f003 030f 	and.w	r3, r3, #15
 800d6fc:	330c      	adds	r3, #12
 800d6fe:	fa02 f303 	lsl.w	r3, r2, r3
 800d702:	4a88      	ldr	r2, [pc, #544]	@ (800d924 <nfcipTargetHandleRX+0x800>)
 800d704:	fba2 2303 	umull	r2, r3, r2, r3
 800d708:	0b1b      	lsrs	r3, r3, #12
 800d70a:	b29a      	uxth	r2, r3
 800d70c:	4b84      	ldr	r3, [pc, #528]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d70e:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800d712:	4619      	mov	r1, r3
 800d714:	4b82      	ldr	r3, [pc, #520]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d716:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d71a:	f003 030f 	and.w	r3, r3, #15
 800d71e:	330c      	adds	r3, #12
 800d720:	fa01 f303 	lsl.w	r3, r1, r3
 800d724:	497f      	ldr	r1, [pc, #508]	@ (800d924 <nfcipTargetHandleRX+0x800>)
 800d726:	fba1 1303 	umull	r1, r3, r1, r3
 800d72a:	0b1b      	lsrs	r3, r3, #12
 800d72c:	3301      	adds	r3, #1
 800d72e:	08db      	lsrs	r3, r3, #3
 800d730:	b29b      	uxth	r3, r3
 800d732:	1ad3      	subs	r3, r2, r3
 800d734:	b29b      	uxth	r3, r3
 800d736:	3301      	adds	r3, #1
 800d738:	b29b      	uxth	r3, r3
 800d73a:	4618      	mov	r0, r3
 800d73c:	f7f7 febb 	bl	80054b6 <timerCalculateTimer>
 800d740:	4603      	mov	r3, r0
 800d742:	4a77      	ldr	r2, [pc, #476]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d744:	67d3      	str	r3, [r2, #124]	@ 0x7c
                gNfcip.state = NFCIP_ST_TARG_DEP_RTOX;
 800d746:	4b76      	ldr	r3, [pc, #472]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d748:	220e      	movs	r2, #14
 800d74a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                
                return RFAL_ERR_BUSY;
 800d74e:	2302      	movs	r3, #2
 800d750:	e12a      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        else
        {
            /* Unexpected S-PDU */
            nfcipLogI( " NFCIP(T) Unexpected S-PDU \r\n" );
            
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d752:	4b73      	ldr	r3, [pc, #460]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d754:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d756:	4b72      	ldr	r3, [pc, #456]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d758:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d75c:	4b70      	ldr	r3, [pc, #448]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d75e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d760:	f04f 30ff 	mov.w	r0, #4294967295
 800d764:	9002      	str	r0, [sp, #8]
 800d766:	2004      	movs	r0, #4
 800d768:	9001      	str	r0, [sp, #4]
 800d76a:	9300      	str	r3, [sp, #0]
 800d76c:	460b      	mov	r3, r1
 800d76e:	2100      	movs	r1, #0
 800d770:	2000      	movs	r0, #0
 800d772:	f7f4 fcdb 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY; /* RFAL_ERR_PROTO - Ignore unexpected S-PDU  */
 800d776:	2302      	movs	r3, #2
 800d778:	e116      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            if( nfcip_PFBisSTO( gNfcip.lastPFBnATN ) )
 800d77a:	bf00      	nop
    }
    
    /*******************************************************************************/
    /* Process I-PDU                                                               */
    /*******************************************************************************/
    if( nfcip_PFBisIPDU( rxPFB ) )
 800d77c:	7ebb      	ldrb	r3, [r7, #26]
 800d77e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d782:	2b00      	cmp	r3, #0
 800d784:	f040 810f 	bne.w	800d9a6 <nfcipTargetHandleRX+0x882>
    {
        if( gNfcip.pni != nfcip_PBF_PNI( rxPFB ) )
 800d788:	4b65      	ldr	r3, [pc, #404]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d78a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d78e:	461a      	mov	r2, r3
 800d790:	7ebb      	ldrb	r3, [r7, #26]
 800d792:	f003 0303 	and.w	r3, r3, #3
 800d796:	429a      	cmp	r2, r3
 800d798:	d06e      	beq.n	800d878 <nfcipTargetHandleRX+0x754>
        {
            nfcipLogI( " NFCIP(T) Rcvd IPDU wrong PNI     curPNI: %d rxPNI: %d \r\n", gNfcip.pni, nfcip_PBF_PNI( rxPFB ) );
            
            /* Digital 1.1 16.12.3.4 - If last send was ATN and rx PNI is minus 1 */
            if( nfcip_PFBisSATN(gNfcip.lastPFB ) &&  (nfcip_PNIDec(gNfcip.pni) == nfcip_PBF_PNI( rxPFB )) ) 
 800d79a:	4b61      	ldr	r3, [pc, #388]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d79c:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800d7a0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d7a4:	2b80      	cmp	r3, #128	@ 0x80
 800d7a6:	d153      	bne.n	800d850 <nfcipTargetHandleRX+0x72c>
 800d7a8:	4b5d      	ldr	r3, [pc, #372]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d7aa:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 800d7ae:	f003 0310 	and.w	r3, r3, #16
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d14c      	bne.n	800d850 <nfcipTargetHandleRX+0x72c>
 800d7b6:	4b5a      	ldr	r3, [pc, #360]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d7b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d7bc:	3b01      	subs	r3, #1
 800d7be:	b2da      	uxtb	r2, r3
 800d7c0:	7ebb      	ldrb	r3, [r7, #26]
 800d7c2:	4053      	eors	r3, r2
 800d7c4:	b2db      	uxtb	r3, r3
 800d7c6:	f003 0303 	and.w	r3, r3, #3
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d140      	bne.n	800d850 <nfcipTargetHandleRX+0x72c>
            {
                /* Spec says to leave current PNI as is, but will be Inc after Data Tx, remaining the same */
                gNfcip.pni = nfcip_PNIDec(gNfcip.pni);
 800d7ce:	4b54      	ldr	r3, [pc, #336]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d7d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d7d4:	3b01      	subs	r3, #1
 800d7d6:	b2db      	uxtb	r3, r3
 800d7d8:	f003 0303 	and.w	r3, r3, #3
 800d7dc:	b2da      	uxtb	r2, r3
 800d7de:	4b50      	ldr	r3, [pc, #320]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d7e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
                
                if( nfcip_PFBisIMI( rxPFB ) )
 800d7e4:	7ebb      	ldrb	r3, [r7, #26]
 800d7e6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d12a      	bne.n	800d844 <nfcipTargetHandleRX+0x720>
 800d7ee:	7ebb      	ldrb	r3, [r7, #26]
 800d7f0:	f003 0310 	and.w	r3, r3, #16
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d025      	beq.n	800d844 <nfcipTargetHandleRX+0x720>
                {
                    nfcipLogI( " NFCIP(T) PNI = prevPNI && ATN before && chaining -> send ACK  \r\n" );
                    RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_ACK( gNfcip.pni ), gNfcip.rxBuf[rxMsgIt++] ) );
 800d7f8:	4b49      	ldr	r3, [pc, #292]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d7fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d7fe:	f003 0303 	and.w	r3, r3, #3
 800d802:	b2db      	uxtb	r3, r3
 800d804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d808:	b2d8      	uxtb	r0, r3
 800d80a:	4b45      	ldr	r3, [pc, #276]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d80c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d80e:	7f7b      	ldrb	r3, [r7, #29]
 800d810:	1c59      	adds	r1, r3, #1
 800d812:	7779      	strb	r1, [r7, #29]
 800d814:	4413      	add	r3, r2
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	4619      	mov	r1, r3
 800d81a:	f7ff f93f 	bl	800ca9c <nfcipDEPControlMsg>
 800d81e:	4603      	mov	r3, r0
 800d820:	83fb      	strh	r3, [r7, #30]
 800d822:	8bfb      	ldrh	r3, [r7, #30]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d001      	beq.n	800d82c <nfcipTargetHandleRX+0x708>
 800d828:	8bfb      	ldrh	r3, [r7, #30]
 800d82a:	e0bd      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
                    
                    /* Digital 1.1 16.12.3.4 (...) leave the current PNI unchanged afterwards */
                    gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 800d82c:	4b3c      	ldr	r3, [pc, #240]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d82e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d832:	3301      	adds	r3, #1
 800d834:	b2db      	uxtb	r3, r3
 800d836:	f003 0303 	and.w	r3, r3, #3
 800d83a:	b2da      	uxtb	r2, r3
 800d83c:	4b38      	ldr	r3, [pc, #224]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d83e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
 800d842:	e003      	b.n	800d84c <nfcipTargetHandleRX+0x728>
                }
                else
                {
                    nfcipLogI( " NFCIP(T) PNI = prevPNI && ATN before -> reTx last I-PDU  \r\n" );
                    gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 800d844:	4b36      	ldr	r3, [pc, #216]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d846:	220f      	movs	r2, #15
 800d848:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                }
                
                return RFAL_ERR_BUSY;
 800d84c:	2302      	movs	r3, #2
 800d84e:	e0ab      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            }
                        
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800d850:	4b33      	ldr	r3, [pc, #204]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d852:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d854:	4b32      	ldr	r3, [pc, #200]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d856:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800d85a:	4b31      	ldr	r3, [pc, #196]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d85c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d85e:	f04f 30ff 	mov.w	r0, #4294967295
 800d862:	9002      	str	r0, [sp, #8]
 800d864:	2004      	movs	r0, #4
 800d866:	9001      	str	r0, [sp, #4]
 800d868:	9300      	str	r3, [sp, #0]
 800d86a:	460b      	mov	r3, r1
 800d86c:	2100      	movs	r1, #0
 800d86e:	2000      	movs	r0, #0
 800d870:	f7f4 fc5c 	bl	800212c <rfalTransceiveBlockingTx>
            return RFAL_ERR_BUSY;            /* RFAL_ERR_PROTO - Ignore bad PNI value  */
 800d874:	2302      	movs	r3, #2
 800d876:	e097      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
        nfcipLogD( " NFCIP(T) Rcvd IPDU OK PNI: %d  \r\n", gNfcip.pni );
        
        /*******************************************************************************/
        /* Successful data exchange                                                    */
        /*******************************************************************************/
        *outActRxLen  = ((uint16_t)nfcDepLen - RFAL_NFCDEP_DEP_HEADER - (uint16_t)optHdrLen);
 800d878:	7efb      	ldrb	r3, [r7, #27]
 800d87a:	b29a      	uxth	r2, r3
 800d87c:	7f3b      	ldrb	r3, [r7, #28]
 800d87e:	b29b      	uxth	r3, r3
 800d880:	1ad3      	subs	r3, r2, r3
 800d882:	b29b      	uxth	r3, r3
 800d884:	3b04      	subs	r3, #4
 800d886:	b29a      	uxth	r2, r3
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	801a      	strh	r2, [r3, #0]
        
        nfcipClearCounters();
 800d88c:	f7ff f966 	bl	800cb5c <nfcipClearCounters>

        if( (&gNfcip.rxBuf[gNfcip.rxBufPaylPos] != &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen]) && (*outActRxLen > 0U) )
 800d890:	4b23      	ldr	r3, [pc, #140]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d892:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800d896:	461a      	mov	r2, r3
 800d898:	7f3b      	ldrb	r3, [r7, #28]
 800d89a:	3304      	adds	r3, #4
 800d89c:	429a      	cmp	r2, r3
 800d89e:	d013      	beq.n	800d8c8 <nfcipTargetHandleRX+0x7a4>
 800d8a0:	68bb      	ldr	r3, [r7, #8]
 800d8a2:	881b      	ldrh	r3, [r3, #0]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d00f      	beq.n	800d8c8 <nfcipTargetHandleRX+0x7a4>
        {
            RFAL_MEMMOVE( &gNfcip.rxBuf[gNfcip.rxBufPaylPos], &gNfcip.rxBuf[RFAL_NFCDEP_DEP_HEADER + optHdrLen], *outActRxLen );
 800d8a8:	4b1d      	ldr	r3, [pc, #116]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d8aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d8ac:	4a1c      	ldr	r2, [pc, #112]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d8ae:	f892 2071 	ldrb.w	r2, [r2, #113]	@ 0x71
 800d8b2:	1898      	adds	r0, r3, r2
 800d8b4:	4b1a      	ldr	r3, [pc, #104]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d8b6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d8b8:	7f3b      	ldrb	r3, [r7, #28]
 800d8ba:	3304      	adds	r3, #4
 800d8bc:	18d1      	adds	r1, r2, r3
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	881b      	ldrh	r3, [r3, #0]
 800d8c2:	461a      	mov	r2, r3
 800d8c4:	f003 fe36 	bl	8011534 <memmove>
        
        
        /*******************************************************************************/
        /* Check if Initiator is indicating chaining MI                                */
        /*******************************************************************************/
        if( nfcip_PFBisIMI( rxPFB ) )
 800d8c8:	7ebb      	ldrb	r3, [r7, #26]
 800d8ca:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d137      	bne.n	800d942 <nfcipTargetHandleRX+0x81e>
 800d8d2:	7ebb      	ldrb	r3, [r7, #26]
 800d8d4:	f003 0310 	and.w	r3, r3, #16
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d032      	beq.n	800d942 <nfcipTargetHandleRX+0x81e>
        {
            gNfcip.isRxChaining = true;
 800d8dc:	4b10      	ldr	r3, [pc, #64]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d8de:	2201      	movs	r2, #1
 800d8e0:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            *outIsChaining      = true;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	701a      	strb	r2, [r3, #0]
            
            nfcipLogD( " NFCIP(T) Rcvd IPDU OK w MI -> ACK \r\n" );
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBRPDU_ACK( gNfcip.pni ), gNfcip.rxBuf[rxMsgIt++] ) );
 800d8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d8ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d8f0:	f003 0303 	and.w	r3, r3, #3
 800d8f4:	b2db      	uxtb	r3, r3
 800d8f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8fa:	b2d8      	uxtb	r0, r3
 800d8fc:	4b08      	ldr	r3, [pc, #32]	@ (800d920 <nfcipTargetHandleRX+0x7fc>)
 800d8fe:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800d900:	7f7b      	ldrb	r3, [r7, #29]
 800d902:	1c59      	adds	r1, r3, #1
 800d904:	7779      	strb	r1, [r7, #29]
 800d906:	4413      	add	r3, r2
 800d908:	781b      	ldrb	r3, [r3, #0]
 800d90a:	4619      	mov	r1, r3
 800d90c:	f7ff f8c6 	bl	800ca9c <nfcipDEPControlMsg>
 800d910:	4603      	mov	r3, r0
 800d912:	83fb      	strh	r3, [r7, #30]
 800d914:	8bfb      	ldrh	r3, [r7, #30]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d006      	beq.n	800d928 <nfcipTargetHandleRX+0x804>
 800d91a:	8bfb      	ldrh	r3, [r7, #30]
 800d91c:	e044      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
 800d91e:	bf00      	nop
 800d920:	20000ea0 	.word	0x20000ea0
 800d924:	4d542005 	.word	0x4d542005
            
            gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 800d928:	4b21      	ldr	r3, [pc, #132]	@ (800d9b0 <nfcipTargetHandleRX+0x88c>)
 800d92a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d92e:	3301      	adds	r3, #1
 800d930:	b2db      	uxtb	r3, r3
 800d932:	f003 0303 	and.w	r3, r3, #3
 800d936:	b2da      	uxtb	r2, r3
 800d938:	4b1d      	ldr	r3, [pc, #116]	@ (800d9b0 <nfcipTargetHandleRX+0x88c>)
 800d93a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            
            return RFAL_ERR_AGAIN;  /* Send Again signalling to run again, but some chaining data has arrived*/
 800d93e:	230d      	movs	r3, #13
 800d940:	e032      	b.n	800d9a8 <nfcipTargetHandleRX+0x884>
            }
            
            /*******************************************************************************/
            /* Reception done, send to DH and start RTOX timer                             */
            /*******************************************************************************/
            nfcipTimerStart( gNfcip.RTOXTimer, nfcipRTOXAdjust( nfcipConv1FcToMs( rfalNfcDepWT2RWT( gNfcip.cfg.to ) )) );
 800d942:	4b1b      	ldr	r3, [pc, #108]	@ (800d9b0 <nfcipTargetHandleRX+0x88c>)
 800d944:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d948:	f003 030f 	and.w	r3, r3, #15
 800d94c:	330c      	adds	r3, #12
 800d94e:	2201      	movs	r2, #1
 800d950:	fa02 f303 	lsl.w	r3, r2, r3
 800d954:	4a17      	ldr	r2, [pc, #92]	@ (800d9b4 <nfcipTargetHandleRX+0x890>)
 800d956:	fba2 2303 	umull	r2, r3, r2, r3
 800d95a:	0b1b      	lsrs	r3, r3, #12
 800d95c:	b29a      	uxth	r2, r3
 800d95e:	4b14      	ldr	r3, [pc, #80]	@ (800d9b0 <nfcipTargetHandleRX+0x88c>)
 800d960:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d964:	f003 030f 	and.w	r3, r3, #15
 800d968:	330c      	adds	r3, #12
 800d96a:	2101      	movs	r1, #1
 800d96c:	fa01 f303 	lsl.w	r3, r1, r3
 800d970:	4910      	ldr	r1, [pc, #64]	@ (800d9b4 <nfcipTargetHandleRX+0x890>)
 800d972:	fba1 1303 	umull	r1, r3, r1, r3
 800d976:	0b1b      	lsrs	r3, r3, #12
 800d978:	3301      	adds	r3, #1
 800d97a:	08db      	lsrs	r3, r3, #3
 800d97c:	b29b      	uxth	r3, r3
 800d97e:	1ad3      	subs	r3, r2, r3
 800d980:	b29b      	uxth	r3, r3
 800d982:	3301      	adds	r3, #1
 800d984:	b29b      	uxth	r3, r3
 800d986:	4618      	mov	r0, r3
 800d988:	f7f7 fd95 	bl	80054b6 <timerCalculateTimer>
 800d98c:	4603      	mov	r3, r0
 800d98e:	4a08      	ldr	r2, [pc, #32]	@ (800d9b0 <nfcipTargetHandleRX+0x88c>)
 800d990:	67d3      	str	r3, [r2, #124]	@ 0x7c
            gNfcip.state = NFCIP_ST_TARG_DEP_RTOX;
 800d992:	4b07      	ldr	r3, [pc, #28]	@ (800d9b0 <nfcipTargetHandleRX+0x88c>)
 800d994:	220e      	movs	r2, #14
 800d996:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            
            gNfcip.isRxChaining = false;
 800d99a:	4b05      	ldr	r3, [pc, #20]	@ (800d9b0 <nfcipTargetHandleRX+0x88c>)
 800d99c:	2200      	movs	r2, #0
 800d99e:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
            ret = RFAL_ERR_NONE;                            /* Data exchange done */
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	83fb      	strh	r3, [r7, #30]
        }
    }
    return ret;
 800d9a6:	8bfb      	ldrh	r3, [r7, #30]
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	3720      	adds	r7, #32
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	bd80      	pop	{r7, pc}
 800d9b0:	20000ea0 	.word	0x20000ea0
 800d9b4:	4d542005 	.word	0x4d542005

0800d9b8 <nfcipTx>:


/*******************************************************************************/
static ReturnCode nfcipTx( rfalNfcDepCmd cmd, uint8_t* txBuf, uint8_t *paylBuf, uint16_t paylLen, uint8_t pfbData, uint32_t fwt )
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b088      	sub	sp, #32
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	60b9      	str	r1, [r7, #8]
 800d9c0:	607a      	str	r2, [r7, #4]
 800d9c2:	461a      	mov	r2, r3
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	73fb      	strb	r3, [r7, #15]
 800d9c8:	4613      	mov	r3, r2
 800d9ca:	81bb      	strh	r3, [r7, #12]
    uint16_t txBufIt;
    uint8_t *txBlock;
    uint8_t *payloadBuf;
    uint8_t  pfb;
    
    if( txBuf == NULL )
 800d9cc:	68bb      	ldr	r3, [r7, #8]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d101      	bne.n	800d9d6 <nfcipTx+0x1e>
    {
        return RFAL_ERR_PARAM;
 800d9d2:	2307      	movs	r3, #7
 800d9d4:	e177      	b.n	800dcc6 <nfcipTx+0x30e>
    }


    payloadBuf = paylBuf;                                               /* MISRA 17.8: Use intermediate variable */
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	617b      	str	r3, [r7, #20]
    
    if( (paylLen == 0U) || (payloadBuf == NULL) )
 800d9da:	89bb      	ldrh	r3, [r7, #12]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d002      	beq.n	800d9e6 <nfcipTx+0x2e>
 800d9e0:	697b      	ldr	r3, [r7, #20]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d102      	bne.n	800d9ec <nfcipTx+0x34>
    {
        payloadBuf = (uint8_t*) &txBuf[RFAL_NFCDEP_DEPREQ_HEADER_LEN];  /* If not a DEP (no Data) ensure enough space for header */
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	3305      	adds	r3, #5
 800d9ea:	617b      	str	r3, [r7, #20]
    }
    
    
    txBufIt  = 0;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	83fb      	strh	r3, [r7, #30]
    pfb      = pfbData;                                                 /* MISRA 17.8: Use intermediate variable */
 800d9f0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d9f4:	74fb      	strb	r3, [r7, #19]
    
    txBlock  = payloadBuf;                                              /* Point to beginning of the Data, and go backwards     */    
 800d9f6:	697b      	ldr	r3, [r7, #20]
 800d9f8:	61bb      	str	r3, [r7, #24]
        
    
    gNfcip.lastCmd = (uint8_t)cmd;                                      /* Store last cmd sent    */
 800d9fa:	4aa0      	ldr	r2, [pc, #640]	@ (800dc7c <nfcipTx+0x2c4>)
 800d9fc:	7bfb      	ldrb	r3, [r7, #15]
 800d9fe:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
    gNfcip.lastPFB = NFCIP_PFB_INVALID;                                 /* Reset last pfb sent    */
 800da02:	4b9e      	ldr	r3, [pc, #632]	@ (800dc7c <nfcipTx+0x2c4>)
 800da04:	22ff      	movs	r2, #255	@ 0xff
 800da06:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    
    /*******************************************************************************/
    /* Compute outgoing NFCIP message                                              */
    /*******************************************************************************/
    switch( cmd )
 800da0a:	7bfb      	ldrb	r3, [r7, #15]
 800da0c:	2b0b      	cmp	r3, #11
 800da0e:	f200 8120 	bhi.w	800dc52 <nfcipTx+0x29a>
 800da12:	a201      	add	r2, pc, #4	@ (adr r2, 800da18 <nfcipTx+0x60>)
 800da14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da18:	0800da49 	.word	0x0800da49
 800da1c:	0800da49 	.word	0x0800da49
 800da20:	0800db3d 	.word	0x0800db3d
 800da24:	0800db73 	.word	0x0800db73
 800da28:	0800db73 	.word	0x0800db73
 800da2c:	0800db73 	.word	0x0800db73
 800da30:	0800db9b 	.word	0x0800db9b
 800da34:	0800db9b 	.word	0x0800db9b
 800da38:	0800db83 	.word	0x0800db83
 800da3c:	0800db83 	.word	0x0800db83
 800da40:	0800db83 	.word	0x0800db83
 800da44:	0800db83 	.word	0x0800db83
    {
        /*******************************************************************************/
        case NFCIP_CMD_ATR_RES:
        case NFCIP_CMD_ATR_REQ:
            
            rfalNfcDepSetNFCID( payloadBuf, gNfcip.cfg.nfcid, gNfcip.cfg.nfcidLen );    /* NFCID */
 800da48:	220a      	movs	r2, #10
 800da4a:	2100      	movs	r1, #0
 800da4c:	6978      	ldr	r0, [r7, #20]
 800da4e:	f003 fd8b 	bl	8011568 <memset>
 800da52:	4b8a      	ldr	r3, [pc, #552]	@ (800dc7c <nfcipTx+0x2c4>)
 800da54:	7c5b      	ldrb	r3, [r3, #17]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d006      	beq.n	800da68 <nfcipTx+0xb0>
 800da5a:	4b88      	ldr	r3, [pc, #544]	@ (800dc7c <nfcipTx+0x2c4>)
 800da5c:	7c5b      	ldrb	r3, [r3, #17]
 800da5e:	461a      	mov	r2, r3
 800da60:	4987      	ldr	r1, [pc, #540]	@ (800dc80 <nfcipTx+0x2c8>)
 800da62:	6978      	ldr	r0, [r7, #20]
 800da64:	f003 fdc4 	bl	80115f0 <memcpy>
            txBufIt += RFAL_NFCDEP_NFCID3_LEN;
 800da68:	8bfb      	ldrh	r3, [r7, #30]
 800da6a:	330a      	adds	r3, #10
 800da6c:	83fb      	strh	r3, [r7, #30]
            
            payloadBuf[txBufIt++] = gNfcip.cfg.did;                                     /* DID   */
 800da6e:	8bfb      	ldrh	r3, [r7, #30]
 800da70:	1c5a      	adds	r2, r3, #1
 800da72:	83fa      	strh	r2, [r7, #30]
 800da74:	461a      	mov	r2, r3
 800da76:	697b      	ldr	r3, [r7, #20]
 800da78:	4413      	add	r3, r2
 800da7a:	4a80      	ldr	r2, [pc, #512]	@ (800dc7c <nfcipTx+0x2c4>)
 800da7c:	78d2      	ldrb	r2, [r2, #3]
 800da7e:	701a      	strb	r2, [r3, #0]
            payloadBuf[txBufIt++] = gNfcip.cfg.bs;                                      /* BS    */
 800da80:	8bfb      	ldrh	r3, [r7, #30]
 800da82:	1c5a      	adds	r2, r3, #1
 800da84:	83fa      	strh	r2, [r7, #30]
 800da86:	461a      	mov	r2, r3
 800da88:	697b      	ldr	r3, [r7, #20]
 800da8a:	4413      	add	r3, r2
 800da8c:	4a7b      	ldr	r2, [pc, #492]	@ (800dc7c <nfcipTx+0x2c4>)
 800da8e:	7952      	ldrb	r2, [r2, #5]
 800da90:	701a      	strb	r2, [r3, #0]
            payloadBuf[txBufIt++] = gNfcip.cfg.br;                                      /* BR    */
 800da92:	8bfb      	ldrh	r3, [r7, #30]
 800da94:	1c5a      	adds	r2, r3, #1
 800da96:	83fa      	strh	r2, [r7, #30]
 800da98:	461a      	mov	r2, r3
 800da9a:	697b      	ldr	r3, [r7, #20]
 800da9c:	4413      	add	r3, r2
 800da9e:	4a77      	ldr	r2, [pc, #476]	@ (800dc7c <nfcipTx+0x2c4>)
 800daa0:	7992      	ldrb	r2, [r2, #6]
 800daa2:	701a      	strb	r2, [r3, #0]
            
            if( cmd == NFCIP_CMD_ATR_RES )
 800daa4:	7bfb      	ldrb	r3, [r7, #15]
 800daa6:	2b01      	cmp	r3, #1
 800daa8:	d109      	bne.n	800dabe <nfcipTx+0x106>
            {
                payloadBuf[txBufIt++] = gNfcip.cfg.to;                                  /* ATR_RES[ TO ] */
 800daaa:	8bfb      	ldrh	r3, [r7, #30]
 800daac:	1c5a      	adds	r2, r3, #1
 800daae:	83fa      	strh	r2, [r7, #30]
 800dab0:	461a      	mov	r2, r3
 800dab2:	697b      	ldr	r3, [r7, #20]
 800dab4:	4413      	add	r3, r2
 800dab6:	4a71      	ldr	r2, [pc, #452]	@ (800dc7c <nfcipTx+0x2c4>)
 800dab8:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 800dabc:	701a      	strb	r2, [r3, #0]
            }
                                    
            if( gNfcip.cfg.gbLen > 0U)
 800dabe:	4b6f      	ldr	r3, [pc, #444]	@ (800dc7c <nfcipTx+0x2c4>)
 800dac0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d023      	beq.n	800db10 <nfcipTx+0x158>
            {
                payloadBuf[txBufIt++] = nfcip_PPwGB( gNfcip.cfg.lr );                   /* PP signalling GB  */
 800dac8:	4b6c      	ldr	r3, [pc, #432]	@ (800dc7c <nfcipTx+0x2c4>)
 800daca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dace:	011b      	lsls	r3, r3, #4
 800dad0:	b2db      	uxtb	r3, r3
 800dad2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800dad6:	b2da      	uxtb	r2, r3
 800dad8:	8bfb      	ldrh	r3, [r7, #30]
 800dada:	1c59      	adds	r1, r3, #1
 800dadc:	83f9      	strh	r1, [r7, #30]
 800dade:	4619      	mov	r1, r3
 800dae0:	697b      	ldr	r3, [r7, #20]
 800dae2:	440b      	add	r3, r1
 800dae4:	f042 0202 	orr.w	r2, r2, #2
 800dae8:	b2d2      	uxtb	r2, r2
 800daea:	701a      	strb	r2, [r3, #0]
                RFAL_MEMCPY( &payloadBuf[txBufIt], gNfcip.cfg.gb, gNfcip.cfg.gbLen );     /* set General Bytes */
 800daec:	8bfb      	ldrh	r3, [r7, #30]
 800daee:	697a      	ldr	r2, [r7, #20]
 800daf0:	4413      	add	r3, r2
 800daf2:	4a62      	ldr	r2, [pc, #392]	@ (800dc7c <nfcipTx+0x2c4>)
 800daf4:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 800daf8:	4962      	ldr	r1, [pc, #392]	@ (800dc84 <nfcipTx+0x2cc>)
 800dafa:	4618      	mov	r0, r3
 800dafc:	f003 fd78 	bl	80115f0 <memcpy>
                txBufIt += gNfcip.cfg.gbLen;
 800db00:	4b5e      	ldr	r3, [pc, #376]	@ (800dc7c <nfcipTx+0x2c4>)
 800db02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800db06:	461a      	mov	r2, r3
 800db08:	8bfb      	ldrh	r3, [r7, #30]
 800db0a:	4413      	add	r3, r2
 800db0c:	83fb      	strh	r3, [r7, #30]
 800db0e:	e00e      	b.n	800db2e <nfcipTx+0x176>
            }
            else
            {
                payloadBuf[txBufIt++] = rfalNfcDepLR2PP( gNfcip.cfg.lr );               /* PP without GB     */
 800db10:	4b5a      	ldr	r3, [pc, #360]	@ (800dc7c <nfcipTx+0x2c4>)
 800db12:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800db16:	011b      	lsls	r3, r3, #4
 800db18:	b2da      	uxtb	r2, r3
 800db1a:	8bfb      	ldrh	r3, [r7, #30]
 800db1c:	1c59      	adds	r1, r3, #1
 800db1e:	83f9      	strh	r1, [r7, #30]
 800db20:	4619      	mov	r1, r3
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	440b      	add	r3, r1
 800db26:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 800db2a:	b2d2      	uxtb	r2, r2
 800db2c:	701a      	strb	r2, [r3, #0]
            }
            
            if( (txBufIt + RFAL_NFCDEP_CMDTYPE_LEN + RFAL_NFCDEP_CMD_LEN) > RFAL_NFCDEP_ATRREQ_MAX_LEN )   /* Check max ATR length (ATR_REQ = ATR_RES)*/
 800db2e:	8bfb      	ldrh	r3, [r7, #30]
 800db30:	3302      	adds	r3, #2
 800db32:	2b40      	cmp	r3, #64	@ 0x40
 800db34:	f240 808f 	bls.w	800dc56 <nfcipTx+0x29e>
            {
                return RFAL_ERR_PARAM;
 800db38:	2307      	movs	r3, #7
 800db3a:	e0c4      	b.n	800dcc6 <nfcipTx+0x30e>
            break;
            
        /*******************************************************************************/
        case NFCIP_CMD_WUP_REQ:                               /* ISO 18092 - 12.5.2.1 */
            
            rfalNfcDepSetNFCID( (payloadBuf), gNfcip.cfg.nfcid, gNfcip.cfg.nfcidLen );   /* NFCID */
 800db3c:	220a      	movs	r2, #10
 800db3e:	2100      	movs	r1, #0
 800db40:	6978      	ldr	r0, [r7, #20]
 800db42:	f003 fd11 	bl	8011568 <memset>
 800db46:	4b4d      	ldr	r3, [pc, #308]	@ (800dc7c <nfcipTx+0x2c4>)
 800db48:	7c5b      	ldrb	r3, [r3, #17]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d006      	beq.n	800db5c <nfcipTx+0x1a4>
 800db4e:	4b4b      	ldr	r3, [pc, #300]	@ (800dc7c <nfcipTx+0x2c4>)
 800db50:	7c5b      	ldrb	r3, [r3, #17]
 800db52:	461a      	mov	r2, r3
 800db54:	494a      	ldr	r1, [pc, #296]	@ (800dc80 <nfcipTx+0x2c8>)
 800db56:	6978      	ldr	r0, [r7, #20]
 800db58:	f003 fd4a 	bl	80115f0 <memcpy>
            txBufIt += RFAL_NFCDEP_NFCID3_LEN;
 800db5c:	8bfb      	ldrh	r3, [r7, #30]
 800db5e:	330a      	adds	r3, #10
 800db60:	83fb      	strh	r3, [r7, #30]
            
            *(--txBlock) = gNfcip.cfg.did;                                               /* DID   */
 800db62:	69bb      	ldr	r3, [r7, #24]
 800db64:	3b01      	subs	r3, #1
 800db66:	61bb      	str	r3, [r7, #24]
 800db68:	4b44      	ldr	r3, [pc, #272]	@ (800dc7c <nfcipTx+0x2c4>)
 800db6a:	78da      	ldrb	r2, [r3, #3]
 800db6c:	69bb      	ldr	r3, [r7, #24]
 800db6e:	701a      	strb	r2, [r3, #0]
            break;
 800db70:	e076      	b.n	800dc60 <nfcipTx+0x2a8>
        /*******************************************************************************/
        case NFCIP_CMD_WUP_RES:                               /* ISO 18092 - 12.5.2.2 */
        case NFCIP_CMD_PSL_REQ:
        case NFCIP_CMD_PSL_RES:
            
            *(--txBlock) = gNfcip.cfg.did;                                               /* DID   */
 800db72:	69bb      	ldr	r3, [r7, #24]
 800db74:	3b01      	subs	r3, #1
 800db76:	61bb      	str	r3, [r7, #24]
 800db78:	4b40      	ldr	r3, [pc, #256]	@ (800dc7c <nfcipTx+0x2c4>)
 800db7a:	78da      	ldrb	r2, [r3, #3]
 800db7c:	69bb      	ldr	r3, [r7, #24]
 800db7e:	701a      	strb	r2, [r3, #0]
            break;
 800db80:	e06e      	b.n	800dc60 <nfcipTx+0x2a8>
        case NFCIP_CMD_RLS_RES:
        case NFCIP_CMD_DSL_REQ:
        case NFCIP_CMD_DSL_RES:
            
            /* Digital 1.0 - 14.8.1.1 & 14.9.1.1 & 14.10.1.1 Only add DID if not 0 */
            if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO )
 800db82:	4b3e      	ldr	r3, [pc, #248]	@ (800dc7c <nfcipTx+0x2c4>)
 800db84:	78db      	ldrb	r3, [r3, #3]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d067      	beq.n	800dc5a <nfcipTx+0x2a2>
            {
                *(--txBlock) = gNfcip.cfg.did;                                           /* DID   */
 800db8a:	69bb      	ldr	r3, [r7, #24]
 800db8c:	3b01      	subs	r3, #1
 800db8e:	61bb      	str	r3, [r7, #24]
 800db90:	4b3a      	ldr	r3, [pc, #232]	@ (800dc7c <nfcipTx+0x2c4>)
 800db92:	78da      	ldrb	r2, [r3, #3]
 800db94:	69bb      	ldr	r3, [r7, #24]
 800db96:	701a      	strb	r2, [r3, #0]
            }
            break;
 800db98:	e05f      	b.n	800dc5a <nfcipTx+0x2a2>
        /*******************************************************************************/
        case NFCIP_CMD_DEP_REQ:
        case NFCIP_CMD_DEP_RES:
            
            /* Compute optional PFB bits */
            if (gNfcip.cfg.did != RFAL_NFCDEP_DID_NO)                {   pfb |= NFCIP_PFB_DID_BIT;       }
 800db9a:	4b38      	ldr	r3, [pc, #224]	@ (800dc7c <nfcipTx+0x2c4>)
 800db9c:	78db      	ldrb	r3, [r3, #3]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d003      	beq.n	800dbaa <nfcipTx+0x1f2>
 800dba2:	7cfb      	ldrb	r3, [r7, #19]
 800dba4:	f043 0304 	orr.w	r3, r3, #4
 800dba8:	74fb      	strb	r3, [r7, #19]
            if (gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO)                {   pfb |= NFCIP_PFB_NAD_BIT;       }
 800dbaa:	4b34      	ldr	r3, [pc, #208]	@ (800dc7c <nfcipTx+0x2c4>)
 800dbac:	791b      	ldrb	r3, [r3, #4]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d003      	beq.n	800dbba <nfcipTx+0x202>
 800dbb2:	7cfb      	ldrb	r3, [r7, #19]
 800dbb4:	f043 0308 	orr.w	r3, r3, #8
 800dbb8:	74fb      	strb	r3, [r7, #19]
            if ((gNfcip.isTxChaining) && (nfcip_PFBisIPDU(pfb)) )    {   pfb |= NFCIP_PFB_MI_BIT;        }
 800dbba:	4b30      	ldr	r3, [pc, #192]	@ (800dc7c <nfcipTx+0x2c4>)
 800dbbc:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d008      	beq.n	800dbd6 <nfcipTx+0x21e>
 800dbc4:	7cfb      	ldrb	r3, [r7, #19]
 800dbc6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d103      	bne.n	800dbd6 <nfcipTx+0x21e>
 800dbce:	7cfb      	ldrb	r3, [r7, #19]
 800dbd0:	f043 0310 	orr.w	r3, r3, #16
 800dbd4:	74fb      	strb	r3, [r7, #19]
            
            /* Store PFB for future handling */
            gNfcip.lastPFB       = pfb;                                                  /* store PFB sent */
 800dbd6:	4a29      	ldr	r2, [pc, #164]	@ (800dc7c <nfcipTx+0x2c4>)
 800dbd8:	7cfb      	ldrb	r3, [r7, #19]
 800dbda:	f882 3053 	strb.w	r3, [r2, #83]	@ 0x53
            
            if( !nfcip_PFBisSATN(pfb) )
 800dbde:	7cfb      	ldrb	r3, [r7, #19]
 800dbe0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800dbe4:	2b80      	cmp	r3, #128	@ 0x80
 800dbe6:	d104      	bne.n	800dbf2 <nfcipTx+0x23a>
 800dbe8:	7cfb      	ldrb	r3, [r7, #19]
 800dbea:	f003 0310 	and.w	r3, r3, #16
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d003      	beq.n	800dbfa <nfcipTx+0x242>
            {
                gNfcip.lastPFBnATN   = pfb;                                              /* store last PFB different then ATN */
 800dbf2:	4a22      	ldr	r2, [pc, #136]	@ (800dc7c <nfcipTx+0x2c4>)
 800dbf4:	7cfb      	ldrb	r3, [r7, #19]
 800dbf6:	f882 3054 	strb.w	r3, [r2, #84]	@ 0x54
            }
            
            
            /* Add NAD if it is to be supported */
            if( gNfcip.cfg.nad != RFAL_NFCDEP_NAD_NO )      
 800dbfa:	4b20      	ldr	r3, [pc, #128]	@ (800dc7c <nfcipTx+0x2c4>)
 800dbfc:	791b      	ldrb	r3, [r3, #4]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d006      	beq.n	800dc10 <nfcipTx+0x258>
            {
                *(--txBlock) = gNfcip.cfg.nad;                                           /* NAD   */
 800dc02:	69bb      	ldr	r3, [r7, #24]
 800dc04:	3b01      	subs	r3, #1
 800dc06:	61bb      	str	r3, [r7, #24]
 800dc08:	4b1c      	ldr	r3, [pc, #112]	@ (800dc7c <nfcipTx+0x2c4>)
 800dc0a:	791a      	ldrb	r2, [r3, #4]
 800dc0c:	69bb      	ldr	r3, [r7, #24]
 800dc0e:	701a      	strb	r2, [r3, #0]
            }
            
            /* Digital 1.0 - 14.8.1.1 & 14.8.1.1 Only add DID if not 0 */
            if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO )
 800dc10:	4b1a      	ldr	r3, [pc, #104]	@ (800dc7c <nfcipTx+0x2c4>)
 800dc12:	78db      	ldrb	r3, [r3, #3]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d006      	beq.n	800dc26 <nfcipTx+0x26e>
            {
                *(--txBlock) = gNfcip.cfg.did;                                           /* DID   */
 800dc18:	69bb      	ldr	r3, [r7, #24]
 800dc1a:	3b01      	subs	r3, #1
 800dc1c:	61bb      	str	r3, [r7, #24]
 800dc1e:	4b17      	ldr	r3, [pc, #92]	@ (800dc7c <nfcipTx+0x2c4>)
 800dc20:	78da      	ldrb	r2, [r3, #3]
 800dc22:	69bb      	ldr	r3, [r7, #24]
 800dc24:	701a      	strb	r2, [r3, #0]
            }
            
            *(--txBlock) = pfb;                                                          /* PFB */
 800dc26:	69bb      	ldr	r3, [r7, #24]
 800dc28:	3b01      	subs	r3, #1
 800dc2a:	61bb      	str	r3, [r7, #24]
 800dc2c:	69bb      	ldr	r3, [r7, #24]
 800dc2e:	7cfa      	ldrb	r2, [r7, #19]
 800dc30:	701a      	strb	r2, [r3, #0]
                        
            
            /* NCI 1.0 - Check if Empty frames are allowed */
            if( (paylLen == 0U) && nfcipIsEmptyDEPDisabled(gNfcip.cfg.oper) && nfcip_PFBisIPDU(pfb) )
 800dc32:	89bb      	ldrh	r3, [r7, #12]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d112      	bne.n	800dc5e <nfcipTx+0x2a6>
 800dc38:	4b10      	ldr	r3, [pc, #64]	@ (800dc7c <nfcipTx+0x2c4>)
 800dc3a:	789b      	ldrb	r3, [r3, #2]
 800dc3c:	f003 0304 	and.w	r3, r3, #4
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d00c      	beq.n	800dc5e <nfcipTx+0x2a6>
 800dc44:	7cfb      	ldrb	r3, [r7, #19]
 800dc46:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d107      	bne.n	800dc5e <nfcipTx+0x2a6>
            {
                return RFAL_ERR_PARAM;
 800dc4e:	2307      	movs	r3, #7
 800dc50:	e039      	b.n	800dcc6 <nfcipTx+0x30e>
            }
            break;

        /*******************************************************************************/
        default:
            return RFAL_ERR_PARAM;
 800dc52:	2307      	movs	r3, #7
 800dc54:	e037      	b.n	800dcc6 <nfcipTx+0x30e>
            break;
 800dc56:	bf00      	nop
 800dc58:	e002      	b.n	800dc60 <nfcipTx+0x2a8>
            break;
 800dc5a:	bf00      	nop
 800dc5c:	e000      	b.n	800dc60 <nfcipTx+0x2a8>
            break;
 800dc5e:	bf00      	nop
    }
    
    /*******************************************************************************/
    /* Prepend Header                                                              */
    /*******************************************************************************/    
    *(--txBlock) = (uint8_t)cmd;                                                         /* CMD     */
 800dc60:	69bb      	ldr	r3, [r7, #24]
 800dc62:	3b01      	subs	r3, #1
 800dc64:	61bb      	str	r3, [r7, #24]
 800dc66:	69bb      	ldr	r3, [r7, #24]
 800dc68:	7bfa      	ldrb	r2, [r7, #15]
 800dc6a:	701a      	strb	r2, [r3, #0]
    *(--txBlock) = (uint8_t)( nfcipCmdIsReq(cmd) ? NFCIP_REQ : NFCIP_RES );              /* CMDType */
 800dc6c:	7bfb      	ldrb	r3, [r7, #15]
 800dc6e:	f003 0301 	and.w	r3, r3, #1
 800dc72:	b2db      	uxtb	r3, r3
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d107      	bne.n	800dc88 <nfcipTx+0x2d0>
 800dc78:	22d4      	movs	r2, #212	@ 0xd4
 800dc7a:	e006      	b.n	800dc8a <nfcipTx+0x2d2>
 800dc7c:	20000ea0 	.word	0x20000ea0
 800dc80:	20000ea7 	.word	0x20000ea7
 800dc84:	20000eb2 	.word	0x20000eb2
 800dc88:	22d5      	movs	r2, #213	@ 0xd5
 800dc8a:	69bb      	ldr	r3, [r7, #24]
 800dc8c:	3b01      	subs	r3, #1
 800dc8e:	61bb      	str	r3, [r7, #24]
 800dc90:	69bb      	ldr	r3, [r7, #24]
 800dc92:	701a      	strb	r2, [r3, #0]
        
    
    txBufIt += paylLen + (uint16_t)((uintptr_t)payloadBuf - (uintptr_t)txBlock);         /* Calculate overall buffer size */
 800dc94:	697a      	ldr	r2, [r7, #20]
 800dc96:	69bb      	ldr	r3, [r7, #24]
 800dc98:	1ad3      	subs	r3, r2, r3
 800dc9a:	b29a      	uxth	r2, r3
 800dc9c:	89bb      	ldrh	r3, [r7, #12]
 800dc9e:	4413      	add	r3, r2
 800dca0:	b29a      	uxth	r2, r3
 800dca2:	8bfb      	ldrh	r3, [r7, #30]
 800dca4:	4413      	add	r3, r2
 800dca6:	83fb      	strh	r3, [r7, #30]
    
    
    if( txBufIt > gNfcip.fsc )                                                           /* Check if msg length violates the maximum payload size FSC */
 800dca8:	4b09      	ldr	r3, [pc, #36]	@ (800dcd0 <nfcipTx+0x318>)
 800dcaa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dcae:	8bfa      	ldrh	r2, [r7, #30]
 800dcb0:	429a      	cmp	r2, r3
 800dcb2:	d901      	bls.n	800dcb8 <nfcipTx+0x300>
    {
        return RFAL_ERR_NOTSUPP;
 800dcb4:	2318      	movs	r3, #24
 800dcb6:	e006      	b.n	800dcc6 <nfcipTx+0x30e>
    }
        
    /*******************************************************************************/

    return nfcipDataTx( txBlock, txBufIt, fwt );
 800dcb8:	8bfb      	ldrh	r3, [r7, #30]
 800dcba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcbc:	4619      	mov	r1, r3
 800dcbe:	69b8      	ldr	r0, [r7, #24]
 800dcc0:	f000 feb4 	bl	800ea2c <nfcipDataTx>
 800dcc4:	4603      	mov	r3, r0
}
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	3720      	adds	r7, #32
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
 800dcce:	bf00      	nop
 800dcd0:	20000ea0 	.word	0x20000ea0

0800dcd4 <nfcipConfig>:
 ******************************************************************************
 */

/*******************************************************************************/
static void nfcipConfig( const rfalNfcDepConfigs * cfg )
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b082      	sub	sp, #8
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
    if (cfg == NULL) 
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d034      	beq.n	800dd4c <nfcipConfig+0x78>
    {
        return;
    }
    
    RFAL_MEMCPY(&gNfcip.cfg, cfg, sizeof(rfalNfcDepConfigs));          /* Copy given config to local       */
 800dce2:	2250      	movs	r2, #80	@ 0x50
 800dce4:	6879      	ldr	r1, [r7, #4]
 800dce6:	481b      	ldr	r0, [pc, #108]	@ (800dd54 <nfcipConfig+0x80>)
 800dce8:	f003 fc82 	bl	80115f0 <memcpy>
    
    gNfcip.cfg.to   = RFAL_MIN( RFAL_NFCDEP_WT_TRG_MAX, gNfcip.cfg.to);   /* Ensure proper WT value           */
 800dcec:	4b19      	ldr	r3, [pc, #100]	@ (800dd54 <nfcipConfig+0x80>)
 800dcee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dcf2:	2b0e      	cmp	r3, #14
 800dcf4:	bf28      	it	cs
 800dcf6:	230e      	movcs	r3, #14
 800dcf8:	b2da      	uxtb	r2, r3
 800dcfa:	4b16      	ldr	r3, [pc, #88]	@ (800dd54 <nfcipConfig+0x80>)
 800dcfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    gNfcip.cfg.did  = nfcip_DIDMax( gNfcip.cfg.did );                /* Ensure proper DID value          */
 800dd00:	4b14      	ldr	r3, [pc, #80]	@ (800dd54 <nfcipConfig+0x80>)
 800dd02:	78db      	ldrb	r3, [r3, #3]
 800dd04:	2b0e      	cmp	r3, #14
 800dd06:	bf28      	it	cs
 800dd08:	230e      	movcs	r3, #14
 800dd0a:	b2da      	uxtb	r2, r3
 800dd0c:	4b11      	ldr	r3, [pc, #68]	@ (800dd54 <nfcipConfig+0x80>)
 800dd0e:	70da      	strb	r2, [r3, #3]
    gNfcip.fsc      = rfalNfcDepLR2FS( gNfcip.cfg.lr );              /* Calculate FSC based on given LR  */
 800dd10:	4b10      	ldr	r3, [pc, #64]	@ (800dd54 <nfcipConfig+0x80>)
 800dd12:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dd16:	3301      	adds	r3, #1
 800dd18:	019b      	lsls	r3, r3, #6
 800dd1a:	2bfd      	cmp	r3, #253	@ 0xfd
 800dd1c:	d807      	bhi.n	800dd2e <nfcipConfig+0x5a>
 800dd1e:	4b0d      	ldr	r3, [pc, #52]	@ (800dd54 <nfcipConfig+0x80>)
 800dd20:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dd24:	3301      	adds	r3, #1
 800dd26:	b29b      	uxth	r3, r3
 800dd28:	019b      	lsls	r3, r3, #6
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	e000      	b.n	800dd30 <nfcipConfig+0x5c>
 800dd2e:	23fe      	movs	r3, #254	@ 0xfe
 800dd30:	4a08      	ldr	r2, [pc, #32]	@ (800dd54 <nfcipConfig+0x80>)
 800dd32:	f8a2 305c 	strh.w	r3, [r2, #92]	@ 0x5c
    
    gNfcip.state = ( ( gNfcip.cfg.role ==  RFAL_NFCDEP_ROLE_TARGET) ? NFCIP_ST_TARG_WAIT_ATR : NFCIP_ST_INIT_IDLE );
 800dd36:	4b07      	ldr	r3, [pc, #28]	@ (800dd54 <nfcipConfig+0x80>)
 800dd38:	781b      	ldrb	r3, [r3, #0]
 800dd3a:	2b01      	cmp	r3, #1
 800dd3c:	d101      	bne.n	800dd42 <nfcipConfig+0x6e>
 800dd3e:	220a      	movs	r2, #10
 800dd40:	e000      	b.n	800dd44 <nfcipConfig+0x70>
 800dd42:	2201      	movs	r2, #1
 800dd44:	4b03      	ldr	r3, [pc, #12]	@ (800dd54 <nfcipConfig+0x80>)
 800dd46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800dd4a:	e000      	b.n	800dd4e <nfcipConfig+0x7a>
        return;
 800dd4c:	bf00      	nop
}
 800dd4e:	3708      	adds	r7, #8
 800dd50:	46bd      	mov	sp, r7
 800dd52:	bd80      	pop	{r7, pc}
 800dd54:	20000ea0 	.word	0x20000ea0

0800dd58 <nfcipRun>:


/*******************************************************************************/
static ReturnCode nfcipRun( uint16_t *outActRxLen, bool *outIsChaining  )
{
 800dd58:	b5b0      	push	{r4, r5, r7, lr}
 800dd5a:	b086      	sub	sp, #24
 800dd5c:	af02      	add	r7, sp, #8
 800dd5e:	6078      	str	r0, [r7, #4]
 800dd60:	6039      	str	r1, [r7, #0]
    ReturnCode ret;

    ret = RFAL_ERR_SYNTAX;
 800dd62:	2314      	movs	r3, #20
 800dd64:	81fb      	strh	r3, [r7, #14]
    
    nfcipLogD( " NFCIP Run() state: %d \r\n", gNfcip.state );
    
    switch( gNfcip.state )
 800dd66:	4b96      	ldr	r3, [pc, #600]	@ (800dfc0 <nfcipRun+0x268>)
 800dd68:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800dd6c:	2b10      	cmp	r3, #16
 800dd6e:	f200 811d 	bhi.w	800dfac <nfcipRun+0x254>
 800dd72:	a201      	add	r2, pc, #4	@ (adr r2, 800dd78 <nfcipRun+0x20>)
 800dd74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd78:	0800ddbd 	.word	0x0800ddbd
 800dd7c:	0800dfad 	.word	0x0800dfad
 800dd80:	0800dfad 	.word	0x0800dfad
 800dd84:	0800dfad 	.word	0x0800dfad
 800dd88:	0800ddbd 	.word	0x0800ddbd
 800dd8c:	0800ddc1 	.word	0x0800ddc1
 800dd90:	0800de1d 	.word	0x0800de1d
 800dd94:	0800dfad 	.word	0x0800dfad
 800dd98:	0800dfad 	.word	0x0800dfad
 800dd9c:	0800dfad 	.word	0x0800dfad
 800dda0:	0800dfad 	.word	0x0800dfad
 800dda4:	0800dfad 	.word	0x0800dfad
 800dda8:	0800ddbd 	.word	0x0800ddbd
 800ddac:	0800df73 	.word	0x0800df73
 800ddb0:	0800de51 	.word	0x0800de51
 800ddb4:	0800defb 	.word	0x0800defb
 800ddb8:	0800ddbd 	.word	0x0800ddbd
        /*******************************************************************************/
        case NFCIP_ST_IDLE:
        case NFCIP_ST_INIT_DEP_IDLE:
        case NFCIP_ST_TARG_DEP_IDLE:
        case NFCIP_ST_TARG_DEP_SLEEP:
            return RFAL_ERR_NONE;
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	e0fb      	b.n	800dfb8 <nfcipRun+0x260>
        /*******************************************************************************/
        case NFCIP_ST_INIT_DEP_TX:
            
            nfcipLogD( " NFCIP(I) Tx PNI: %d txLen: %d \r\n", gNfcip.pni, gNfcip.txBufLen );

            ret = nfcipTx( NFCIP_CMD_DEP_REQ, gNfcip.txBuf, &gNfcip.txBuf[gNfcip.txBufPaylPos], gNfcip.txBufLen, nfcip_PFBIPDU( gNfcip.pni ), (gNfcip.cfg.fwt + gNfcip.cfg.dFwt) );
 800ddc0:	4b7f      	ldr	r3, [pc, #508]	@ (800dfc0 <nfcipRun+0x268>)
 800ddc2:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 800ddc4:	4b7e      	ldr	r3, [pc, #504]	@ (800dfc0 <nfcipRun+0x268>)
 800ddc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ddc8:	4a7d      	ldr	r2, [pc, #500]	@ (800dfc0 <nfcipRun+0x268>)
 800ddca:	f892 2070 	ldrb.w	r2, [r2, #112]	@ 0x70
 800ddce:	189c      	adds	r4, r3, r2
 800ddd0:	4b7b      	ldr	r3, [pc, #492]	@ (800dfc0 <nfcipRun+0x268>)
 800ddd2:	f8b3 5068 	ldrh.w	r5, [r3, #104]	@ 0x68
 800ddd6:	4b7a      	ldr	r3, [pc, #488]	@ (800dfc0 <nfcipRun+0x268>)
 800ddd8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800dddc:	f003 0303 	and.w	r3, r3, #3
 800dde0:	b2db      	uxtb	r3, r3
 800dde2:	4a77      	ldr	r2, [pc, #476]	@ (800dfc0 <nfcipRun+0x268>)
 800dde4:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800dde6:	4a76      	ldr	r2, [pc, #472]	@ (800dfc0 <nfcipRun+0x268>)
 800dde8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800ddea:	440a      	add	r2, r1
 800ddec:	9201      	str	r2, [sp, #4]
 800ddee:	9300      	str	r3, [sp, #0]
 800ddf0:	462b      	mov	r3, r5
 800ddf2:	4622      	mov	r2, r4
 800ddf4:	4601      	mov	r1, r0
 800ddf6:	2006      	movs	r0, #6
 800ddf8:	f7ff fdde 	bl	800d9b8 <nfcipTx>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	81fb      	strh	r3, [r7, #14]

            switch( ret )
 800de00:	89fb      	ldrh	r3, [r7, #14]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d104      	bne.n	800de10 <nfcipRun+0xb8>
            {
                case RFAL_ERR_NONE:
                    gNfcip.state = NFCIP_ST_INIT_DEP_RX;
 800de06:	4b6e      	ldr	r3, [pc, #440]	@ (800dfc0 <nfcipRun+0x268>)
 800de08:	2206      	movs	r2, #6
 800de0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    break;
 800de0e:	e005      	b.n	800de1c <nfcipRun+0xc4>
                
                case RFAL_ERR_PARAM:
                default:
                    gNfcip.state = NFCIP_ST_INIT_DEP_IDLE;
 800de10:	4b6b      	ldr	r3, [pc, #428]	@ (800dfc0 <nfcipRun+0x268>)
 800de12:	2204      	movs	r2, #4
 800de14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return ret;
 800de18:	89fb      	ldrh	r3, [r7, #14]
 800de1a:	e0cd      	b.n	800dfb8 <nfcipRun+0x260>
            /* fall through */
            
        /*******************************************************************************/
        case NFCIP_ST_INIT_DEP_RX:          /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */

            ret = nfcipDataRx( false );
 800de1c:	2000      	movs	r0, #0
 800de1e:	f000 fe25 	bl	800ea6c <nfcipDataRx>
 800de22:	4603      	mov	r3, r0
 800de24:	81fb      	strh	r3, [r7, #14]
            
            if( ret != RFAL_ERR_BUSY )
 800de26:	89fb      	ldrh	r3, [r7, #14]
 800de28:	2b02      	cmp	r3, #2
 800de2a:	f000 80c1 	beq.w	800dfb0 <nfcipRun+0x258>
            {
                ret = nfcipInitiatorHandleDEP( ret, ((gNfcip.rxRcvdLen != NULL) ? *gNfcip.rxRcvdLen : 0U), outActRxLen, outIsChaining );
 800de2e:	4b64      	ldr	r3, [pc, #400]	@ (800dfc0 <nfcipRun+0x268>)
 800de30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de32:	2b00      	cmp	r3, #0
 800de34:	d003      	beq.n	800de3e <nfcipRun+0xe6>
 800de36:	4b62      	ldr	r3, [pc, #392]	@ (800dfc0 <nfcipRun+0x268>)
 800de38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de3a:	8819      	ldrh	r1, [r3, #0]
 800de3c:	e000      	b.n	800de40 <nfcipRun+0xe8>
 800de3e:	2100      	movs	r1, #0
 800de40:	89f8      	ldrh	r0, [r7, #14]
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	f7fe fea7 	bl	800cb98 <nfcipInitiatorHandleDEP>
 800de4a:	4603      	mov	r3, r0
 800de4c:	81fb      	strh	r3, [r7, #14]
            }
            
            break;
 800de4e:	e0af      	b.n	800dfb0 <nfcipRun+0x258>
            
        /*******************************************************************************/    
        case NFCIP_ST_TARG_DEP_RTOX:
            
            if( !nfcipTimerisExpired( gNfcip.RTOXTimer ) )                    /* Do nothing until RTOX timer has expired */
 800de50:	4b5b      	ldr	r3, [pc, #364]	@ (800dfc0 <nfcipRun+0x268>)
 800de52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800de54:	4618      	mov	r0, r3
 800de56:	f7f7 fb3c 	bl	80054d2 <timerIsExpired>
 800de5a:	4603      	mov	r3, r0
 800de5c:	f083 0301 	eor.w	r3, r3, #1
 800de60:	b2db      	uxtb	r3, r3
 800de62:	2b00      	cmp	r3, #0
 800de64:	d001      	beq.n	800de6a <nfcipRun+0x112>
            {
                return RFAL_ERR_BUSY;
 800de66:	2302      	movs	r3, #2
 800de68:	e0a6      	b.n	800dfb8 <nfcipRun+0x260>
            }
            
            /* If we cannot send a RTOX raise a Timeout error so that we do not   
             * hold the field On forever in AP2P                                  */
            if( nfcipIsRTOXReqDisabled(gNfcip.cfg.oper) )
 800de6a:	4b55      	ldr	r3, [pc, #340]	@ (800dfc0 <nfcipRun+0x268>)
 800de6c:	789b      	ldrb	r3, [r3, #2]
 800de6e:	f003 0301 	and.w	r3, r3, #1
 800de72:	2b00      	cmp	r3, #0
 800de74:	d001      	beq.n	800de7a <nfcipRun+0x122>
            {
                /* We should reEnable Rx, and measure time between our field Off to 
                 * either report link loss or recover               #287          */
                nfcipLogI( " NFCIP(T) RTOX not sent due to config, NOT reenabling Rx \r\n" );
                return RFAL_ERR_TIMEOUT;
 800de76:	2304      	movs	r3, #4
 800de78:	e09e      	b.n	800dfb8 <nfcipRun+0x260>
            } 

            if( gNfcip.cntRTOXRetrys++ > RFAL_NFCDEP_MAX_RTOX_RETRYS )              /* Check maximum consecutive RTOX requests */
 800de7a:	4b51      	ldr	r3, [pc, #324]	@ (800dfc0 <nfcipRun+0x268>)
 800de7c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800de80:	1c5a      	adds	r2, r3, #1
 800de82:	b2d1      	uxtb	r1, r2
 800de84:	4a4e      	ldr	r2, [pc, #312]	@ (800dfc0 <nfcipRun+0x268>)
 800de86:	f882 1058 	strb.w	r1, [r2, #88]	@ 0x58
 800de8a:	2b0a      	cmp	r3, #10
 800de8c:	d901      	bls.n	800de92 <nfcipRun+0x13a>
            {
                return RFAL_ERR_PROTO;
 800de8e:	230b      	movs	r3, #11
 800de90:	e092      	b.n	800dfb8 <nfcipRun+0x260>
            }
            
            nfcipLogI( " NFCIP(T) RTOX sent \r\n" );
            
            gNfcip.lastRTOX = nfcip_RTOXTargMax(gNfcip.cfg.to);               /* Calculate requested RTOX value, and send it */                        
 800de92:	4b4b      	ldr	r3, [pc, #300]	@ (800dfc0 <nfcipRun+0x268>)
 800de94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de98:	f003 030f 	and.w	r3, r3, #15
 800de9c:	330c      	adds	r3, #12
 800de9e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800dea2:	fa22 f303 	lsr.w	r3, r2, r3
 800dea6:	2b3a      	cmp	r3, #58	@ 0x3a
 800dea8:	d80b      	bhi.n	800dec2 <nfcipRun+0x16a>
 800deaa:	4b45      	ldr	r3, [pc, #276]	@ (800dfc0 <nfcipRun+0x268>)
 800deac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800deb0:	f003 030f 	and.w	r3, r3, #15
 800deb4:	330c      	adds	r3, #12
 800deb6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800deba:	fa22 f303 	lsr.w	r3, r2, r3
 800debe:	b2db      	uxtb	r3, r3
 800dec0:	e000      	b.n	800dec4 <nfcipRun+0x16c>
 800dec2:	233b      	movs	r3, #59	@ 0x3b
 800dec4:	4a3e      	ldr	r2, [pc, #248]	@ (800dfc0 <nfcipRun+0x268>)
 800dec6:	f882 3055 	strb.w	r3, [r2, #85]	@ 0x55
            RFAL_EXIT_ON_ERR( ret, nfcipDEPControlMsg( nfcip_PFBSPDU_TO(), gNfcip.lastRTOX ) );
 800deca:	4b3d      	ldr	r3, [pc, #244]	@ (800dfc0 <nfcipRun+0x268>)
 800decc:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800ded0:	4619      	mov	r1, r3
 800ded2:	2090      	movs	r0, #144	@ 0x90
 800ded4:	f7fe fde2 	bl	800ca9c <nfcipDEPControlMsg>
 800ded8:	4603      	mov	r3, r0
 800deda:	81fb      	strh	r3, [r7, #14]
 800dedc:	89fb      	ldrh	r3, [r7, #14]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d001      	beq.n	800dee6 <nfcipRun+0x18e>
 800dee2:	89fb      	ldrh	r3, [r7, #14]
 800dee4:	e068      	b.n	800dfb8 <nfcipRun+0x260>
            
            /* Set waiting for RTOX Ack Flag */
            gNfcip.isWait4RTOX = true;
 800dee6:	4b36      	ldr	r3, [pc, #216]	@ (800dfc0 <nfcipRun+0x268>)
 800dee8:	2201      	movs	r2, #1
 800deea:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
            
            gNfcip.state = NFCIP_ST_TARG_DEP_RX;                              /* Go back to Rx to process RTOX ack       */
 800deee:	4b34      	ldr	r3, [pc, #208]	@ (800dfc0 <nfcipRun+0x268>)
 800def0:	220d      	movs	r2, #13
 800def2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            return RFAL_ERR_BUSY;
 800def6:	2302      	movs	r3, #2
 800def8:	e05e      	b.n	800dfb8 <nfcipRun+0x260>
            
        /*******************************************************************************/
        case NFCIP_ST_TARG_DEP_TX:
            
            nfcipLogD( " NFCIP(T) Tx PNI: %d txLen: %d \r\n", gNfcip.pni, gNfcip.txBufLen );
            ret = nfcipTx( NFCIP_CMD_DEP_RES, gNfcip.txBuf, &gNfcip.txBuf[gNfcip.txBufPaylPos], gNfcip.txBufLen, nfcip_PFBIPDU( gNfcip.pni ), NFCIP_NO_FWT );
 800defa:	4b31      	ldr	r3, [pc, #196]	@ (800dfc0 <nfcipRun+0x268>)
 800defc:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 800defe:	4b30      	ldr	r3, [pc, #192]	@ (800dfc0 <nfcipRun+0x268>)
 800df00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800df02:	4a2f      	ldr	r2, [pc, #188]	@ (800dfc0 <nfcipRun+0x268>)
 800df04:	f892 2070 	ldrb.w	r2, [r2, #112]	@ 0x70
 800df08:	441a      	add	r2, r3
 800df0a:	4b2d      	ldr	r3, [pc, #180]	@ (800dfc0 <nfcipRun+0x268>)
 800df0c:	f8b3 0068 	ldrh.w	r0, [r3, #104]	@ 0x68
 800df10:	4b2b      	ldr	r3, [pc, #172]	@ (800dfc0 <nfcipRun+0x268>)
 800df12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800df16:	f003 0303 	and.w	r3, r3, #3
 800df1a:	b2db      	uxtb	r3, r3
 800df1c:	f04f 34ff 	mov.w	r4, #4294967295
 800df20:	9401      	str	r4, [sp, #4]
 800df22:	9300      	str	r3, [sp, #0]
 800df24:	4603      	mov	r3, r0
 800df26:	2007      	movs	r0, #7
 800df28:	f7ff fd46 	bl	800d9b8 <nfcipTx>
 800df2c:	4603      	mov	r3, r0
 800df2e:	81fb      	strh	r3, [r7, #14]
            
            /* Clear flags */
            gNfcip.isTxPending = false;
 800df30:	4b23      	ldr	r3, [pc, #140]	@ (800dfc0 <nfcipRun+0x268>)
 800df32:	2200      	movs	r2, #0
 800df34:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
            gNfcip.isWait4RTOX = false;
 800df38:	4b21      	ldr	r3, [pc, #132]	@ (800dfc0 <nfcipRun+0x268>)
 800df3a:	2200      	movs	r2, #0
 800df3c:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
            
            /* Digital 1.0 14.12.3.4 Increment the current PNI after Tx */
            gNfcip.pni = nfcip_PNIInc( gNfcip.pni );
 800df40:	4b1f      	ldr	r3, [pc, #124]	@ (800dfc0 <nfcipRun+0x268>)
 800df42:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800df46:	3301      	adds	r3, #1
 800df48:	b2db      	uxtb	r3, r3
 800df4a:	f003 0303 	and.w	r3, r3, #3
 800df4e:	b2da      	uxtb	r2, r3
 800df50:	4b1b      	ldr	r3, [pc, #108]	@ (800dfc0 <nfcipRun+0x268>)
 800df52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            
            switch( ret )
 800df56:	89fb      	ldrh	r3, [r7, #14]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d104      	bne.n	800df66 <nfcipRun+0x20e>
            {
                case RFAL_ERR_NONE:
                    gNfcip.state = NFCIP_ST_TARG_DEP_RX;                        /* All OK, goto Rx state          */
 800df5c:	4b18      	ldr	r3, [pc, #96]	@ (800dfc0 <nfcipRun+0x268>)
 800df5e:	220d      	movs	r2, #13
 800df60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    break;
 800df64:	e005      	b.n	800df72 <nfcipRun+0x21a>
                
                case RFAL_ERR_PARAM:
                default:
                    gNfcip.state = NFCIP_ST_TARG_DEP_IDLE;                      /* Upon Tx error, goto IDLE state */
 800df66:	4b16      	ldr	r3, [pc, #88]	@ (800dfc0 <nfcipRun+0x268>)
 800df68:	220c      	movs	r2, #12
 800df6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                    return ret;
 800df6e:	89fb      	ldrh	r3, [r7, #14]
 800df70:	e022      	b.n	800dfb8 <nfcipRun+0x260>
            /* fall through */
            
        /*******************************************************************************/
        case NFCIP_ST_TARG_DEP_RX:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( gNfcip.isReqPending )    /* if already has Data should be from a DEP from nfcipTargetHandleActivation()  */
 800df72:	4b13      	ldr	r3, [pc, #76]	@ (800dfc0 <nfcipRun+0x268>)
 800df74:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d006      	beq.n	800df8a <nfcipRun+0x232>
            {
                nfcipLogD( " NFCIP(T) Skipping Rx Using DEP from Activation \r\n" );
                
                gNfcip.isReqPending = false;
 800df7c:	4b10      	ldr	r3, [pc, #64]	@ (800dfc0 <nfcipRun+0x268>)
 800df7e:	2200      	movs	r2, #0
 800df80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
                ret = RFAL_ERR_NONE;
 800df84:	2300      	movs	r3, #0
 800df86:	81fb      	strh	r3, [r7, #14]
 800df88:	e004      	b.n	800df94 <nfcipRun+0x23c>
            }
            else
            {
                ret = nfcipDataRx( false );
 800df8a:	2000      	movs	r0, #0
 800df8c:	f000 fd6e 	bl	800ea6c <nfcipDataRx>
 800df90:	4603      	mov	r3, r0
 800df92:	81fb      	strh	r3, [r7, #14]
            }
            
            if( ret != RFAL_ERR_BUSY )
 800df94:	89fb      	ldrh	r3, [r7, #14]
 800df96:	2b02      	cmp	r3, #2
 800df98:	d00c      	beq.n	800dfb4 <nfcipRun+0x25c>
            {
                ret = nfcipTargetHandleRX( ret, outActRxLen, outIsChaining );
 800df9a:	89fb      	ldrh	r3, [r7, #14]
 800df9c:	683a      	ldr	r2, [r7, #0]
 800df9e:	6879      	ldr	r1, [r7, #4]
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f7ff f8bf 	bl	800d124 <nfcipTargetHandleRX>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	81fb      	strh	r3, [r7, #14]
            }
            
            break;
 800dfaa:	e003      	b.n	800dfb4 <nfcipRun+0x25c>
            
        /*******************************************************************************/
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800dfac:	bf00      	nop
 800dfae:	e002      	b.n	800dfb6 <nfcipRun+0x25e>
            break;
 800dfb0:	bf00      	nop
 800dfb2:	e000      	b.n	800dfb6 <nfcipRun+0x25e>
            break;
 800dfb4:	bf00      	nop
    }

    return ret;
 800dfb6:	89fb      	ldrh	r3, [r7, #14]
}
 800dfb8:	4618      	mov	r0, r3
 800dfba:	3710      	adds	r7, #16
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bdb0      	pop	{r4, r5, r7, pc}
 800dfc0:	20000ea0 	.word	0x20000ea0

0800dfc4 <rfalNfcDepInitialize>:
}


/*******************************************************************************/
void rfalNfcDepInitialize( void )
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	af00      	add	r7, sp, #0
    nfcipLogD( " NFCIP Ini() \r\n" );
	
    gNfcip.state          = NFCIP_ST_IDLE;
 800dfc8:	4b31      	ldr	r3, [pc, #196]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dfca:	2200      	movs	r2, #0
 800dfcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    gNfcip.isDeactivating = NULL;
 800dfd0:	4b2f      	ldr	r3, [pc, #188]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    
    gNfcip.isTxPending    = false;
 800dfd8:	4b2d      	ldr	r3, [pc, #180]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dfda:	2200      	movs	r2, #0
 800dfdc:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
    gNfcip.isWait4RTOX    = false;
 800dfe0:	4b2b      	ldr	r3, [pc, #172]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
    gNfcip.isReqPending   = false;
 800dfe8:	4b29      	ldr	r3, [pc, #164]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dfea:	2200      	movs	r2, #0
 800dfec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    
            
    gNfcip.cfg.oper  = (RFAL_NFCDEP_OPER_FULL_MI_DIS | RFAL_NFCDEP_OPER_EMPTY_DEP_EN | RFAL_NFCDEP_OPER_ATN_EN | RFAL_NFCDEP_OPER_RTOX_REQ_EN);
 800dff0:	4b27      	ldr	r3, [pc, #156]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dff2:	2202      	movs	r2, #2
 800dff4:	709a      	strb	r2, [r3, #2]
    
    gNfcip.cfg.did   = RFAL_NFCDEP_DID_NO;
 800dff6:	4b26      	ldr	r3, [pc, #152]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dff8:	2200      	movs	r2, #0
 800dffa:	70da      	strb	r2, [r3, #3]
    gNfcip.cfg.nad   = RFAL_NFCDEP_NAD_NO;
 800dffc:	4b24      	ldr	r3, [pc, #144]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800dffe:	2200      	movs	r2, #0
 800e000:	711a      	strb	r2, [r3, #4]
    
    gNfcip.cfg.br    = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 800e002:	4b23      	ldr	r3, [pc, #140]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e004:	2200      	movs	r2, #0
 800e006:	719a      	strb	r2, [r3, #6]
    gNfcip.cfg.bs    = RFAL_NFCDEP_Bx_NO_HIGH_BR;
 800e008:	4b21      	ldr	r3, [pc, #132]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e00a:	2200      	movs	r2, #0
 800e00c:	715a      	strb	r2, [r3, #5]
    
    gNfcip.cfg.lr    = RFAL_NFCDEP_LR_254;
 800e00e:	4b20      	ldr	r3, [pc, #128]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e010:	2203      	movs	r2, #3
 800e012:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    gNfcip.fsc       = rfalNfcDepLR2FS( gNfcip.cfg.lr );
 800e016:	4b1e      	ldr	r3, [pc, #120]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e018:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e01c:	3301      	adds	r3, #1
 800e01e:	019b      	lsls	r3, r3, #6
 800e020:	2bfd      	cmp	r3, #253	@ 0xfd
 800e022:	d807      	bhi.n	800e034 <rfalNfcDepInitialize+0x70>
 800e024:	4b1a      	ldr	r3, [pc, #104]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e026:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e02a:	3301      	adds	r3, #1
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	019b      	lsls	r3, r3, #6
 800e030:	b29b      	uxth	r3, r3
 800e032:	e000      	b.n	800e036 <rfalNfcDepInitialize+0x72>
 800e034:	23fe      	movs	r3, #254	@ 0xfe
 800e036:	4a16      	ldr	r2, [pc, #88]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e038:	f8a2 305c 	strh.w	r3, [r2, #92]	@ 0x5c
    
    gNfcip.cfg.gbLen = 0;
 800e03c:	4b14      	ldr	r3, [pc, #80]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e03e:	2200      	movs	r2, #0
 800e040:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    
    gNfcip.cfg.fwt   = NFCIP_RWT_ACTIVATION;
 800e044:	4b12      	ldr	r3, [pc, #72]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e046:	4a13      	ldr	r2, [pc, #76]	@ (800e094 <rfalNfcDepInitialize+0xd0>)
 800e048:	649a      	str	r2, [r3, #72]	@ 0x48
    gNfcip.cfg.dFwt  = RFAL_NFCDEP_WT_DELTA;
 800e04a:	4b11      	ldr	r3, [pc, #68]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e04c:	220c      	movs	r2, #12
 800e04e:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    gNfcip.pni       = 0;    
 800e050:	4b0f      	ldr	r3, [pc, #60]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e052:	2200      	movs	r2, #0
 800e054:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    
    /* Destroy any ongoing RTOX timer*/
    nfcipTimerDestroy( gNfcip.RTOXTimer );
    gNfcip.RTOXTimer = 0U;
 800e058:	4b0d      	ldr	r3, [pc, #52]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e05a:	2200      	movs	r2, #0
 800e05c:	67da      	str	r2, [r3, #124]	@ 0x7c
    
    gNfcip.PDUTxPos = 0;
 800e05e:	4b0c      	ldr	r3, [pc, #48]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e060:	2200      	movs	r2, #0
 800e062:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
    gNfcip.PDURxPos = 0;
 800e066:	4b0a      	ldr	r3, [pc, #40]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e068:	2200      	movs	r2, #0
 800e06a:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
    gNfcip.PDUParam.rxLen = NULL;
 800e06e:	4b08      	ldr	r3, [pc, #32]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e070:	2200      	movs	r2, #0
 800e072:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    gNfcip.PDUParam.rxBuf = NULL;
 800e076:	4b06      	ldr	r3, [pc, #24]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e078:	2200      	movs	r2, #0
 800e07a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    gNfcip.PDUParam.txBuf = NULL;
 800e07e:	4b04      	ldr	r3, [pc, #16]	@ (800e090 <rfalNfcDepInitialize+0xcc>)
 800e080:	2200      	movs	r2, #0
 800e082:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    

    nfcipClearCounters();
 800e086:	f7fe fd69 	bl	800cb5c <nfcipClearCounters>
}
 800e08a:	bf00      	nop
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	bf00      	nop
 800e090:	20000ea0 	.word	0x20000ea0
 800e094:	01000c01 	.word	0x01000c01

0800e098 <nfcipSetDEPParams>:


/*******************************************************************************/
static void nfcipSetDEPParams( const rfalNfcDepDEPParams *DEPParams )
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b082      	sub	sp, #8
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
    nfcipLogD( " NFCIP SetDEP() txLen: %d \r\n", DEPParams->txBufLen );
	
    gNfcip.isTxChaining = DEPParams->txChaining;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	7ada      	ldrb	r2, [r3, #11]
 800e0a4:	4b2f      	ldr	r3, [pc, #188]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0a6:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
    gNfcip.txBuf        = DEPParams->txBuf;
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	685b      	ldr	r3, [r3, #4]
 800e0ae:	4a2d      	ldr	r2, [pc, #180]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0b0:	6613      	str	r3, [r2, #96]	@ 0x60
    gNfcip.rxBuf        = DEPParams->rxBuf;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	68db      	ldr	r3, [r3, #12]
 800e0b6:	4a2b      	ldr	r2, [pc, #172]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0b8:	6653      	str	r3, [r2, #100]	@ 0x64
    gNfcip.txBufLen     = DEPParams->txBufLen;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	891a      	ldrh	r2, [r3, #8]
 800e0be:	4b29      	ldr	r3, [pc, #164]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    gNfcip.rxBufLen     = DEPParams->rxBufLen;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	8a1a      	ldrh	r2, [r3, #16]
 800e0c8:	4b26      	ldr	r3, [pc, #152]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    gNfcip.txBufPaylPos = DEPParams->txBufPaylPos;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	7a9a      	ldrb	r2, [r3, #10]
 800e0d2:	4b24      	ldr	r3, [pc, #144]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0d4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    gNfcip.rxBufPaylPos = DEPParams->rxBufPaylPos;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	7c9a      	ldrb	r2, [r3, #18]
 800e0dc:	4b21      	ldr	r3, [pc, #132]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0de:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    
    if( DEPParams->did != RFAL_NFCDEP_DID_KEEP )
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	781b      	ldrb	r3, [r3, #0]
 800e0e6:	2bff      	cmp	r3, #255	@ 0xff
 800e0e8:	d007      	beq.n	800e0fa <nfcipSetDEPParams+0x62>
    {
        gNfcip.cfg.did  = nfcip_DIDMax( DEPParams->did );
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	781b      	ldrb	r3, [r3, #0]
 800e0ee:	2b0e      	cmp	r3, #14
 800e0f0:	bf28      	it	cs
 800e0f2:	230e      	movcs	r3, #14
 800e0f4:	b2da      	uxtb	r2, r3
 800e0f6:	4b1b      	ldr	r3, [pc, #108]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e0f8:	70da      	strb	r2, [r3, #3]
    }
    
    gNfcip.cfg.fwt      = DEPParams->fwt;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	695b      	ldr	r3, [r3, #20]
 800e0fe:	4a19      	ldr	r2, [pc, #100]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e100:	6493      	str	r3, [r2, #72]	@ 0x48
    gNfcip.cfg.dFwt     = DEPParams->dFwt;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	699b      	ldr	r3, [r3, #24]
 800e106:	4a17      	ldr	r2, [pc, #92]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e108:	64d3      	str	r3, [r2, #76]	@ 0x4c
    gNfcip.fsc          = DEPParams->fsc;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	8b9a      	ldrh	r2, [r3, #28]
 800e10e:	4b15      	ldr	r3, [pc, #84]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e110:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    
    
    
    if(gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET)
 800e114:	4b13      	ldr	r3, [pc, #76]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e116:	781b      	ldrb	r3, [r3, #0]
 800e118:	2b01      	cmp	r3, #1
 800e11a:	d119      	bne.n	800e150 <nfcipSetDEPParams+0xb8>
    {
        /* If there's any data to be sent go for Tx */
        if(DEPParams->txBufLen > 0U)
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	891b      	ldrh	r3, [r3, #8]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d010      	beq.n	800e146 <nfcipSetDEPParams+0xae>
        {
            /* Ensure that an RTOX Ack is not being expected at moment */
            if( !gNfcip.isWait4RTOX )
 800e124:	4b0f      	ldr	r3, [pc, #60]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e126:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800e12a:	f083 0301 	eor.w	r3, r3, #1
 800e12e:	b2db      	uxtb	r3, r3
 800e130:	2b00      	cmp	r3, #0
 800e132:	d004      	beq.n	800e13e <nfcipSetDEPParams+0xa6>
            {
                gNfcip.state = NFCIP_ST_TARG_DEP_TX;
 800e134:	4b0b      	ldr	r3, [pc, #44]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e136:	220f      	movs	r2, #15
 800e138:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
                return;
 800e13c:	e00e      	b.n	800e15c <nfcipSetDEPParams+0xc4>
            }
            else
            {
                /* If RTOX Ack is expected, signal a pending Tx to be transmitted right after */
                gNfcip.isTxPending = true;
 800e13e:	4b09      	ldr	r3, [pc, #36]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e140:	2201      	movs	r2, #1
 800e142:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
                nfcipLogW( " NFCIP(T) Waiting RTOX, queueing outgoing DEP Block \r\n" );                
            }
        }    
    
        /*Digital 1.0  14.12.4.1 In target mode the first PDU MUST be sent by the Initiator */
        gNfcip.state = NFCIP_ST_TARG_DEP_RX;
 800e146:	4b07      	ldr	r3, [pc, #28]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e148:	220d      	movs	r2, #13
 800e14a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return;
 800e14e:	e005      	b.n	800e15c <nfcipSetDEPParams+0xc4>
    }

    /* New data TxRx request clear previous error counters for consecutive TxRx without reseting communication/protocol layer*/
    nfcipClearCounters();
 800e150:	f7fe fd04 	bl	800cb5c <nfcipClearCounters>
    
    gNfcip.state = NFCIP_ST_INIT_DEP_TX;
 800e154:	4b03      	ldr	r3, [pc, #12]	@ (800e164 <nfcipSetDEPParams+0xcc>)
 800e156:	2205      	movs	r2, #5
 800e158:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 800e15c:	3708      	adds	r7, #8
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}
 800e162:	bf00      	nop
 800e164:	20000ea0 	.word	0x20000ea0

0800e168 <rfalNfcDepIsAtrReq>:
}


/*******************************************************************************/
bool rfalNfcDepIsAtrReq( const uint8_t* buf, uint16_t bufLen, uint8_t* nfcid3 )
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b086      	sub	sp, #24
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	60f8      	str	r0, [r7, #12]
 800e170:	460b      	mov	r3, r1
 800e172:	607a      	str	r2, [r7, #4]
 800e174:	817b      	strh	r3, [r7, #10]
    uint8_t msgIt;
    
    msgIt = 0;
 800e176:	2300      	movs	r3, #0
 800e178:	75fb      	strb	r3, [r7, #23]
    
    if ( (bufLen < RFAL_NFCDEP_ATRREQ_MIN_LEN) || (bufLen > RFAL_NFCDEP_ATRREQ_MAX_LEN) )
 800e17a:	897b      	ldrh	r3, [r7, #10]
 800e17c:	2b0f      	cmp	r3, #15
 800e17e:	d902      	bls.n	800e186 <rfalNfcDepIsAtrReq+0x1e>
 800e180:	897b      	ldrh	r3, [r7, #10]
 800e182:	2b40      	cmp	r3, #64	@ 0x40
 800e184:	d901      	bls.n	800e18a <rfalNfcDepIsAtrReq+0x22>
    {
        return false;
 800e186:	2300      	movs	r3, #0
 800e188:	e020      	b.n	800e1cc <rfalNfcDepIsAtrReq+0x64>
    }
    
    if ( buf[msgIt++] != NFCIP_REQ )
 800e18a:	7dfb      	ldrb	r3, [r7, #23]
 800e18c:	1c5a      	adds	r2, r3, #1
 800e18e:	75fa      	strb	r2, [r7, #23]
 800e190:	461a      	mov	r2, r3
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	4413      	add	r3, r2
 800e196:	781b      	ldrb	r3, [r3, #0]
 800e198:	2bd4      	cmp	r3, #212	@ 0xd4
 800e19a:	d001      	beq.n	800e1a0 <rfalNfcDepIsAtrReq+0x38>
    {
        return false;
 800e19c:	2300      	movs	r3, #0
 800e19e:	e015      	b.n	800e1cc <rfalNfcDepIsAtrReq+0x64>
    }
    
    if( buf[msgIt++] != (uint8_t)NFCIP_CMD_ATR_REQ )
 800e1a0:	7dfb      	ldrb	r3, [r7, #23]
 800e1a2:	1c5a      	adds	r2, r3, #1
 800e1a4:	75fa      	strb	r2, [r7, #23]
 800e1a6:	461a      	mov	r2, r3
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	4413      	add	r3, r2
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d001      	beq.n	800e1b6 <rfalNfcDepIsAtrReq+0x4e>
    {
        return false;
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	e00a      	b.n	800e1cc <rfalNfcDepIsAtrReq+0x64>
    }
    
    /* Output NFID3 if requested */
    if( nfcid3 != NULL )
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d006      	beq.n	800e1ca <rfalNfcDepIsAtrReq+0x62>
    {
        RFAL_MEMCPY( nfcid3, &buf[RFAL_NFCDEP_ATR_REQ_NFCID3_POS], RFAL_NFCDEP_NFCID3_LEN );
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	3302      	adds	r3, #2
 800e1c0:	220a      	movs	r2, #10
 800e1c2:	4619      	mov	r1, r3
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f003 fa13 	bl	80115f0 <memcpy>
    }
     
    return true;
 800e1ca:	2301      	movs	r3, #1
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	3718      	adds	r7, #24
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	bd80      	pop	{r7, pc}

0800e1d4 <nfcipTargetHandleActivation>:


/*******************************************************************************/
static ReturnCode nfcipTargetHandleActivation( rfalNfcDepDevice *nfcDepDev, uint8_t *outBRS )
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b088      	sub	sp, #32
 800e1d8:	af02      	add	r7, sp, #8
 800e1da:	6078      	str	r0, [r7, #4]
 800e1dc:	6039      	str	r1, [r7, #0]
    uint8_t    txBuf[RFAL_NFCDEP_HEADER_PAD + NFCIP_PSLRES_LEN];
    
    /*******************************************************************************/
    /*  Check if we are in correct state                                           */
    /*******************************************************************************/
    if( gNfcip.state != NFCIP_ST_TARG_WAIT_ACTV )
 800e1de:	4b80      	ldr	r3, [pc, #512]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e1e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e1e4:	2b0b      	cmp	r3, #11
 800e1e6:	d001      	beq.n	800e1ec <nfcipTargetHandleActivation+0x18>
    {
        return RFAL_ERR_WRONG_STATE;
 800e1e8:	2321      	movs	r3, #33	@ 0x21
 800e1ea:	e0f4      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
    
    
    /*******************************************************************************/
    /*  Check required parameters                                                  */
    /*******************************************************************************/
    if( outBRS == NULL )
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d101      	bne.n	800e1f6 <nfcipTargetHandleActivation+0x22>
    {
        return RFAL_ERR_PARAM;
 800e1f2:	2307      	movs	r3, #7
 800e1f4:	e0ef      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
    }
    
    /*******************************************************************************/
    /*  Wait and process incoming cmd (PSL / DEP)                                  */
    /*******************************************************************************/        
    ret = nfcipDataRx( false );
 800e1f6:	2000      	movs	r0, #0
 800e1f8:	f000 fc38 	bl	800ea6c <nfcipDataRx>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	82fb      	strh	r3, [r7, #22]

    if( ret != RFAL_ERR_NONE )
 800e200:	8afb      	ldrh	r3, [r7, #22]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d001      	beq.n	800e20a <nfcipTargetHandleActivation+0x36>
    {
        return ret;
 800e206:	8afb      	ldrh	r3, [r7, #22]
 800e208:	e0e5      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
    }
    
    if( gNfcip.rxBuf == NULL )
 800e20a:	4b75      	ldr	r3, [pc, #468]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e20c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d101      	bne.n	800e216 <nfcipTargetHandleActivation+0x42>
    {
        return RFAL_ERR_IO;
 800e212:	2303      	movs	r3, #3
 800e214:	e0df      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
    }
    
    
    msgIt   = 0;
 800e216:	2300      	movs	r3, #0
 800e218:	757b      	strb	r3, [r7, #21]
    *outBRS = RFAL_NFCDEP_BRS_MAINTAIN;                   /* set out BRS to be maintained */
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	22c0      	movs	r2, #192	@ 0xc0
 800e21e:	701a      	strb	r2, [r3, #0]
 
    msgIt++;                                              /* Skip LEN byte                */
 800e220:	7d7b      	ldrb	r3, [r7, #21]
 800e222:	3301      	adds	r3, #1
 800e224:	757b      	strb	r3, [r7, #21]
    
    if ( gNfcip.rxBuf[msgIt++] != NFCIP_REQ )
 800e226:	4b6e      	ldr	r3, [pc, #440]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e228:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e22a:	7d7b      	ldrb	r3, [r7, #21]
 800e22c:	1c59      	adds	r1, r3, #1
 800e22e:	7579      	strb	r1, [r7, #21]
 800e230:	4413      	add	r3, r2
 800e232:	781b      	ldrb	r3, [r3, #0]
 800e234:	2bd4      	cmp	r3, #212	@ 0xd4
 800e236:	d001      	beq.n	800e23c <nfcipTargetHandleActivation+0x68>
    {
        return RFAL_ERR_PROTO;
 800e238:	230b      	movs	r3, #11
 800e23a:	e0cc      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
    }
    
    if( gNfcip.rxBuf[msgIt] == (uint8_t)NFCIP_CMD_PSL_REQ )
 800e23c:	4b68      	ldr	r3, [pc, #416]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e23e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e240:	7d7b      	ldrb	r3, [r7, #21]
 800e242:	4413      	add	r3, r2
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	2b04      	cmp	r3, #4
 800e248:	f040 808a 	bne.w	800e360 <nfcipTargetHandleActivation+0x18c>
    {
        msgIt++;
 800e24c:	7d7b      	ldrb	r3, [r7, #21]
 800e24e:	3301      	adds	r3, #1
 800e250:	757b      	strb	r3, [r7, #21]
        
        if( gNfcip.rxBuf[msgIt++] != gNfcip.cfg.did )     /* Checking DID                 */
 800e252:	4b63      	ldr	r3, [pc, #396]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e254:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e256:	7d7b      	ldrb	r3, [r7, #21]
 800e258:	1c59      	adds	r1, r3, #1
 800e25a:	7579      	strb	r1, [r7, #21]
 800e25c:	4413      	add	r3, r2
 800e25e:	781a      	ldrb	r2, [r3, #0]
 800e260:	4b5f      	ldr	r3, [pc, #380]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e262:	78db      	ldrb	r3, [r3, #3]
 800e264:	429a      	cmp	r2, r3
 800e266:	d001      	beq.n	800e26c <nfcipTargetHandleActivation+0x98>
        {
            return RFAL_ERR_PROTO;
 800e268:	230b      	movs	r3, #11
 800e26a:	e0b4      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
        }
        
        nfcipLogI( " NFCIP(T) PSL REQ rcvd \r\n" );
        
        *outBRS = gNfcip.rxBuf[msgIt++];                  /* assign output BRS value      */
 800e26c:	4b5c      	ldr	r3, [pc, #368]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e26e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e270:	7d7b      	ldrb	r3, [r7, #21]
 800e272:	1c59      	adds	r1, r3, #1
 800e274:	7579      	strb	r1, [r7, #21]
 800e276:	4413      	add	r3, r2
 800e278:	781a      	ldrb	r2, [r3, #0]
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	701a      	strb	r2, [r3, #0]
        
        /* Store FSL(LR) and update current config */
        gNfcip.cfg.lr = (gNfcip.rxBuf[msgIt++] & RFAL_NFCDEP_LR_VAL_MASK);
 800e27e:	4b58      	ldr	r3, [pc, #352]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e280:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e282:	7d7b      	ldrb	r3, [r7, #21]
 800e284:	1c59      	adds	r1, r3, #1
 800e286:	7579      	strb	r1, [r7, #21]
 800e288:	4413      	add	r3, r2
 800e28a:	781b      	ldrb	r3, [r3, #0]
 800e28c:	f003 0303 	and.w	r3, r3, #3
 800e290:	b2da      	uxtb	r2, r3
 800e292:	4b53      	ldr	r3, [pc, #332]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
        gNfcip.fsc    = rfalNfcDepLR2FS( gNfcip.cfg.lr );
 800e298:	4b51      	ldr	r3, [pc, #324]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e29a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e29e:	3301      	adds	r3, #1
 800e2a0:	019b      	lsls	r3, r3, #6
 800e2a2:	2bfd      	cmp	r3, #253	@ 0xfd
 800e2a4:	d807      	bhi.n	800e2b6 <nfcipTargetHandleActivation+0xe2>
 800e2a6:	4b4e      	ldr	r3, [pc, #312]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e2a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e2ac:	3301      	adds	r3, #1
 800e2ae:	b29b      	uxth	r3, r3
 800e2b0:	019b      	lsls	r3, r3, #6
 800e2b2:	b29b      	uxth	r3, r3
 800e2b4:	e000      	b.n	800e2b8 <nfcipTargetHandleActivation+0xe4>
 800e2b6:	23fe      	movs	r3, #254	@ 0xfe
 800e2b8:	4a49      	ldr	r2, [pc, #292]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e2ba:	f8a2 305c 	strh.w	r3, [r2, #92]	@ 0x5c
        
        /*******************************************************************************/
        /* Update NFC-DDE Device info */
        if( nfcDepDev != NULL )
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d032      	beq.n	800e32a <nfcipTargetHandleActivation+0x156>
        {
            /* Update Bitrate info */
            /* PRQA S 4342 2 # MISRA 10.5 - Layout of enum rfalBitRate and definition of rfalNfcDepBRS2DSI guarantee no invalid enum values to be created */
            nfcDepDev->info.DSI = (rfalBitRate)rfalNfcDepBRS2DSI( *outBRS );   /* DSI codes the bit rate from Initiator to Target */
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	781b      	ldrb	r3, [r3, #0]
 800e2c8:	08db      	lsrs	r3, r3, #3
 800e2ca:	b2db      	uxtb	r3, r3
 800e2cc:	f003 0307 	and.w	r3, r3, #7
 800e2d0:	b2da      	uxtb	r2, r3
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
            nfcDepDev->info.DRI = (rfalBitRate)rfalNfcDepBRS2DRI( *outBRS );   /* DRI codes the bit rate from Target to Initiator */
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	781b      	ldrb	r3, [r3, #0]
 800e2dc:	f003 0307 	and.w	r3, r3, #7
 800e2e0:	b2da      	uxtb	r2, r3
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
            
            /* Update Length Reduction and Frame Size */
            nfcDepDev->info.LR = gNfcip.cfg.lr;
 800e2e8:	4b3d      	ldr	r3, [pc, #244]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e2ea:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            nfcDepDev->info.FS = gNfcip.fsc;
 800e2f4:	4b3a      	ldr	r3, [pc, #232]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e2f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
            
            /* Update PPi byte */
            nfcDepDev->activation.Initiator.ATR_REQ.PPi &= ~RFAL_NFCDEP_PP_LR_MASK;
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	7bdb      	ldrb	r3, [r3, #15]
 800e304:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800e308:	b2da      	uxtb	r2, r3
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	73da      	strb	r2, [r3, #15]
            nfcDepDev->activation.Initiator.ATR_REQ.PPi |= rfalNfcDepLR2PP( gNfcip.cfg.lr );
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	7bda      	ldrb	r2, [r3, #15]
 800e312:	4b33      	ldr	r3, [pc, #204]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e314:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e318:	011b      	lsls	r3, r3, #4
 800e31a:	b2db      	uxtb	r3, r3
 800e31c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800e320:	b2db      	uxtb	r3, r3
 800e322:	4313      	orrs	r3, r2
 800e324:	b2da      	uxtb	r2, r3
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	73da      	strb	r2, [r3, #15]
        }
        
        rfalSetBitRate( RFAL_BR_KEEP, gNfcip.nfcDepDev->info.DSI );
 800e32a:	4b2d      	ldr	r3, [pc, #180]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e32c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e32e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800e332:	4619      	mov	r1, r3
 800e334:	20ff      	movs	r0, #255	@ 0xff
 800e336:	f7f3 f96b 	bl	8001610 <rfalSetBitRate>
        
        RFAL_EXIT_ON_ERR( ret, nfcipTx( NFCIP_CMD_PSL_RES, txBuf, NULL, 0, 0, NFCIP_NO_FWT ) );
 800e33a:	f107 010c 	add.w	r1, r7, #12
 800e33e:	f04f 33ff 	mov.w	r3, #4294967295
 800e342:	9301      	str	r3, [sp, #4]
 800e344:	2300      	movs	r3, #0
 800e346:	9300      	str	r3, [sp, #0]
 800e348:	2300      	movs	r3, #0
 800e34a:	2200      	movs	r2, #0
 800e34c:	2005      	movs	r0, #5
 800e34e:	f7ff fb33 	bl	800d9b8 <nfcipTx>
 800e352:	4603      	mov	r3, r0
 800e354:	82fb      	strh	r3, [r7, #22]
 800e356:	8afb      	ldrh	r3, [r7, #22]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d037      	beq.n	800e3cc <nfcipTargetHandleActivation+0x1f8>
 800e35c:	8afb      	ldrh	r3, [r7, #22]
 800e35e:	e03a      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
    }
    else
    {
        if( gNfcip.rxBuf[msgIt] == (uint8_t)NFCIP_CMD_DEP_REQ )
 800e360:	4b1f      	ldr	r3, [pc, #124]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e362:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e364:	7d7b      	ldrb	r3, [r7, #21]
 800e366:	4413      	add	r3, r2
 800e368:	781b      	ldrb	r3, [r3, #0]
 800e36a:	2b06      	cmp	r3, #6
 800e36c:	d12a      	bne.n	800e3c4 <nfcipTargetHandleActivation+0x1f0>
        {
            msgIt++;
 800e36e:	7d7b      	ldrb	r3, [r7, #21]
 800e370:	3301      	adds	r3, #1
 800e372:	757b      	strb	r3, [r7, #21]
                    
            /*******************************************************************************/
            /* Digital 1.0 14.12.3.1 PNI must be initialized to 0 */
            if( nfcip_PBF_PNI( gNfcip.rxBuf[msgIt] ) != 0U )
 800e374:	4b1a      	ldr	r3, [pc, #104]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e376:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e378:	7d7b      	ldrb	r3, [r7, #21]
 800e37a:	4413      	add	r3, r2
 800e37c:	781b      	ldrb	r3, [r3, #0]
 800e37e:	f003 0303 	and.w	r3, r3, #3
 800e382:	2b00      	cmp	r3, #0
 800e384:	d001      	beq.n	800e38a <nfcipTargetHandleActivation+0x1b6>
            {
                return RFAL_ERR_PROTO;
 800e386:	230b      	movs	r3, #11
 800e388:	e025      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
            }
            
            /*******************************************************************************/
            /* Digital 1.0 14.8.2.1  check if DID is expected and match -> Protocol Error  */
            if( nfcip_PFBhasDID( gNfcip.rxBuf[ msgIt] ) ) 
 800e38a:	4b15      	ldr	r3, [pc, #84]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e38c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e38e:	7d7b      	ldrb	r3, [r7, #21]
 800e390:	4413      	add	r3, r2
 800e392:	781b      	ldrb	r3, [r3, #0]
 800e394:	f003 0304 	and.w	r3, r3, #4
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d00d      	beq.n	800e3b8 <nfcipTargetHandleActivation+0x1e4>
            {
                if( gNfcip.rxBuf[++msgIt] != gNfcip.cfg.did )
 800e39c:	4b10      	ldr	r3, [pc, #64]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e39e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800e3a0:	7d7b      	ldrb	r3, [r7, #21]
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	757b      	strb	r3, [r7, #21]
 800e3a6:	7d7b      	ldrb	r3, [r7, #21]
 800e3a8:	4413      	add	r3, r2
 800e3aa:	781a      	ldrb	r2, [r3, #0]
 800e3ac:	4b0c      	ldr	r3, [pc, #48]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e3ae:	78db      	ldrb	r3, [r3, #3]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d007      	beq.n	800e3c4 <nfcipTargetHandleActivation+0x1f0>
                {
                    return RFAL_ERR_PROTO;
 800e3b4:	230b      	movs	r3, #11
 800e3b6:	e00e      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
                }
            }
            else if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO )          /* DID expected but not rcv */
 800e3b8:	4b09      	ldr	r3, [pc, #36]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e3ba:	78db      	ldrb	r3, [r3, #3]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d001      	beq.n	800e3c4 <nfcipTargetHandleActivation+0x1f0>
            {
                return RFAL_ERR_PROTO;
 800e3c0:	230b      	movs	r3, #11
 800e3c2:	e008      	b.n	800e3d6 <nfcipTargetHandleActivation+0x202>
                /* MISRA 15.7 - Empty else */
            }
        }
        
        /* Signal Request pending to be digested on normal Handling (DEP_REQ, DSL_REQ, RLS_REQ) */
        gNfcip.isReqPending = true;
 800e3c4:	4b06      	ldr	r3, [pc, #24]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e3c6:	2201      	movs	r2, #1
 800e3c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    }
    
    gNfcip.state = NFCIP_ST_TARG_DEP_RX;
 800e3cc:	4b04      	ldr	r3, [pc, #16]	@ (800e3e0 <nfcipTargetHandleActivation+0x20c>)
 800e3ce:	220d      	movs	r2, #13
 800e3d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return RFAL_ERR_NONE;
 800e3d4:	2300      	movs	r3, #0
}
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	3718      	adds	r7, #24
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	bd80      	pop	{r7, pc}
 800e3de:	bf00      	nop
 800e3e0:	20000ea0 	.word	0x20000ea0

0800e3e4 <rfalNfcDepATR>:


/*******************************************************************************/
ReturnCode rfalNfcDepATR( const rfalNfcDepAtrParam* param, rfalNfcDepAtrRes *atrRes, uint8_t* atrResLen )
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b0c0      	sub	sp, #256	@ 0x100
 800e3e8:	af04      	add	r7, sp, #16
 800e3ea:	60f8      	str	r0, [r7, #12]
 800e3ec:	60b9      	str	r1, [r7, #8]
 800e3ee:	607a      	str	r2, [r7, #4]
    uint8_t           msgIt;
    uint8_t           txBuf[RFAL_NFCDEP_ATRREQ_MAX_LEN];
    uint8_t           rxBuf[NFCIP_ATRRES_BUF_LEN];
    
    
    if( (param == NULL) || (atrRes == NULL) || (atrResLen == NULL) )
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d005      	beq.n	800e402 <rfalNfcDepATR+0x1e>
 800e3f6:	68bb      	ldr	r3, [r7, #8]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d002      	beq.n	800e402 <rfalNfcDepATR+0x1e>
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d101      	bne.n	800e406 <rfalNfcDepATR+0x22>
    {
        return RFAL_ERR_PARAM;
 800e402:	2307      	movs	r3, #7
 800e404:	e0c0      	b.n	800e588 <rfalNfcDepATR+0x1a4>
    }

    RFAL_MEMSET( &cfg, 0x00, sizeof(rfalNfcDepConfigs) );
 800e406:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800e40a:	2250      	movs	r2, #80	@ 0x50
 800e40c:	2100      	movs	r1, #0
 800e40e:	4618      	mov	r0, r3
 800e410:	f003 f8aa 	bl	8011568 <memset>
    
    /*******************************************************************************/
    /* Configure NFC-DEP layer                                                     */
    /*******************************************************************************/
    
    cfg.did  = param->DID;
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	7a5b      	ldrb	r3, [r3, #9]
 800e418:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    cfg.nad  = param->NAD;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	7a9b      	ldrb	r3, [r3, #10]
 800e420:	f887 30a0 	strb.w	r3, [r7, #160]	@ 0xa0
    cfg.fwt  = RFAL_NFCDEP_MAX_FWT;
 800e424:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e428:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    cfg.dFwt = RFAL_NFCDEP_WT_DELTA;
 800e42c:	230c      	movs	r3, #12
 800e42e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    cfg.br   = param->BR;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	7b1b      	ldrb	r3, [r3, #12]
 800e436:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    cfg.bs   = param->BS;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	7adb      	ldrb	r3, [r3, #11]
 800e43e:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1
    cfg.lr   = param->LR;
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	7b5b      	ldrb	r3, [r3, #13]
 800e446:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
    cfg.to   = RFAL_NFCDEP_WT_TRG_MAX;            /* Not used in Initiator mode */
 800e44a:	230e      	movs	r3, #14
 800e44c:	f887 30e0 	strb.w	r3, [r7, #224]	@ 0xe0
    
    
    cfg.gbLen = param->GBLen;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	7d1b      	ldrb	r3, [r3, #20]
 800e454:	f887 30de 	strb.w	r3, [r7, #222]	@ 0xde
    if( cfg.gbLen > 0U )                          /* MISRA 21.18 */
 800e458:	f897 30de 	ldrb.w	r3, [r7, #222]	@ 0xde
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d00a      	beq.n	800e476 <rfalNfcDepATR+0x92>
    {
        RFAL_MEMCPY( cfg.gb, param->GB, cfg.gbLen );
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	6919      	ldr	r1, [r3, #16]
 800e464:	f897 30de 	ldrb.w	r3, [r7, #222]	@ 0xde
 800e468:	461a      	mov	r2, r3
 800e46a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800e46e:	3312      	adds	r3, #18
 800e470:	4618      	mov	r0, r3
 800e472:	f003 f8bd 	bl	80115f0 <memcpy>
    }
    
    cfg.nfcidLen = param->nfcidLen;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	7a1b      	ldrb	r3, [r3, #8]
 800e47a:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
    if( cfg.nfcidLen > 0U )                       /* MISRA 21.18 */
 800e47e:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800e482:	2b00      	cmp	r3, #0
 800e484:	d00a      	beq.n	800e49c <rfalNfcDepATR+0xb8>
    {
        RFAL_MEMCPY( cfg.nfcid, param->nfcid, cfg.nfcidLen );
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	6859      	ldr	r1, [r3, #4]
 800e48a:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800e48e:	461a      	mov	r2, r3
 800e490:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800e494:	3307      	adds	r3, #7
 800e496:	4618      	mov	r0, r3
 800e498:	f003 f8aa 	bl	80115f0 <memcpy>
    }
    
    cfg.role     = RFAL_NFCDEP_ROLE_INITIATOR;
 800e49c:	2300      	movs	r3, #0
 800e49e:	f887 309c 	strb.w	r3, [r7, #156]	@ 0x9c
    cfg.oper     = param->operParam;
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	785b      	ldrb	r3, [r3, #1]
 800e4a6:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
    cfg.commMode = param->commMode;
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	781b      	ldrb	r3, [r3, #0]
 800e4ae:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d

    rfalNfcDepInitialize();
 800e4b2:	f7ff fd87 	bl	800dfc4 <rfalNfcDepInitialize>
    nfcipConfig( &cfg );
 800e4b6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	f7ff fc0a 	bl	800dcd4 <nfcipConfig>
    
    /*******************************************************************************/
    /* Send ATR_REQ                                                                */
    /*******************************************************************************/
    
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx(NFCIP_CMD_ATR_REQ, txBuf, nfcipRWTActivation(), NULL, 0, rxBuf, NFCIP_ATRRES_BUF_LEN, &rxLen ) );
 800e4c0:	4b33      	ldr	r3, [pc, #204]	@ (800e590 <rfalNfcDepATR+0x1ac>)
 800e4c2:	785b      	ldrb	r3, [r3, #1]
 800e4c4:	2b01      	cmp	r3, #1
 800e4c6:	d101      	bne.n	800e4cc <rfalNfcDepATR+0xe8>
 800e4c8:	4a32      	ldr	r2, [pc, #200]	@ (800e594 <rfalNfcDepATR+0x1b0>)
 800e4ca:	e000      	b.n	800e4ce <rfalNfcDepATR+0xea>
 800e4cc:	4a32      	ldr	r2, [pc, #200]	@ (800e598 <rfalNfcDepATR+0x1b4>)
 800e4ce:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 800e4d2:	f107 039a 	add.w	r3, r7, #154	@ 0x9a
 800e4d6:	9303      	str	r3, [sp, #12]
 800e4d8:	2341      	movs	r3, #65	@ 0x41
 800e4da:	9302      	str	r3, [sp, #8]
 800e4dc:	f107 0314 	add.w	r3, r7, #20
 800e4e0:	9301      	str	r3, [sp, #4]
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	9300      	str	r3, [sp, #0]
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	2000      	movs	r0, #0
 800e4ea:	f7fe fa8f 	bl	800ca0c <nfcipTxRx>
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
 800e4f4:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d002      	beq.n	800e502 <rfalNfcDepATR+0x11e>
 800e4fc:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 800e500:	e042      	b.n	800e588 <rfalNfcDepATR+0x1a4>
    
    
    /*******************************************************************************/
    /* ATR sent, check response                                                    */
    /*******************************************************************************/
    msgIt = 0;
 800e502:	2300      	movs	r3, #0
 800e504:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed
    rxLen = ((uint16_t)rxBuf[msgIt++] - RFAL_NFCDEP_LEN_LEN);                           /* use LEN byte             */
 800e508:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 800e50c:	1c5a      	adds	r2, r3, #1
 800e50e:	f887 20ed 	strb.w	r2, [r7, #237]	@ 0xed
 800e512:	33f0      	adds	r3, #240	@ 0xf0
 800e514:	443b      	add	r3, r7
 800e516:	f813 3cdc 	ldrb.w	r3, [r3, #-220]
 800e51a:	3b01      	subs	r3, #1
 800e51c:	b29b      	uxth	r3, r3
 800e51e:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
    
    if( (rxLen < RFAL_NFCDEP_ATRRES_MIN_LEN) || (rxLen > RFAL_NFCDEP_ATRRES_MAX_LEN) )  /* Checking length: ATR_RES */
 800e522:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800e526:	2b10      	cmp	r3, #16
 800e528:	d903      	bls.n	800e532 <rfalNfcDepATR+0x14e>
 800e52a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800e52e:	2b40      	cmp	r3, #64	@ 0x40
 800e530:	d901      	bls.n	800e536 <rfalNfcDepATR+0x152>
    {
        return RFAL_ERR_PROTO;
 800e532:	230b      	movs	r3, #11
 800e534:	e028      	b.n	800e588 <rfalNfcDepATR+0x1a4>
    }
    
    if( rxBuf[msgIt++] != NFCIP_RES )                                                   /* Checking if is a response*/
 800e536:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 800e53a:	1c5a      	adds	r2, r3, #1
 800e53c:	f887 20ed 	strb.w	r2, [r7, #237]	@ 0xed
 800e540:	33f0      	adds	r3, #240	@ 0xf0
 800e542:	443b      	add	r3, r7
 800e544:	f813 3cdc 	ldrb.w	r3, [r3, #-220]
 800e548:	2bd5      	cmp	r3, #213	@ 0xd5
 800e54a:	d001      	beq.n	800e550 <rfalNfcDepATR+0x16c>
    {
        return RFAL_ERR_PROTO;
 800e54c:	230b      	movs	r3, #11
 800e54e:	e01b      	b.n	800e588 <rfalNfcDepATR+0x1a4>
    }
    
    if( rxBuf[msgIt++] != (uint8_t)NFCIP_CMD_ATR_RES )                                  /* Checking if is a ATR RES */
 800e550:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 800e554:	1c5a      	adds	r2, r3, #1
 800e556:	f887 20ed 	strb.w	r2, [r7, #237]	@ 0xed
 800e55a:	33f0      	adds	r3, #240	@ 0xf0
 800e55c:	443b      	add	r3, r7
 800e55e:	f813 3cdc 	ldrb.w	r3, [r3, #-220]
 800e562:	2b01      	cmp	r3, #1
 800e564:	d001      	beq.n	800e56a <rfalNfcDepATR+0x186>
    {
        return RFAL_ERR_PROTO;
 800e566:	230b      	movs	r3, #11
 800e568:	e00e      	b.n	800e588 <rfalNfcDepATR+0x1a4>
    }
    
    RFAL_MEMCPY( (uint8_t*)atrRes, (rxBuf + RFAL_NFCDEP_LEN_LEN), rxLen );
 800e56a:	f107 0314 	add.w	r3, r7, #20
 800e56e:	3301      	adds	r3, #1
 800e570:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 800e574:	4619      	mov	r1, r3
 800e576:	68b8      	ldr	r0, [r7, #8]
 800e578:	f003 f83a 	bl	80115f0 <memcpy>
    *atrResLen = (uint8_t)rxLen;
 800e57c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800e580:	b2da      	uxtb	r2, r3
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	701a      	strb	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 800e586:	2300      	movs	r3, #0
}
 800e588:	4618      	mov	r0, r3
 800e58a:	37f0      	adds	r7, #240	@ 0xf0
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}
 800e590:	20000ea0 	.word	0x20000ea0
 800e594:	00200c01 	.word	0x00200c01
 800e598:	01000c01 	.word	0x01000c01

0800e59c <rfalNfcDepPSL>:


/*******************************************************************************/
ReturnCode rfalNfcDepPSL( uint8_t BRS, uint8_t FSL )
{
 800e59c:	b590      	push	{r4, r7, lr}
 800e59e:	b08b      	sub	sp, #44	@ 0x2c
 800e5a0:	af04      	add	r7, sp, #16
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	460a      	mov	r2, r1
 800e5a6:	71fb      	strb	r3, [r7, #7]
 800e5a8:	4613      	mov	r3, r2
 800e5aa:	71bb      	strb	r3, [r7, #6]
    uint16_t   rxLen;
    uint8_t    msgIt;
    uint8_t    txBuf[NFCIP_PSLREQ_LEN + NFCIP_PSLPAY_LEN];
    uint8_t    rxBuf[NFCIP_PSLRES_LEN];
    
    msgIt = NFCIP_PSLREQ_LEN;
 800e5ac:	2304      	movs	r3, #4
 800e5ae:	75fb      	strb	r3, [r7, #23]
    
    txBuf[msgIt++] = BRS;
 800e5b0:	7dfb      	ldrb	r3, [r7, #23]
 800e5b2:	1c5a      	adds	r2, r3, #1
 800e5b4:	75fa      	strb	r2, [r7, #23]
 800e5b6:	3318      	adds	r3, #24
 800e5b8:	443b      	add	r3, r7
 800e5ba:	79fa      	ldrb	r2, [r7, #7]
 800e5bc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    txBuf[msgIt++] = FSL;
 800e5c0:	7dfb      	ldrb	r3, [r7, #23]
 800e5c2:	1c5a      	adds	r2, r3, #1
 800e5c4:	75fa      	strb	r2, [r7, #23]
 800e5c6:	3318      	adds	r3, #24
 800e5c8:	443b      	add	r3, r7
 800e5ca:	79ba      	ldrb	r2, [r7, #6]
 800e5cc:	f803 2c0c 	strb.w	r2, [r3, #-12]
    
    /*******************************************************************************/
    /* Send PSL REQ and wait for response                                          */
    /*******************************************************************************/
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx( NFCIP_CMD_PSL_REQ, txBuf, (gNfcip.cfg.fwt + gNfcip.cfg.dFwt), &txBuf[NFCIP_PSLREQ_LEN], (msgIt - NFCIP_PSLREQ_LEN), rxBuf, NFCIP_PSLRES_LEN, &rxLen ) );
 800e5d0:	4b2c      	ldr	r3, [pc, #176]	@ (800e684 <rfalNfcDepPSL+0xe8>)
 800e5d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e5d4:	4b2b      	ldr	r3, [pc, #172]	@ (800e684 <rfalNfcDepPSL+0xe8>)
 800e5d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e5d8:	18d0      	adds	r0, r2, r3
 800e5da:	7dfb      	ldrb	r3, [r7, #23]
 800e5dc:	3b04      	subs	r3, #4
 800e5de:	b2db      	uxtb	r3, r3
 800e5e0:	f107 020c 	add.w	r2, r7, #12
 800e5e4:	1d14      	adds	r4, r2, #4
 800e5e6:	f107 010c 	add.w	r1, r7, #12
 800e5ea:	f107 0212 	add.w	r2, r7, #18
 800e5ee:	9203      	str	r2, [sp, #12]
 800e5f0:	2204      	movs	r2, #4
 800e5f2:	9202      	str	r2, [sp, #8]
 800e5f4:	f107 0208 	add.w	r2, r7, #8
 800e5f8:	9201      	str	r2, [sp, #4]
 800e5fa:	9300      	str	r3, [sp, #0]
 800e5fc:	4623      	mov	r3, r4
 800e5fe:	4602      	mov	r2, r0
 800e600:	2004      	movs	r0, #4
 800e602:	f7fe fa03 	bl	800ca0c <nfcipTxRx>
 800e606:	4603      	mov	r3, r0
 800e608:	82bb      	strh	r3, [r7, #20]
 800e60a:	8abb      	ldrh	r3, [r7, #20]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d001      	beq.n	800e614 <rfalNfcDepPSL+0x78>
 800e610:	8abb      	ldrh	r3, [r7, #20]
 800e612:	e032      	b.n	800e67a <rfalNfcDepPSL+0xde>
    
    
    /*******************************************************************************/
    /* PSL sent, check response                                                    */
    /*******************************************************************************/
    msgIt = 0;
 800e614:	2300      	movs	r3, #0
 800e616:	75fb      	strb	r3, [r7, #23]
    rxLen = (uint16_t)(rxBuf[msgIt++]);                /* use LEN byte                   */
 800e618:	7dfb      	ldrb	r3, [r7, #23]
 800e61a:	1c5a      	adds	r2, r3, #1
 800e61c:	75fa      	strb	r2, [r7, #23]
 800e61e:	3318      	adds	r3, #24
 800e620:	443b      	add	r3, r7
 800e622:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e626:	827b      	strh	r3, [r7, #18]
        
    if( rxLen < NFCIP_PSLRES_LEN )                     /* Checking length: LEN + RLS_RES */
 800e628:	8a7b      	ldrh	r3, [r7, #18]
 800e62a:	2b03      	cmp	r3, #3
 800e62c:	d801      	bhi.n	800e632 <rfalNfcDepPSL+0x96>
    {
        return RFAL_ERR_PROTO;
 800e62e:	230b      	movs	r3, #11
 800e630:	e023      	b.n	800e67a <rfalNfcDepPSL+0xde>
    }
    
    if( rxBuf[msgIt++] != NFCIP_RES )                  /* Checking if is a response      */
 800e632:	7dfb      	ldrb	r3, [r7, #23]
 800e634:	1c5a      	adds	r2, r3, #1
 800e636:	75fa      	strb	r2, [r7, #23]
 800e638:	3318      	adds	r3, #24
 800e63a:	443b      	add	r3, r7
 800e63c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e640:	2bd5      	cmp	r3, #213	@ 0xd5
 800e642:	d001      	beq.n	800e648 <rfalNfcDepPSL+0xac>
    {
        return RFAL_ERR_PROTO;
 800e644:	230b      	movs	r3, #11
 800e646:	e018      	b.n	800e67a <rfalNfcDepPSL+0xde>
    }
    
    if( rxBuf[msgIt++] != (uint8_t)NFCIP_CMD_PSL_RES ) /* Checking if is a PSL RES       */
 800e648:	7dfb      	ldrb	r3, [r7, #23]
 800e64a:	1c5a      	adds	r2, r3, #1
 800e64c:	75fa      	strb	r2, [r7, #23]
 800e64e:	3318      	adds	r3, #24
 800e650:	443b      	add	r3, r7
 800e652:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e656:	2b05      	cmp	r3, #5
 800e658:	d001      	beq.n	800e65e <rfalNfcDepPSL+0xc2>
    {
        return RFAL_ERR_PROTO;
 800e65a:	230b      	movs	r3, #11
 800e65c:	e00d      	b.n	800e67a <rfalNfcDepPSL+0xde>
    }
    
    if( rxBuf[msgIt++] != gNfcip.cfg.did )             /* Checking DID                   */
 800e65e:	7dfb      	ldrb	r3, [r7, #23]
 800e660:	1c5a      	adds	r2, r3, #1
 800e662:	75fa      	strb	r2, [r7, #23]
 800e664:	3318      	adds	r3, #24
 800e666:	443b      	add	r3, r7
 800e668:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800e66c:	4b05      	ldr	r3, [pc, #20]	@ (800e684 <rfalNfcDepPSL+0xe8>)
 800e66e:	78db      	ldrb	r3, [r3, #3]
 800e670:	429a      	cmp	r2, r3
 800e672:	d001      	beq.n	800e678 <rfalNfcDepPSL+0xdc>
    {
        return RFAL_ERR_PROTO;
 800e674:	230b      	movs	r3, #11
 800e676:	e000      	b.n	800e67a <rfalNfcDepPSL+0xde>
    }
    
    return RFAL_ERR_NONE;
 800e678:	2300      	movs	r3, #0
}
 800e67a:	4618      	mov	r0, r3
 800e67c:	371c      	adds	r7, #28
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd90      	pop	{r4, r7, pc}
 800e682:	bf00      	nop
 800e684:	20000ea0 	.word	0x20000ea0

0800e688 <rfalNfcDepDSL>:


/*******************************************************************************/
ReturnCode rfalNfcDepDSL( void )
{   
 800e688:	b580      	push	{r7, lr}
 800e68a:	b08a      	sub	sp, #40	@ 0x28
 800e68c:	af04      	add	r7, sp, #16
    ReturnCode ret;
    uint8_t  txBuf[ RFAL_NFCDEP_HEADER_PAD + NFCIP_DSLREQ_LEN];
    uint8_t  rxBuf[NFCIP_DSLRES_LEN];
    uint8_t  rxMsgIt;
    uint16_t rxLen = 0;
 800e68e:	2300      	movs	r3, #0
 800e690:	80fb      	strh	r3, [r7, #6]
        
    if( gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET )
 800e692:	4b2d      	ldr	r3, [pc, #180]	@ (800e748 <rfalNfcDepDSL+0xc0>)
 800e694:	781b      	ldrb	r3, [r3, #0]
 800e696:	2b01      	cmp	r3, #1
 800e698:	d101      	bne.n	800e69e <rfalNfcDepDSL+0x16>
    {
        return RFAL_ERR_NONE;                                  /* Target has no deselect procedure */
 800e69a:	2300      	movs	r3, #0
 800e69c:	e04f      	b.n	800e73e <rfalNfcDepDSL+0xb6>
    }
    
    /* Repeating a DSL REQ is optional, not doing it */
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx( NFCIP_CMD_DSL_REQ, txBuf, (gNfcip.cfg.fwt + gNfcip.cfg.dFwt), NULL, 0, rxBuf, (uint16_t)sizeof(rxBuf), &rxLen  ) );
 800e69e:	4b2a      	ldr	r3, [pc, #168]	@ (800e748 <rfalNfcDepDSL+0xc0>)
 800e6a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e6a2:	4b29      	ldr	r3, [pc, #164]	@ (800e748 <rfalNfcDepDSL+0xc0>)
 800e6a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e6a6:	441a      	add	r2, r3
 800e6a8:	f107 010c 	add.w	r1, r7, #12
 800e6ac:	1dbb      	adds	r3, r7, #6
 800e6ae:	9303      	str	r3, [sp, #12]
 800e6b0:	2304      	movs	r3, #4
 800e6b2:	9302      	str	r3, [sp, #8]
 800e6b4:	f107 0308 	add.w	r3, r7, #8
 800e6b8:	9301      	str	r3, [sp, #4]
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	9300      	str	r3, [sp, #0]
 800e6be:	2300      	movs	r3, #0
 800e6c0:	2008      	movs	r0, #8
 800e6c2:	f7fe f9a3 	bl	800ca0c <nfcipTxRx>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	82fb      	strh	r3, [r7, #22]
 800e6ca:	8afb      	ldrh	r3, [r7, #22]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d001      	beq.n	800e6d4 <rfalNfcDepDSL+0x4c>
 800e6d0:	8afb      	ldrh	r3, [r7, #22]
 800e6d2:	e034      	b.n	800e73e <rfalNfcDepDSL+0xb6>
    
    /*******************************************************************************/
    rxMsgIt = 0;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	757b      	strb	r3, [r7, #21]
    
    if( rxBuf[rxMsgIt++] < NFCIP_DSLRES_MIN )             /* Checking length: LEN + DSL_RES */
 800e6d8:	7d7b      	ldrb	r3, [r7, #21]
 800e6da:	1c5a      	adds	r2, r3, #1
 800e6dc:	757a      	strb	r2, [r7, #21]
 800e6de:	3318      	adds	r3, #24
 800e6e0:	443b      	add	r3, r7
 800e6e2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e6e6:	2b02      	cmp	r3, #2
 800e6e8:	d801      	bhi.n	800e6ee <rfalNfcDepDSL+0x66>
    {
        return RFAL_ERR_PROTO;
 800e6ea:	230b      	movs	r3, #11
 800e6ec:	e027      	b.n	800e73e <rfalNfcDepDSL+0xb6>
    }
    
    if( rxBuf[rxMsgIt++] != NFCIP_RES )                   /* Checking if is a response      */
 800e6ee:	7d7b      	ldrb	r3, [r7, #21]
 800e6f0:	1c5a      	adds	r2, r3, #1
 800e6f2:	757a      	strb	r2, [r7, #21]
 800e6f4:	3318      	adds	r3, #24
 800e6f6:	443b      	add	r3, r7
 800e6f8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e6fc:	2bd5      	cmp	r3, #213	@ 0xd5
 800e6fe:	d001      	beq.n	800e704 <rfalNfcDepDSL+0x7c>
    {
        return RFAL_ERR_PROTO;
 800e700:	230b      	movs	r3, #11
 800e702:	e01c      	b.n	800e73e <rfalNfcDepDSL+0xb6>
    }
    
    if( rxBuf[rxMsgIt++] != (uint8_t)NFCIP_CMD_DSL_RES )  /* Checking if is DSL RES          */
 800e704:	7d7b      	ldrb	r3, [r7, #21]
 800e706:	1c5a      	adds	r2, r3, #1
 800e708:	757a      	strb	r2, [r7, #21]
 800e70a:	3318      	adds	r3, #24
 800e70c:	443b      	add	r3, r7
 800e70e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e712:	2b09      	cmp	r3, #9
 800e714:	d001      	beq.n	800e71a <rfalNfcDepDSL+0x92>
    {
        return RFAL_ERR_PROTO;
 800e716:	230b      	movs	r3, #11
 800e718:	e011      	b.n	800e73e <rfalNfcDepDSL+0xb6>
    }
    
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 800e71a:	4b0b      	ldr	r3, [pc, #44]	@ (800e748 <rfalNfcDepDSL+0xc0>)
 800e71c:	78db      	ldrb	r3, [r3, #3]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d00c      	beq.n	800e73c <rfalNfcDepDSL+0xb4>
    {
        if ( rxBuf[rxMsgIt++] != gNfcip.cfg.did ) 
 800e722:	7d7b      	ldrb	r3, [r7, #21]
 800e724:	1c5a      	adds	r2, r3, #1
 800e726:	757a      	strb	r2, [r7, #21]
 800e728:	3318      	adds	r3, #24
 800e72a:	443b      	add	r3, r7
 800e72c:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800e730:	4b05      	ldr	r3, [pc, #20]	@ (800e748 <rfalNfcDepDSL+0xc0>)
 800e732:	78db      	ldrb	r3, [r3, #3]
 800e734:	429a      	cmp	r2, r3
 800e736:	d001      	beq.n	800e73c <rfalNfcDepDSL+0xb4>
        {
            return RFAL_ERR_PROTO;
 800e738:	230b      	movs	r3, #11
 800e73a:	e000      	b.n	800e73e <rfalNfcDepDSL+0xb6>
        }
    }

    return RFAL_ERR_NONE;
 800e73c:	2300      	movs	r3, #0
}
 800e73e:	4618      	mov	r0, r3
 800e740:	3718      	adds	r7, #24
 800e742:	46bd      	mov	sp, r7
 800e744:	bd80      	pop	{r7, pc}
 800e746:	bf00      	nop
 800e748:	20000ea0 	.word	0x20000ea0

0800e74c <rfalNfcDepRLS>:


/*******************************************************************************/
ReturnCode rfalNfcDepRLS( void )
{   
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b08a      	sub	sp, #40	@ 0x28
 800e750:	af04      	add	r7, sp, #16
    ReturnCode ret;
    uint8_t    txBuf[RFAL_NFCDEP_HEADER_PAD + NFCIP_RLSREQ_LEN];
    uint8_t    rxBuf[NFCIP_RLSRES_LEN];    
    uint8_t    rxMsgIt;
    uint16_t   rxLen = 0;
 800e752:	2300      	movs	r3, #0
 800e754:	80fb      	strh	r3, [r7, #6]
    
    if ( gNfcip.cfg.role == RFAL_NFCDEP_ROLE_TARGET )  /* Target has no release procedure */
 800e756:	4b2d      	ldr	r3, [pc, #180]	@ (800e80c <rfalNfcDepRLS+0xc0>)
 800e758:	781b      	ldrb	r3, [r3, #0]
 800e75a:	2b01      	cmp	r3, #1
 800e75c:	d101      	bne.n	800e762 <rfalNfcDepRLS+0x16>
    {
        return RFAL_ERR_NONE;
 800e75e:	2300      	movs	r3, #0
 800e760:	e04f      	b.n	800e802 <rfalNfcDepRLS+0xb6>
    }
        
    /* Repeating a RLS REQ is optional, not doing it */
    RFAL_EXIT_ON_ERR( ret, nfcipTxRx( NFCIP_CMD_RLS_REQ, txBuf, (gNfcip.cfg.fwt + gNfcip.cfg.dFwt), NULL, 0, rxBuf, (uint16_t)sizeof(rxBuf), &rxLen  ) );
 800e762:	4b2a      	ldr	r3, [pc, #168]	@ (800e80c <rfalNfcDepRLS+0xc0>)
 800e764:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e766:	4b29      	ldr	r3, [pc, #164]	@ (800e80c <rfalNfcDepRLS+0xc0>)
 800e768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e76a:	441a      	add	r2, r3
 800e76c:	f107 010c 	add.w	r1, r7, #12
 800e770:	1dbb      	adds	r3, r7, #6
 800e772:	9303      	str	r3, [sp, #12]
 800e774:	2304      	movs	r3, #4
 800e776:	9302      	str	r3, [sp, #8]
 800e778:	f107 0308 	add.w	r3, r7, #8
 800e77c:	9301      	str	r3, [sp, #4]
 800e77e:	2300      	movs	r3, #0
 800e780:	9300      	str	r3, [sp, #0]
 800e782:	2300      	movs	r3, #0
 800e784:	200a      	movs	r0, #10
 800e786:	f7fe f941 	bl	800ca0c <nfcipTxRx>
 800e78a:	4603      	mov	r3, r0
 800e78c:	82fb      	strh	r3, [r7, #22]
 800e78e:	8afb      	ldrh	r3, [r7, #22]
 800e790:	2b00      	cmp	r3, #0
 800e792:	d001      	beq.n	800e798 <rfalNfcDepRLS+0x4c>
 800e794:	8afb      	ldrh	r3, [r7, #22]
 800e796:	e034      	b.n	800e802 <rfalNfcDepRLS+0xb6>
    
    /*******************************************************************************/
    rxMsgIt = 0;
 800e798:	2300      	movs	r3, #0
 800e79a:	757b      	strb	r3, [r7, #21]
       
    if( rxBuf[rxMsgIt++] < NFCIP_RLSRES_MIN )             /* Checking length: LEN + RLS_RES */
 800e79c:	7d7b      	ldrb	r3, [r7, #21]
 800e79e:	1c5a      	adds	r2, r3, #1
 800e7a0:	757a      	strb	r2, [r7, #21]
 800e7a2:	3318      	adds	r3, #24
 800e7a4:	443b      	add	r3, r7
 800e7a6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e7aa:	2b02      	cmp	r3, #2
 800e7ac:	d801      	bhi.n	800e7b2 <rfalNfcDepRLS+0x66>
    {
        return RFAL_ERR_PROTO;
 800e7ae:	230b      	movs	r3, #11
 800e7b0:	e027      	b.n	800e802 <rfalNfcDepRLS+0xb6>
    }
        
    if( rxBuf[rxMsgIt++] != NFCIP_RES )                   /* Checking if is a response      */
 800e7b2:	7d7b      	ldrb	r3, [r7, #21]
 800e7b4:	1c5a      	adds	r2, r3, #1
 800e7b6:	757a      	strb	r2, [r7, #21]
 800e7b8:	3318      	adds	r3, #24
 800e7ba:	443b      	add	r3, r7
 800e7bc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e7c0:	2bd5      	cmp	r3, #213	@ 0xd5
 800e7c2:	d001      	beq.n	800e7c8 <rfalNfcDepRLS+0x7c>
    {
        return RFAL_ERR_PROTO;
 800e7c4:	230b      	movs	r3, #11
 800e7c6:	e01c      	b.n	800e802 <rfalNfcDepRLS+0xb6>
    }
    
    if( rxBuf[rxMsgIt++] != (uint8_t)NFCIP_CMD_RLS_RES )  /* Checking if is RLS RES         */
 800e7c8:	7d7b      	ldrb	r3, [r7, #21]
 800e7ca:	1c5a      	adds	r2, r3, #1
 800e7cc:	757a      	strb	r2, [r7, #21]
 800e7ce:	3318      	adds	r3, #24
 800e7d0:	443b      	add	r3, r7
 800e7d2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800e7d6:	2b0b      	cmp	r3, #11
 800e7d8:	d001      	beq.n	800e7de <rfalNfcDepRLS+0x92>
    {
        return RFAL_ERR_PROTO;
 800e7da:	230b      	movs	r3, #11
 800e7dc:	e011      	b.n	800e802 <rfalNfcDepRLS+0xb6>
    }
     
    if( gNfcip.cfg.did != RFAL_NFCDEP_DID_NO ) 
 800e7de:	4b0b      	ldr	r3, [pc, #44]	@ (800e80c <rfalNfcDepRLS+0xc0>)
 800e7e0:	78db      	ldrb	r3, [r3, #3]
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d00c      	beq.n	800e800 <rfalNfcDepRLS+0xb4>
    {
        if ( rxBuf[rxMsgIt++] != gNfcip.cfg.did ) 
 800e7e6:	7d7b      	ldrb	r3, [r7, #21]
 800e7e8:	1c5a      	adds	r2, r3, #1
 800e7ea:	757a      	strb	r2, [r7, #21]
 800e7ec:	3318      	adds	r3, #24
 800e7ee:	443b      	add	r3, r7
 800e7f0:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800e7f4:	4b05      	ldr	r3, [pc, #20]	@ (800e80c <rfalNfcDepRLS+0xc0>)
 800e7f6:	78db      	ldrb	r3, [r3, #3]
 800e7f8:	429a      	cmp	r2, r3
 800e7fa:	d001      	beq.n	800e800 <rfalNfcDepRLS+0xb4>
        {
            return RFAL_ERR_PROTO;
 800e7fc:	230b      	movs	r3, #11
 800e7fe:	e000      	b.n	800e802 <rfalNfcDepRLS+0xb6>
        }
    }
    
    return RFAL_ERR_NONE;
 800e800:	2300      	movs	r3, #0
}
 800e802:	4618      	mov	r0, r3
 800e804:	3718      	adds	r7, #24
 800e806:	46bd      	mov	sp, r7
 800e808:	bd80      	pop	{r7, pc}
 800e80a:	bf00      	nop
 800e80c:	20000ea0 	.word	0x20000ea0

0800e810 <rfalNfcDepInitiatorHandleActivation>:


/*******************************************************************************/
ReturnCode rfalNfcDepInitiatorHandleActivation( rfalNfcDepAtrParam* param, rfalBitRate desiredBR, rfalNfcDepDevice* nfcDepDev )
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b086      	sub	sp, #24
 800e814:	af00      	add	r7, sp, #0
 800e816:	60f8      	str	r0, [r7, #12]
 800e818:	460b      	mov	r3, r1
 800e81a:	607a      	str	r2, [r7, #4]
 800e81c:	72fb      	strb	r3, [r7, #11]
    uint8_t    maxRetyrs;
    uint8_t    PSL_BRS;
    uint8_t    PSL_FSL;
    bool       sendPSL;
    
    if( (param == NULL) || (nfcDepDev == NULL) )
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d002      	beq.n	800e82a <rfalNfcDepInitiatorHandleActivation+0x1a>
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d101      	bne.n	800e82e <rfalNfcDepInitiatorHandleActivation+0x1e>
    {
        return RFAL_ERR_PARAM;
 800e82a:	2307      	movs	r3, #7
 800e82c:	e0e0      	b.n	800e9f0 <rfalNfcDepInitiatorHandleActivation+0x1e0>
    }
    
    param->NAD = RFAL_NFCDEP_NAD_NO;          /* Digital 1.1  16.6.2.9  Initiator SHALL NOT use NAD */
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	2200      	movs	r2, #0
 800e832:	729a      	strb	r2, [r3, #10]
    maxRetyrs  = NFCIP_ATR_RETRY_MAX;
 800e834:	2302      	movs	r3, #2
 800e836:	75fb      	strb	r3, [r7, #23]
    /*******************************************************************************/
    /* Send ATR REQ and wait for response                                          */
    /*******************************************************************************/
    do{  /* Upon transmission error ATR REQ should be retried */
        
         ret = rfalNfcDepATR( param, &nfcDepDev->activation.Target.ATR_RES, &nfcDepDev->activation.Target.ATR_RESLen );
 800e838:	6879      	ldr	r1, [r7, #4]
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	3341      	adds	r3, #65	@ 0x41
 800e83e:	461a      	mov	r2, r3
 800e840:	68f8      	ldr	r0, [r7, #12]
 800e842:	f7ff fdcf 	bl	800e3e4 <rfalNfcDepATR>
 800e846:	4603      	mov	r3, r0
 800e848:	827b      	strh	r3, [r7, #18]
         
         if( nfcipIsTransmissionError(ret) )
 800e84a:	8a7b      	ldrh	r3, [r7, #18]
 800e84c:	2b15      	cmp	r3, #21
 800e84e:	d005      	beq.n	800e85c <rfalNfcDepInitiatorHandleActivation+0x4c>
 800e850:	8a7b      	ldrh	r3, [r7, #18]
 800e852:	2b09      	cmp	r3, #9
 800e854:	d002      	beq.n	800e85c <rfalNfcDepInitiatorHandleActivation+0x4c>
 800e856:	8a7b      	ldrh	r3, [r7, #18]
 800e858:	2b1b      	cmp	r3, #27
 800e85a:	d106      	bne.n	800e86a <rfalNfcDepInitiatorHandleActivation+0x5a>
         {
             continue;
 800e85c:	bf00      	nop
         }
         break;
    }
    while( (maxRetyrs--) != 0U );
 800e85e:	7dfb      	ldrb	r3, [r7, #23]
 800e860:	1e5a      	subs	r2, r3, #1
 800e862:	75fa      	strb	r2, [r7, #23]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d1e7      	bne.n	800e838 <rfalNfcDepInitiatorHandleActivation+0x28>
 800e868:	e000      	b.n	800e86c <rfalNfcDepInitiatorHandleActivation+0x5c>
         break;
 800e86a:	bf00      	nop
    
    if( ret != RFAL_ERR_NONE )
 800e86c:	8a7b      	ldrh	r3, [r7, #18]
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d001      	beq.n	800e876 <rfalNfcDepInitiatorHandleActivation+0x66>
    {
        return ret;
 800e872:	8a7b      	ldrh	r3, [r7, #18]
 800e874:	e0bc      	b.n	800e9f0 <rfalNfcDepInitiatorHandleActivation+0x1e0>
    }
    
    /*******************************************************************************/
    /* Compute NFC-DEP device with ATR_RES                                         */
    /*******************************************************************************/
    nfcDepDev->info.GBLen = (nfcDepDev->activation.Target.ATR_RESLen - RFAL_NFCDEP_ATRRES_MIN_LEN);
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e87c:	3b11      	subs	r3, #17
 800e87e:	b2da      	uxtb	r2, r3
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    nfcDepDev->info.DID   = nfcDepDev->activation.Target.ATR_RES.DID;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	7b1a      	ldrb	r2, [r3, #12]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    nfcDepDev->info.NAD   = RFAL_NFCDEP_NAD_NO;                                      /* Digital 1.1  16.6.3.11 Initiator SHALL ignore b1 of PPt */
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	2200      	movs	r2, #0
 800e894:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
    nfcDepDev->info.LR    = rfalNfcDepPP2LR( nfcDepDev->activation.Target.ATR_RES.PPt );
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	7c1b      	ldrb	r3, [r3, #16]
 800e89c:	091b      	lsrs	r3, r3, #4
 800e89e:	b2db      	uxtb	r3, r3
 800e8a0:	f003 0303 	and.w	r3, r3, #3
 800e8a4:	b2da      	uxtb	r2, r3
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    nfcDepDev->info.FS    = rfalNfcDepLR2FS( nfcDepDev->info.LR );
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e8b2:	3301      	adds	r3, #1
 800e8b4:	019b      	lsls	r3, r3, #6
 800e8b6:	2bfd      	cmp	r3, #253	@ 0xfd
 800e8b8:	d807      	bhi.n	800e8ca <rfalNfcDepInitiatorHandleActivation+0xba>
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e8c0:	3301      	adds	r3, #1
 800e8c2:	b29b      	uxth	r3, r3
 800e8c4:	019b      	lsls	r3, r3, #6
 800e8c6:	b29a      	uxth	r2, r3
 800e8c8:	e000      	b.n	800e8cc <rfalNfcDepInitiatorHandleActivation+0xbc>
 800e8ca:	22fe      	movs	r2, #254	@ 0xfe
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    nfcDepDev->info.WT    = (nfcDepDev->activation.Target.ATR_RES.TO & RFAL_NFCDEP_WT_MASK);
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	7bdb      	ldrb	r3, [r3, #15]
 800e8d6:	f003 030f 	and.w	r3, r3, #15
 800e8da:	b2da      	uxtb	r2, r3
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    nfcDepDev->info.FWT   = rfalNfcDepCalculateRWT( nfcDepDev->info.WT );
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	f000 f887 	bl	800e9fc <rfalNfcDepCalculateRWT>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	649a      	str	r2, [r3, #72]	@ 0x48
    nfcDepDev->info.dFWT  = RFAL_NFCDEP_WT_DELTA;
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	220c      	movs	r2, #12
 800e8f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    rfalGetBitRate( &nfcDepDev->info.DSI, &nfcDepDev->info.DRI );
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	3355      	adds	r3, #85	@ 0x55
 800e904:	4619      	mov	r1, r3
 800e906:	4610      	mov	r0, r2
 800e908:	f7f3 f93e 	bl	8001b88 <rfalGetBitRate>
    
    
    /*******************************************************************************/
    /* Check if a PSL needs to be sent                                                */
    /*******************************************************************************/
    sendPSL = false;
 800e90c:	2300      	movs	r3, #0
 800e90e:	757b      	strb	r3, [r7, #21]
    PSL_BRS = rfalNfcDepDx2BRS( nfcDepDev->info.DSI );  /* Set current bit rate divisor on both directions  */
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800e916:	00db      	lsls	r3, r3, #3
 800e918:	b2db      	uxtb	r3, r3
 800e91a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e91e:	b2da      	uxtb	r2, r3
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800e926:	f003 0307 	and.w	r3, r3, #7
 800e92a:	b2db      	uxtb	r3, r3
 800e92c:	4313      	orrs	r3, r2
 800e92e:	75bb      	strb	r3, [r7, #22]
    PSL_FSL = nfcDepDev->info.LR;                       /* Set current Frame Size                           */
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e936:	747b      	strb	r3, [r7, #17]
    
    
    /*******************************************************************************/
    /* Check Baud rates                                                            */
    /*******************************************************************************/
    if( (nfcDepDev->info.DSI != desiredBR) && (desiredBR != RFAL_BR_KEEP) )    /* if desired BR is different    */
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800e93e:	7afa      	ldrb	r2, [r7, #11]
 800e940:	429a      	cmp	r2, r3
 800e942:	d01b      	beq.n	800e97c <rfalNfcDepInitiatorHandleActivation+0x16c>
 800e944:	7afb      	ldrb	r3, [r7, #11]
 800e946:	2bff      	cmp	r3, #255	@ 0xff
 800e948:	d018      	beq.n	800e97c <rfalNfcDepInitiatorHandleActivation+0x16c>
    {
        if( nfcipDxIsSupported( (uint8_t)desiredBR, nfcDepDev->activation.Target.ATR_RES.BRt, nfcDepDev->activation.Target.ATR_RES.BSt ) )  /* if desired BR is supported     */    /* MISRA 13.5 */
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	7b99      	ldrb	r1, [r3, #14]
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	7b5a      	ldrb	r2, [r3, #13]
 800e952:	7afb      	ldrb	r3, [r7, #11]
 800e954:	4618      	mov	r0, r3
 800e956:	f7fe f835 	bl	800c9c4 <nfcipDxIsSupported>
 800e95a:	4603      	mov	r3, r0
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d00d      	beq.n	800e97c <rfalNfcDepInitiatorHandleActivation+0x16c>
        {
            sendPSL = true;
 800e960:	2301      	movs	r3, #1
 800e962:	757b      	strb	r3, [r7, #21]
            PSL_BRS = rfalNfcDepDx2BRS( desiredBR );
 800e964:	7afb      	ldrb	r3, [r7, #11]
 800e966:	00db      	lsls	r3, r3, #3
 800e968:	b2db      	uxtb	r3, r3
 800e96a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e96e:	b2da      	uxtb	r2, r3
 800e970:	7afb      	ldrb	r3, [r7, #11]
 800e972:	f003 0307 	and.w	r3, r3, #7
 800e976:	b2db      	uxtb	r3, r3
 800e978:	4313      	orrs	r3, r2
 800e97a:	75bb      	strb	r3, [r7, #22]
        }
    }

    
    /*******************************************************************************/
    if( sendPSL )
 800e97c:	7d7b      	ldrb	r3, [r7, #21]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d035      	beq.n	800e9ee <rfalNfcDepInitiatorHandleActivation+0x1de>
    {
        /* Apply target's FWT for PSL_REQ        Digital 2.2  17.11.2.5 */
        gNfcip.cfg.fwt = nfcDepDev->info.FWT;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e986:	4a1c      	ldr	r2, [pc, #112]	@ (800e9f8 <rfalNfcDepInitiatorHandleActivation+0x1e8>)
 800e988:	6493      	str	r3, [r2, #72]	@ 0x48
        
        /*******************************************************************************/
        /* Send PSL REQ and wait for response                                          */
        /*******************************************************************************/
        RFAL_EXIT_ON_ERR( ret, rfalNfcDepPSL(PSL_BRS, PSL_FSL) );
 800e98a:	7c7a      	ldrb	r2, [r7, #17]
 800e98c:	7dbb      	ldrb	r3, [r7, #22]
 800e98e:	4611      	mov	r1, r2
 800e990:	4618      	mov	r0, r3
 800e992:	f7ff fe03 	bl	800e59c <rfalNfcDepPSL>
 800e996:	4603      	mov	r3, r0
 800e998:	827b      	strh	r3, [r7, #18]
 800e99a:	8a7b      	ldrh	r3, [r7, #18]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d001      	beq.n	800e9a4 <rfalNfcDepInitiatorHandleActivation+0x194>
 800e9a0:	8a7b      	ldrh	r3, [r7, #18]
 800e9a2:	e025      	b.n	800e9f0 <rfalNfcDepInitiatorHandleActivation+0x1e0>
        
        /* Check if bit rate has been changed */
        if( nfcDepDev->info.DSI != desiredBR )
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800e9aa:	7afa      	ldrb	r2, [r7, #11]
 800e9ac:	429a      	cmp	r2, r3
 800e9ae:	d01c      	beq.n	800e9ea <rfalNfcDepInitiatorHandleActivation+0x1da>
        {
            /* Check if device was in Passive NFC-A and went to higher bit rates, use NFC-F */
            if( (nfcDepDev->info.DSI == RFAL_BR_106) && (gNfcip.cfg.commMode == RFAL_NFCDEP_COMM_PASSIVE) )
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d105      	bne.n	800e9c6 <rfalNfcDepInitiatorHandleActivation+0x1b6>
 800e9ba:	4b0f      	ldr	r3, [pc, #60]	@ (800e9f8 <rfalNfcDepInitiatorHandleActivation+0x1e8>)
 800e9bc:	785b      	ldrb	r3, [r3, #1]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d101      	bne.n	800e9c6 <rfalNfcDepInitiatorHandleActivation+0x1b6>
                
            #if RFAL_FEATURE_NFCF 
                /* If Passive initialize NFC-F module */
                rfalNfcfPollerInitialize( desiredBR );
            #else /* RFAL_FEATURE_NFCF */
                return RFAL_ERR_NOTSUPP;
 800e9c2:	2318      	movs	r3, #24
 800e9c4:	e014      	b.n	800e9f0 <rfalNfcDepInitiatorHandleActivation+0x1e0>
            #endif /* RFAL_FEATURE_NFCF */
                
            }
            
            nfcDepDev->info.DRI  = desiredBR;  /* DSI Bit Rate coding from Initiator  to Target  */
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	7afa      	ldrb	r2, [r7, #11]
 800e9ca:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
            nfcDepDev->info.DSI  = desiredBR;  /* DRI Bit Rate coding from Target to Initiator   */
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	7afa      	ldrb	r2, [r7, #11]
 800e9d2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
            
            rfalSetBitRate( nfcDepDev->info.DSI, nfcDepDev->info.DRI );
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800e9e2:	4619      	mov	r1, r3
 800e9e4:	4610      	mov	r0, r2
 800e9e6:	f7f2 fe13 	bl	8001610 <rfalSetBitRate>
        }
        
        
        return RFAL_ERR_NONE;   /* PSL has been sent    */
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	e000      	b.n	800e9f0 <rfalNfcDepInitiatorHandleActivation+0x1e0>
    }
    
    return RFAL_ERR_NONE;       /* No PSL has been sent */
 800e9ee:	2300      	movs	r3, #0
}
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3718      	adds	r7, #24
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}
 800e9f8:	20000ea0 	.word	0x20000ea0

0800e9fc <rfalNfcDepCalculateRWT>:


/*******************************************************************************/
uint32_t rfalNfcDepCalculateRWT( uint8_t wt )
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b085      	sub	sp, #20
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	4603      	mov	r3, r0
 800ea04:	71fb      	strb	r3, [r7, #7]
    /* Digital 1.0  14.6.3.8  &  Digital 1.1  16.6.3.9     */
    /* Digital 1.1  16.6.3.9 treat all RFU values as WT=14 */
    const uint8_t responseWaitTime = RFAL_MIN( RFAL_NFCDEP_WT_INI_MAX, wt );
 800ea06:	79fb      	ldrb	r3, [r7, #7]
 800ea08:	2b0e      	cmp	r3, #14
 800ea0a:	bf28      	it	cs
 800ea0c:	230e      	movcs	r3, #14
 800ea0e:	73fb      	strb	r3, [r7, #15]
        
    return (uint32_t)rfalNfcDepWT2RWT(responseWaitTime);
 800ea10:	7bfb      	ldrb	r3, [r7, #15]
 800ea12:	f003 030f 	and.w	r3, r3, #15
 800ea16:	330c      	adds	r3, #12
 800ea18:	2201      	movs	r2, #1
 800ea1a:	fa02 f303 	lsl.w	r3, r2, r3
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3714      	adds	r7, #20
 800ea22:	46bd      	mov	sp, r7
 800ea24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea28:	4770      	bx	lr
	...

0800ea2c <nfcipDataTx>:



/*******************************************************************************/
static ReturnCode nfcipDataTx( uint8_t* txBuf, uint16_t txBufLen, uint32_t fwt )
{
 800ea2c:	b590      	push	{r4, r7, lr}
 800ea2e:	b089      	sub	sp, #36	@ 0x24
 800ea30:	af04      	add	r7, sp, #16
 800ea32:	60f8      	str	r0, [r7, #12]
 800ea34:	460b      	mov	r3, r1
 800ea36:	607a      	str	r2, [r7, #4]
 800ea38:	817b      	strh	r3, [r7, #10]
   return rfalTransceiveBlockingTx( txBuf, txBufLen, gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen, (RFAL_TXRX_FLAGS_DEFAULT | (uint32_t)RFAL_TXRX_FLAGS_NFCIP1_ON), ((fwt == NFCIP_NO_FWT) ? RFAL_FWT_NONE : fwt) );
 800ea3a:	4b0b      	ldr	r3, [pc, #44]	@ (800ea68 <nfcipDataTx+0x3c>)
 800ea3c:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 800ea3e:	4b0a      	ldr	r3, [pc, #40]	@ (800ea68 <nfcipDataTx+0x3c>)
 800ea40:	f8b3 406a 	ldrh.w	r4, [r3, #106]	@ 0x6a
 800ea44:	4b08      	ldr	r3, [pc, #32]	@ (800ea68 <nfcipDataTx+0x3c>)
 800ea46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea48:	8979      	ldrh	r1, [r7, #10]
 800ea4a:	687a      	ldr	r2, [r7, #4]
 800ea4c:	9202      	str	r2, [sp, #8]
 800ea4e:	2204      	movs	r2, #4
 800ea50:	9201      	str	r2, [sp, #4]
 800ea52:	9300      	str	r3, [sp, #0]
 800ea54:	4623      	mov	r3, r4
 800ea56:	4602      	mov	r2, r0
 800ea58:	68f8      	ldr	r0, [r7, #12]
 800ea5a:	f7f3 fb67 	bl	800212c <rfalTransceiveBlockingTx>
 800ea5e:	4603      	mov	r3, r0
}
 800ea60:	4618      	mov	r0, r3
 800ea62:	3714      	adds	r7, #20
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd90      	pop	{r4, r7, pc}
 800ea68:	20000ea0 	.word	0x20000ea0

0800ea6c <nfcipDataRx>:


/*******************************************************************************/
static ReturnCode nfcipDataRx( bool blocking )
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b084      	sub	sp, #16
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	4603      	mov	r3, r0
 800ea74:	71fb      	strb	r3, [r7, #7]
    ReturnCode ret;
    
    /* Perform Rx either blocking or non-blocking */
    if( blocking )
 800ea76:	79fb      	ldrb	r3, [r7, #7]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d004      	beq.n	800ea86 <nfcipDataRx+0x1a>
    {
        ret = rfalTransceiveBlockingRx();
 800ea7c:	f7f3 fba2 	bl	80021c4 <rfalTransceiveBlockingRx>
 800ea80:	4603      	mov	r3, r0
 800ea82:	81fb      	strh	r3, [r7, #14]
 800ea84:	e003      	b.n	800ea8e <nfcipDataRx+0x22>
    }
    else
    {
        ret = rfalGetTransceiveStatus();
 800ea86:	f7f3 fc19 	bl	80022bc <rfalGetTransceiveStatus>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	81fb      	strh	r3, [r7, #14]
    }
    
    if( ret != RFAL_ERR_BUSY )
 800ea8e:	89fb      	ldrh	r3, [r7, #14]
 800ea90:	2b02      	cmp	r3, #2
 800ea92:	d027      	beq.n	800eae4 <nfcipDataRx+0x78>
    {
        if( gNfcip.rxRcvdLen != NULL )
 800ea94:	4b16      	ldr	r3, [pc, #88]	@ (800eaf0 <nfcipDataRx+0x84>)
 800ea96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d023      	beq.n	800eae4 <nfcipDataRx+0x78>
        {
            (*gNfcip.rxRcvdLen) = rfalConvBitsToBytes( *gNfcip.rxRcvdLen );
 800ea9c:	4b14      	ldr	r3, [pc, #80]	@ (800eaf0 <nfcipDataRx+0x84>)
 800ea9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eaa0:	881b      	ldrh	r3, [r3, #0]
 800eaa2:	3307      	adds	r3, #7
 800eaa4:	08da      	lsrs	r2, r3, #3
 800eaa6:	4b12      	ldr	r3, [pc, #72]	@ (800eaf0 <nfcipDataRx+0x84>)
 800eaa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eaaa:	b292      	uxth	r2, r2
 800eaac:	801a      	strh	r2, [r3, #0]
                        
            if( (ret == RFAL_ERR_NONE) && (gNfcip.rxBuf != NULL) )
 800eaae:	89fb      	ldrh	r3, [r7, #14]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d117      	bne.n	800eae4 <nfcipDataRx+0x78>
 800eab4:	4b0e      	ldr	r3, [pc, #56]	@ (800eaf0 <nfcipDataRx+0x84>)
 800eab6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d013      	beq.n	800eae4 <nfcipDataRx+0x78>
            {
                /* Digital 1.1  16.4.1.3 - Length byte LEN SHALL have a value between 3 and 255 -> otherwise treat as Transmission Error *
                 *                       - Ensure that actual received and frame length do match, otherwise treat as Transmission error  */
                if( (*gNfcip.rxRcvdLen != (uint16_t)*gNfcip.rxBuf) || (*gNfcip.rxRcvdLen < RFAL_NFCDEP_LEN_MIN) || (*gNfcip.rxRcvdLen > RFAL_NFCDEP_LEN_MAX) )
 800eabc:	4b0c      	ldr	r3, [pc, #48]	@ (800eaf0 <nfcipDataRx+0x84>)
 800eabe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eac0:	881b      	ldrh	r3, [r3, #0]
 800eac2:	4a0b      	ldr	r2, [pc, #44]	@ (800eaf0 <nfcipDataRx+0x84>)
 800eac4:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800eac6:	7812      	ldrb	r2, [r2, #0]
 800eac8:	4293      	cmp	r3, r2
 800eaca:	d109      	bne.n	800eae0 <nfcipDataRx+0x74>
 800eacc:	4b08      	ldr	r3, [pc, #32]	@ (800eaf0 <nfcipDataRx+0x84>)
 800eace:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ead0:	881b      	ldrh	r3, [r3, #0]
 800ead2:	2b02      	cmp	r3, #2
 800ead4:	d904      	bls.n	800eae0 <nfcipDataRx+0x74>
 800ead6:	4b06      	ldr	r3, [pc, #24]	@ (800eaf0 <nfcipDataRx+0x84>)
 800ead8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eada:	881b      	ldrh	r3, [r3, #0]
 800eadc:	2bff      	cmp	r3, #255	@ 0xff
 800eade:	d901      	bls.n	800eae4 <nfcipDataRx+0x78>
                {
                    return RFAL_ERR_FRAMING;
 800eae0:	2309      	movs	r3, #9
 800eae2:	e000      	b.n	800eae6 <nfcipDataRx+0x7a>
                }
            }
        }
    }
    
    return ret;
 800eae4:	89fb      	ldrh	r3, [r7, #14]
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	3710      	adds	r7, #16
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}
 800eaee:	bf00      	nop
 800eaf0:	20000ea0 	.word	0x20000ea0

0800eaf4 <rfalNfcDepListenStartActivation>:


/*******************************************************************************/
ReturnCode rfalNfcDepListenStartActivation( const rfalNfcDepTargetParam *param, const uint8_t *atrReq, uint16_t atrReqLength, rfalNfcDepListenActvParam rxParam )
{
 800eaf4:	b082      	sub	sp, #8
 800eaf6:	b580      	push	{r7, lr}
 800eaf8:	b09c      	sub	sp, #112	@ 0x70
 800eafa:	af02      	add	r7, sp, #8
 800eafc:	60f8      	str	r0, [r7, #12]
 800eafe:	60b9      	str	r1, [r7, #8]
 800eb00:	677b      	str	r3, [r7, #116]	@ 0x74
 800eb02:	4613      	mov	r3, r2
 800eb04:	80fb      	strh	r3, [r7, #6]
    ReturnCode        ret;
    rfalNfcDepConfigs cfg;
    
    
    if( (param == NULL) || (atrReq == NULL) || (rxParam.rxLen == NULL) )
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d005      	beq.n	800eb18 <rfalNfcDepListenStartActivation+0x24>
 800eb0c:	68bb      	ldr	r3, [r7, #8]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d002      	beq.n	800eb18 <rfalNfcDepListenStartActivation+0x24>
 800eb12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d101      	bne.n	800eb1c <rfalNfcDepListenStartActivation+0x28>
    {
        return RFAL_ERR_PARAM;
 800eb18:	2307      	movs	r3, #7
 800eb1a:	e0f3      	b.n	800ed04 <rfalNfcDepListenStartActivation+0x210>
    }
    
    
    /*******************************************************************************/
    /*  Check whether is a valid ATR_REQ Compute NFC-DEP device                    */
    if( !rfalNfcDepIsAtrReq( atrReq, atrReqLength, NULL ) )
 800eb1c:	88fb      	ldrh	r3, [r7, #6]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	4619      	mov	r1, r3
 800eb22:	68b8      	ldr	r0, [r7, #8]
 800eb24:	f7ff fb20 	bl	800e168 <rfalNfcDepIsAtrReq>
 800eb28:	4603      	mov	r3, r0
 800eb2a:	f083 0301 	eor.w	r3, r3, #1
 800eb2e:	b2db      	uxtb	r3, r3
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d001      	beq.n	800eb38 <rfalNfcDepListenStartActivation+0x44>
    {
        return RFAL_ERR_PARAM;
 800eb34:	2307      	movs	r3, #7
 800eb36:	e0e5      	b.n	800ed04 <rfalNfcDepListenStartActivation+0x210>
    }
    
    rxParam.nfcDepDev->activation.Initiator.ATR_REQLen = (uint8_t)atrReqLength;                   /* nfcipIsAtrReq() is already checking Min and Max buffer lengths */ 
 800eb38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb3c:	88fa      	ldrh	r2, [r7, #6]
 800eb3e:	b2d2      	uxtb	r2, r2
 800eb40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    if( atrReqLength > 0U )                                                                       /* MISRA 21.18 */
 800eb44:	88fb      	ldrh	r3, [r7, #6]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d007      	beq.n	800eb5a <rfalNfcDepListenStartActivation+0x66>
    {
        RFAL_MEMCPY( (uint8_t*)&rxParam.nfcDepDev->activation.Initiator.ATR_REQ, atrReq, atrReqLength );
 800eb4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb4e:	4618      	mov	r0, r3
 800eb50:	88fb      	ldrh	r3, [r7, #6]
 800eb52:	461a      	mov	r2, r3
 800eb54:	68b9      	ldr	r1, [r7, #8]
 800eb56:	f002 fd4b 	bl	80115f0 <memcpy>
    }        
    
    rxParam.nfcDepDev->info.GBLen = (uint8_t)(atrReqLength - RFAL_NFCDEP_ATRREQ_MIN_LEN);
 800eb5a:	88fb      	ldrh	r3, [r7, #6]
 800eb5c:	b2da      	uxtb	r2, r3
 800eb5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb62:	3a10      	subs	r2, #16
 800eb64:	b2d2      	uxtb	r2, r2
 800eb66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    rxParam.nfcDepDev->info.DID   = rxParam.nfcDepDev->activation.Initiator.ATR_REQ.DID;
 800eb6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800eb6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb72:	7b12      	ldrb	r2, [r2, #12]
 800eb74:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    rxParam.nfcDepDev->info.NAD   = RFAL_NFCDEP_NAD_NO;                        /* Digital 1.1  16.6.2.9  Initiator SHALL NOT use NAD */
 800eb78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
    rxParam.nfcDepDev->info.LR    = rfalNfcDepPP2LR( rxParam.nfcDepDev->activation.Initiator.ATR_REQ.PPi );
 800eb82:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb86:	7bdb      	ldrb	r3, [r3, #15]
 800eb88:	091b      	lsrs	r3, r3, #4
 800eb8a:	b2da      	uxtb	r2, r3
 800eb8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb90:	f002 0203 	and.w	r2, r2, #3
 800eb94:	b2d2      	uxtb	r2, r2
 800eb96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    rxParam.nfcDepDev->info.FS    = rfalNfcDepLR2FS( rxParam.nfcDepDev->info.LR );
 800eb9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eb9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800eba2:	3301      	adds	r3, #1
 800eba4:	019b      	lsls	r3, r3, #6
 800eba6:	2bfd      	cmp	r3, #253	@ 0xfd
 800eba8:	d808      	bhi.n	800ebbc <rfalNfcDepListenStartActivation+0xc8>
 800ebaa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ebb2:	3301      	adds	r3, #1
 800ebb4:	b29b      	uxth	r3, r3
 800ebb6:	019b      	lsls	r3, r3, #6
 800ebb8:	b29a      	uxth	r2, r3
 800ebba:	e000      	b.n	800ebbe <rfalNfcDepListenStartActivation+0xca>
 800ebbc:	22fe      	movs	r2, #254	@ 0xfe
 800ebbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebc2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    rxParam.nfcDepDev->info.WT    = 0;
 800ebc6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebca:	2200      	movs	r2, #0
 800ebcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    rxParam.nfcDepDev->info.FWT   = NFCIP_NO_FWT;
 800ebd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebd4:	f04f 32ff 	mov.w	r2, #4294967295
 800ebd8:	649a      	str	r2, [r3, #72]	@ 0x48
    rxParam.nfcDepDev->info.dFWT  = NFCIP_NO_FWT;
 800ebda:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebde:	f04f 32ff 	mov.w	r2, #4294967295
 800ebe2:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    rfalGetBitRate( &rxParam.nfcDepDev->info.DSI, &rxParam.nfcDepDev->info.DRI );
 800ebe4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebe8:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 800ebec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebf0:	3355      	adds	r3, #85	@ 0x55
 800ebf2:	4619      	mov	r1, r3
 800ebf4:	4610      	mov	r0, r2
 800ebf6:	f7f2 ffc7 	bl	8001b88 <rfalGetBitRate>
    
    
    /* Store Device Info location, updated upon a PSL  */
    gNfcip.nfcDepDev = rxParam.nfcDepDev;
 800ebfa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ebfe:	4a45      	ldr	r2, [pc, #276]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ec00:	6793      	str	r3, [r2, #120]	@ 0x78
    
    
    /*******************************************************************************/
    cfg.did = rxParam.nfcDepDev->activation.Initiator.ATR_REQ.DID;
 800ec02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ec06:	7b1b      	ldrb	r3, [r3, #12]
 800ec08:	75fb      	strb	r3, [r7, #23]
    cfg.nad = RFAL_NFCDEP_NAD_NO;
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	763b      	strb	r3, [r7, #24]
    
    cfg.fwt   = RFAL_NFCDEP_MAX_FWT;
 800ec0e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800ec12:	65fb      	str	r3, [r7, #92]	@ 0x5c
    cfg.dFwt  = RFAL_NFCDEP_WT_DELTA;
 800ec14:	230c      	movs	r3, #12
 800ec16:	663b      	str	r3, [r7, #96]	@ 0x60

    cfg.br = param->brt;
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	7b1b      	ldrb	r3, [r3, #12]
 800ec1c:	76bb      	strb	r3, [r7, #26]
    cfg.bs = param->bst;
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	7adb      	ldrb	r3, [r3, #11]
 800ec22:	767b      	strb	r3, [r7, #25]
    
    cfg.lr = rfalNfcDepPP2LR(param->ppt);
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	7b9b      	ldrb	r3, [r3, #14]
 800ec28:	091b      	lsrs	r3, r3, #4
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	f003 0303 	and.w	r3, r3, #3
 800ec30:	b2db      	uxtb	r3, r3
 800ec32:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    
    cfg.gbLen = param->GBtLen;
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ec3c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    if( cfg.gbLen > 0U )          /* MISRA 21.18 */
 800ec40:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d00b      	beq.n	800ec60 <rfalNfcDepListenStartActivation+0x16c>
    {
        RFAL_MEMCPY(cfg.gb, param->GBt, cfg.gbLen);
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f103 010f 	add.w	r1, r3, #15
 800ec4e:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800ec52:	461a      	mov	r2, r3
 800ec54:	f107 0314 	add.w	r3, r7, #20
 800ec58:	3312      	adds	r3, #18
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f002 fcc8 	bl	80115f0 <memcpy>
    }
    
    cfg.nfcidLen = RFAL_NFCDEP_NFCID3_LEN;
 800ec60:	230a      	movs	r3, #10
 800ec62:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    RFAL_MEMCPY(cfg.nfcid, param->nfcid3, RFAL_NFCDEP_NFCID3_LEN);
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	1c5a      	adds	r2, r3, #1
 800ec6a:	f107 031b 	add.w	r3, r7, #27
 800ec6e:	6810      	ldr	r0, [r2, #0]
 800ec70:	6851      	ldr	r1, [r2, #4]
 800ec72:	6018      	str	r0, [r3, #0]
 800ec74:	6059      	str	r1, [r3, #4]
 800ec76:	8912      	ldrh	r2, [r2, #8]
 800ec78:	811a      	strh	r2, [r3, #8]

    cfg.to = param->to;
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	7b5b      	ldrb	r3, [r3, #13]
 800ec7e:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
    
    cfg.role     = RFAL_NFCDEP_ROLE_TARGET;
 800ec82:	2301      	movs	r3, #1
 800ec84:	753b      	strb	r3, [r7, #20]
    cfg.oper     = param->operParam;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ec8c:	75bb      	strb	r3, [r7, #22]
    cfg.commMode = param->commMode;
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	781b      	ldrb	r3, [r3, #0]
 800ec92:	757b      	strb	r3, [r7, #21]

    rfalNfcDepInitialize();
 800ec94:	f7ff f996 	bl	800dfc4 <rfalNfcDepInitialize>
    nfcipConfig( &cfg );
 800ec98:	f107 0314 	add.w	r3, r7, #20
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7ff f819 	bl	800dcd4 <nfcipConfig>
        
    
    /*******************************************************************************/
    /*  Reply with ATR RES to Initiator                                            */
    /*******************************************************************************/
    gNfcip.rxBuf        = (uint8_t*)rxParam.rxBuf;
 800eca2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800eca4:	4a1b      	ldr	r2, [pc, #108]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800eca6:	6653      	str	r3, [r2, #100]	@ 0x64
    gNfcip.rxBufLen     = sizeof(rfalNfcDepBufFormat);
 800eca8:	4b1a      	ldr	r3, [pc, #104]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ecaa:	f240 1203 	movw	r2, #259	@ 0x103
 800ecae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    gNfcip.rxRcvdLen    = rxParam.rxLen;
 800ecb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ecb4:	4a17      	ldr	r2, [pc, #92]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ecb6:	66d3      	str	r3, [r2, #108]	@ 0x6c
    gNfcip.rxBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;
 800ecb8:	4b16      	ldr	r3, [pc, #88]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ecba:	2205      	movs	r2, #5
 800ecbc:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    gNfcip.isChaining   = rxParam.isRxChaining;
 800ecc0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ecc2:	4a14      	ldr	r2, [pc, #80]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ecc4:	6753      	str	r3, [r2, #116]	@ 0x74
    gNfcip.txBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;
 800ecc6:	4b13      	ldr	r3, [pc, #76]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ecc8:	2205      	movs	r2, #5
 800ecca:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
   
    RFAL_EXIT_ON_ERR( ret, nfcipTx( NFCIP_CMD_ATR_RES, (uint8_t*) gNfcip.rxBuf, NULL, 0, 0, NFCIP_NO_FWT ) );
 800ecce:	4b11      	ldr	r3, [pc, #68]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ecd0:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 800ecd2:	f04f 33ff 	mov.w	r3, #4294967295
 800ecd6:	9301      	str	r3, [sp, #4]
 800ecd8:	2300      	movs	r3, #0
 800ecda:	9300      	str	r3, [sp, #0]
 800ecdc:	2300      	movs	r3, #0
 800ecde:	2200      	movs	r2, #0
 800ece0:	2001      	movs	r0, #1
 800ece2:	f7fe fe69 	bl	800d9b8 <nfcipTx>
 800ece6:	4603      	mov	r3, r0
 800ece8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800ecec:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d002      	beq.n	800ecfa <rfalNfcDepListenStartActivation+0x206>
 800ecf4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800ecf8:	e004      	b.n	800ed04 <rfalNfcDepListenStartActivation+0x210>
    
    gNfcip.state = NFCIP_ST_TARG_WAIT_ACTV;
 800ecfa:	4b06      	ldr	r3, [pc, #24]	@ (800ed14 <rfalNfcDepListenStartActivation+0x220>)
 800ecfc:	220b      	movs	r2, #11
 800ecfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    
    return RFAL_ERR_NONE;
 800ed02:	2300      	movs	r3, #0
}
 800ed04:	4618      	mov	r0, r3
 800ed06:	3768      	adds	r7, #104	@ 0x68
 800ed08:	46bd      	mov	sp, r7
 800ed0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ed0e:	b002      	add	sp, #8
 800ed10:	4770      	bx	lr
 800ed12:	bf00      	nop
 800ed14:	20000ea0 	.word	0x20000ea0

0800ed18 <rfalNfcDepListenGetActivationStatus>:


/*******************************************************************************/
ReturnCode rfalNfcDepListenGetActivationStatus( void )
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b086      	sub	sp, #24
 800ed1c:	af04      	add	r7, sp, #16
    ReturnCode err;
    uint8_t    BRS;
    
    BRS = RFAL_NFCDEP_BRS_MAINTAIN;
 800ed1e:	23c0      	movs	r3, #192	@ 0xc0
 800ed20:	717b      	strb	r3, [r7, #5]
    
    err = nfcipTargetHandleActivation( gNfcip.nfcDepDev, &BRS );
 800ed22:	4b2f      	ldr	r3, [pc, #188]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800ed24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed26:	1d7a      	adds	r2, r7, #5
 800ed28:	4611      	mov	r1, r2
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	f7ff fa52 	bl	800e1d4 <nfcipTargetHandleActivation>
 800ed30:	4603      	mov	r3, r0
 800ed32:	80fb      	strh	r3, [r7, #6]
    
    switch (err)
 800ed34:	88fb      	ldrh	r3, [r7, #6]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d002      	beq.n	800ed40 <rfalNfcDepListenGetActivationStatus+0x28>
 800ed3a:	2b02      	cmp	r3, #2
 800ed3c:	d048      	beq.n	800edd0 <rfalNfcDepListenGetActivationStatus+0xb8>
 800ed3e:	e034      	b.n	800edaa <rfalNfcDepListenGetActivationStatus+0x92>
    {
        case RFAL_ERR_NONE:
            
            if( BRS != RFAL_NFCDEP_BRS_MAINTAIN )
 800ed40:	797b      	ldrb	r3, [r7, #5]
 800ed42:	2bc0      	cmp	r3, #192	@ 0xc0
 800ed44:	d046      	beq.n	800edd4 <rfalNfcDepListenGetActivationStatus+0xbc>
            {
                /* DSI codes the bit rate from Initiator to Target */
                /* DRI codes the bit rate from Target to Initiator */
                
                if( gNfcip.cfg.commMode == RFAL_NFCDEP_COMM_ACTIVE )
 800ed46:	4b26      	ldr	r3, [pc, #152]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800ed48:	785b      	ldrb	r3, [r3, #1]
 800ed4a:	2b01      	cmp	r3, #1
 800ed4c:	d112      	bne.n	800ed74 <rfalNfcDepListenGetActivationStatus+0x5c>
                {
                    RFAL_EXIT_ON_ERR( err, rfalSetMode( RFAL_MODE_LISTEN_ACTIVE_P2P, gNfcip.nfcDepDev->info.DRI, gNfcip.nfcDepDev->info.DSI ));
 800ed4e:	4b24      	ldr	r3, [pc, #144]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800ed50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed52:	f893 1055 	ldrb.w	r1, [r3, #85]	@ 0x55
 800ed56:	4b22      	ldr	r3, [pc, #136]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800ed58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed5a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800ed5e:	461a      	mov	r2, r3
 800ed60:	200d      	movs	r0, #13
 800ed62:	f7f2 fb13 	bl	800138c <rfalSetMode>
 800ed66:	4603      	mov	r3, r0
 800ed68:	80fb      	strh	r3, [r7, #6]
 800ed6a:	88fb      	ldrh	r3, [r7, #6]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d031      	beq.n	800edd4 <rfalNfcDepListenGetActivationStatus+0xbc>
 800ed70:	88fb      	ldrh	r3, [r7, #6]
 800ed72:	e031      	b.n	800edd8 <rfalNfcDepListenGetActivationStatus+0xc0>
                }
                else
                {
                    RFAL_EXIT_ON_ERR( err, rfalSetMode( ((RFAL_BR_106 == gNfcip.nfcDepDev->info.DRI) ? RFAL_MODE_LISTEN_NFCA : RFAL_MODE_LISTEN_NFCF), gNfcip.nfcDepDev->info.DRI, gNfcip.nfcDepDev->info.DSI ));
 800ed74:	4b1a      	ldr	r3, [pc, #104]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800ed76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed78:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d101      	bne.n	800ed84 <rfalNfcDepListenGetActivationStatus+0x6c>
 800ed80:	200a      	movs	r0, #10
 800ed82:	e000      	b.n	800ed86 <rfalNfcDepListenGetActivationStatus+0x6e>
 800ed84:	200c      	movs	r0, #12
 800ed86:	4b16      	ldr	r3, [pc, #88]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800ed88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed8a:	f893 1055 	ldrb.w	r1, [r3, #85]	@ 0x55
 800ed8e:	4b14      	ldr	r3, [pc, #80]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800ed90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed92:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800ed96:	461a      	mov	r2, r3
 800ed98:	f7f2 faf8 	bl	800138c <rfalSetMode>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	80fb      	strh	r3, [r7, #6]
 800eda0:	88fb      	ldrh	r3, [r7, #6]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d016      	beq.n	800edd4 <rfalNfcDepListenGetActivationStatus+0xbc>
 800eda6:	88fb      	ldrh	r3, [r7, #6]
 800eda8:	e016      	b.n	800edd8 <rfalNfcDepListenGetActivationStatus+0xc0>
            break;
            
        case RFAL_ERR_PROTO:
        default:
            // re-enable receiving of data
            nfcDepReEnableRx( gNfcip.rxBuf, gNfcip.rxBufLen, gNfcip.rxRcvdLen );
 800edaa:	4b0d      	ldr	r3, [pc, #52]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800edac:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800edae:	4b0c      	ldr	r3, [pc, #48]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800edb0:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 800edb4:	4b0a      	ldr	r3, [pc, #40]	@ (800ede0 <rfalNfcDepListenGetActivationStatus+0xc8>)
 800edb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800edb8:	f04f 30ff 	mov.w	r0, #4294967295
 800edbc:	9002      	str	r0, [sp, #8]
 800edbe:	2004      	movs	r0, #4
 800edc0:	9001      	str	r0, [sp, #4]
 800edc2:	9300      	str	r3, [sp, #0]
 800edc4:	460b      	mov	r3, r1
 800edc6:	2100      	movs	r1, #0
 800edc8:	2000      	movs	r0, #0
 800edca:	f7f3 f9af 	bl	800212c <rfalTransceiveBlockingTx>
            break;
 800edce:	e002      	b.n	800edd6 <rfalNfcDepListenGetActivationStatus+0xbe>
            break;
 800edd0:	bf00      	nop
 800edd2:	e000      	b.n	800edd6 <rfalNfcDepListenGetActivationStatus+0xbe>
            break;
 800edd4:	bf00      	nop
    }
    
    return err;
 800edd6:	88fb      	ldrh	r3, [r7, #6]
}
 800edd8:	4618      	mov	r0, r3
 800edda:	3708      	adds	r7, #8
 800eddc:	46bd      	mov	sp, r7
 800edde:	bd80      	pop	{r7, pc}
 800ede0:	20000ea0 	.word	0x20000ea0

0800ede4 <rfalNfcDepStartTransceive>:


/*******************************************************************************/
ReturnCode rfalNfcDepStartTransceive( const rfalNfcDepTxRxParam *param )
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b08a      	sub	sp, #40	@ 0x28
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
    rfalNfcDepDEPParams nfcDepParams;
    
    nfcDepParams.txBuf        = (uint8_t *)param->txBuf;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	60fb      	str	r3, [r7, #12]
    nfcDepParams.txBufLen     = param->txBufLen;
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	889b      	ldrh	r3, [r3, #4]
 800edf6:	823b      	strh	r3, [r7, #16]
    nfcDepParams.txChaining   = param->isTxChaining;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	799b      	ldrb	r3, [r3, #6]
 800edfc:	74fb      	strb	r3, [r7, #19]
    nfcDepParams.txBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;  /* position in txBuf where actual outgoing data is located */
 800edfe:	2305      	movs	r3, #5
 800ee00:	74bb      	strb	r3, [r7, #18]
    nfcDepParams.did          = RFAL_NFCDEP_DID_KEEP;
 800ee02:	23ff      	movs	r3, #255	@ 0xff
 800ee04:	723b      	strb	r3, [r7, #8]
    nfcDepParams.rxBufPaylPos = RFAL_NFCDEP_DEPREQ_HEADER_LEN;
 800ee06:	2305      	movs	r3, #5
 800ee08:	76bb      	strb	r3, [r7, #26]
    nfcDepParams.rxBuf        = (uint8_t *)param->rxBuf;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	689b      	ldr	r3, [r3, #8]
 800ee0e:	617b      	str	r3, [r7, #20]
    nfcDepParams.rxBufLen     = sizeof(rfalNfcDepBufFormat);
 800ee10:	f240 1303 	movw	r3, #259	@ 0x103
 800ee14:	833b      	strh	r3, [r7, #24]
    nfcDepParams.fsc          = param->FSx;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	8b9b      	ldrh	r3, [r3, #28]
 800ee1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
    nfcDepParams.fwt          = param->FWT;
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	695b      	ldr	r3, [r3, #20]
 800ee20:	61fb      	str	r3, [r7, #28]
    nfcDepParams.dFwt         = param->dFWT;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	699b      	ldr	r3, [r3, #24]
 800ee26:	623b      	str	r3, [r7, #32]

    gNfcip.rxRcvdLen          = param->rxLen;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	68db      	ldr	r3, [r3, #12]
 800ee2c:	4a07      	ldr	r2, [pc, #28]	@ (800ee4c <rfalNfcDepStartTransceive+0x68>)
 800ee2e:	66d3      	str	r3, [r2, #108]	@ 0x6c
    gNfcip.isChaining         = param->isRxChaining;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	691b      	ldr	r3, [r3, #16]
 800ee34:	4a05      	ldr	r2, [pc, #20]	@ (800ee4c <rfalNfcDepStartTransceive+0x68>)
 800ee36:	6753      	str	r3, [r2, #116]	@ 0x74

    nfcipSetDEPParams(&nfcDepParams);
 800ee38:	f107 0308 	add.w	r3, r7, #8
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f7ff f92b 	bl	800e098 <nfcipSetDEPParams>
    
    return RFAL_ERR_NONE;
 800ee42:	2300      	movs	r3, #0
}
 800ee44:	4618      	mov	r0, r3
 800ee46:	3728      	adds	r7, #40	@ 0x28
 800ee48:	46bd      	mov	sp, r7
 800ee4a:	bd80      	pop	{r7, pc}
 800ee4c:	20000ea0 	.word	0x20000ea0

0800ee50 <rfalNfcDepGetTransceiveStatus>:


/*******************************************************************************/
ReturnCode rfalNfcDepGetTransceiveStatus( void )
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	af00      	add	r7, sp, #0
    return nfcipRun( gNfcip.rxRcvdLen, gNfcip.isChaining );
 800ee54:	4b05      	ldr	r3, [pc, #20]	@ (800ee6c <rfalNfcDepGetTransceiveStatus+0x1c>)
 800ee56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ee58:	4a04      	ldr	r2, [pc, #16]	@ (800ee6c <rfalNfcDepGetTransceiveStatus+0x1c>)
 800ee5a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ee5c:	4611      	mov	r1, r2
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f7fe ff7a 	bl	800dd58 <nfcipRun>
 800ee64:	4603      	mov	r3, r0
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	bd80      	pop	{r7, pc}
 800ee6a:	bf00      	nop
 800ee6c:	20000ea0 	.word	0x20000ea0

0800ee70 <rfalNfcDepPdu2BLockParam>:



 /*******************************************************************************/
 static void rfalNfcDepPdu2BLockParam( rfalNfcDepPduTxRxParam pduParam, rfalNfcDepTxRxParam *blockParam, uint16_t txPos, uint16_t rxPos )
{
 800ee70:	b084      	sub	sp, #16
 800ee72:	b480      	push	{r7}
 800ee74:	b083      	sub	sp, #12
 800ee76:	af00      	add	r7, sp, #0
 800ee78:	f107 0c10 	add.w	ip, r7, #16
 800ee7c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    uint16_t maxInfLen;
    
    RFAL_NO_WARNING(rxPos); /* Keep this param for future use */

    blockParam->DID    = pduParam.DID;
 800ee80:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800ee84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee86:	779a      	strb	r2, [r3, #30]
    blockParam->FSx    = pduParam.FSx;
 800ee88:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800ee8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee8c:	839a      	strh	r2, [r3, #28]
    blockParam->FWT    = pduParam.FWT;
 800ee8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ee90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee92:	615a      	str	r2, [r3, #20]
    blockParam->dFWT   = pduParam.dFWT;
 800ee94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee98:	619a      	str	r2, [r3, #24]

    /* Calculate max INF/Payload to be sent to other device */
    maxInfLen  = (blockParam->FSx - (RFAL_NFCDEP_HEADER + RFAL_NFCDEP_DEP_PFB_LEN));
 800ee9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee9c:	8b9b      	ldrh	r3, [r3, #28]
 800ee9e:	3b03      	subs	r3, #3
 800eea0:	80fb      	strh	r3, [r7, #6]
    maxInfLen += ((blockParam->DID != RFAL_NFCDEP_DID_NO) ? RFAL_NFCDEP_DID_LEN : 0U);
 800eea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea4:	7f9b      	ldrb	r3, [r3, #30]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d001      	beq.n	800eeae <rfalNfcDepPdu2BLockParam+0x3e>
 800eeaa:	2201      	movs	r2, #1
 800eeac:	e000      	b.n	800eeb0 <rfalNfcDepPdu2BLockParam+0x40>
 800eeae:	2200      	movs	r2, #0
 800eeb0:	88fb      	ldrh	r3, [r7, #6]
 800eeb2:	4413      	add	r3, r2
 800eeb4:	80fb      	strh	r3, [r7, #6]


    if( (pduParam.txBufLen - txPos) > maxInfLen )
 800eeb6:	8abb      	ldrh	r3, [r7, #20]
 800eeb8:	461a      	mov	r2, r3
 800eeba:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800eebc:	1ad2      	subs	r2, r2, r3
 800eebe:	88fb      	ldrh	r3, [r7, #6]
 800eec0:	429a      	cmp	r2, r3
 800eec2:	dd06      	ble.n	800eed2 <rfalNfcDepPdu2BLockParam+0x62>
    {
        blockParam->isTxChaining = true;
 800eec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eec6:	2201      	movs	r2, #1
 800eec8:	719a      	strb	r2, [r3, #6]
        blockParam->txBufLen     = maxInfLen;
 800eeca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eecc:	88fa      	ldrh	r2, [r7, #6]
 800eece:	809a      	strh	r2, [r3, #4]
 800eed0:	e008      	b.n	800eee4 <rfalNfcDepPdu2BLockParam+0x74>
    }
    else
    {
        blockParam->isTxChaining = false;
 800eed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eed4:	2200      	movs	r2, #0
 800eed6:	719a      	strb	r2, [r3, #6]
        blockParam->txBufLen     = (pduParam.txBufLen - txPos);
 800eed8:	8aba      	ldrh	r2, [r7, #20]
 800eeda:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800eedc:	1ad3      	subs	r3, r2, r3
 800eede:	b29a      	uxth	r2, r3
 800eee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eee2:	809a      	strh	r2, [r3, #4]
    }

    /* TxBuf is moved to the beginning for every Block */
    blockParam->txBuf        = (rfalNfcDepBufFormat*)pduParam.txBuf;   /*  PRQA S 0310 # MISRA 11.3 - Intentional safe cast to avoiding large buffer duplication */
 800eee4:	693a      	ldr	r2, [r7, #16]
 800eee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eee8:	601a      	str	r2, [r3, #0]
    blockParam->rxBuf        = pduParam.tmpBuf;                        /* Simply using the pdu buffer is not possible because of current ACK handling */
 800eeea:	6a3a      	ldr	r2, [r7, #32]
 800eeec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeee:	609a      	str	r2, [r3, #8]
    blockParam->isRxChaining = &gNfcip.isPDURxChaining;
 800eef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eef2:	4a06      	ldr	r2, [pc, #24]	@ (800ef0c <rfalNfcDepPdu2BLockParam+0x9c>)
 800eef4:	611a      	str	r2, [r3, #16]
    blockParam->rxLen        = pduParam.rxLen;
 800eef6:	69fa      	ldr	r2, [r7, #28]
 800eef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eefa:	60da      	str	r2, [r3, #12]
}
 800eefc:	bf00      	nop
 800eefe:	370c      	adds	r7, #12
 800ef00:	46bd      	mov	sp, r7
 800ef02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef06:	b004      	add	sp, #16
 800ef08:	4770      	bx	lr
 800ef0a:	bf00      	nop
 800ef0c:	20000f4c 	.word	0x20000f4c

0800ef10 <rfalNfcDepStartPduTransceive>:
 
 
/*******************************************************************************/
ReturnCode rfalNfcDepStartPduTransceive( rfalNfcDepPduTxRxParam param )
{
 800ef10:	b084      	sub	sp, #16
 800ef12:	b5b0      	push	{r4, r5, r7, lr}
 800ef14:	b090      	sub	sp, #64	@ 0x40
 800ef16:	af08      	add	r7, sp, #32
 800ef18:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800ef1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    rfalNfcDepTxRxParam txRxParam;
    
    /* Initialize and store APDU context */
    gNfcip.PDUParam = param;
 800ef20:	4b1a      	ldr	r3, [pc, #104]	@ (800ef8c <rfalNfcDepStartPduTransceive+0x7c>)
 800ef22:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 800ef26:	f107 0530 	add.w	r5, r7, #48	@ 0x30
 800ef2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ef2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ef2e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ef32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    gNfcip.PDUTxPos = 0;
 800ef36:	4b15      	ldr	r3, [pc, #84]	@ (800ef8c <rfalNfcDepStartPduTransceive+0x7c>)
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
    gNfcip.PDURxPos = 0;
 800ef3e:	4b13      	ldr	r3, [pc, #76]	@ (800ef8c <rfalNfcDepStartPduTransceive+0x7c>)
 800ef40:	2200      	movs	r2, #0
 800ef42:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
    
    /* Convert PDU TxRxParams to Block TxRxParams */
    rfalNfcDepPdu2BLockParam( gNfcip.PDUParam, &txRxParam, gNfcip.PDUTxPos, gNfcip.PDURxPos );
 800ef46:	4b11      	ldr	r3, [pc, #68]	@ (800ef8c <rfalNfcDepStartPduTransceive+0x7c>)
 800ef48:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 800ef4c:	4a0f      	ldr	r2, [pc, #60]	@ (800ef8c <rfalNfcDepStartPduTransceive+0x7c>)
 800ef4e:	f8b2 20aa 	ldrh.w	r2, [r2, #170]	@ 0xaa
 800ef52:	4d0e      	ldr	r5, [pc, #56]	@ (800ef8c <rfalNfcDepStartPduTransceive+0x7c>)
 800ef54:	9206      	str	r2, [sp, #24]
 800ef56:	9305      	str	r3, [sp, #20]
 800ef58:	463b      	mov	r3, r7
 800ef5a:	9304      	str	r3, [sp, #16]
 800ef5c:	466c      	mov	r4, sp
 800ef5e:	f105 0398 	add.w	r3, r5, #152	@ 0x98
 800ef62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ef64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ef68:	f105 0388 	add.w	r3, r5, #136	@ 0x88
 800ef6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ef6e:	f7ff ff7f 	bl	800ee70 <rfalNfcDepPdu2BLockParam>
    
    return rfalNfcDepStartTransceive( &txRxParam );
 800ef72:	463b      	mov	r3, r7
 800ef74:	4618      	mov	r0, r3
 800ef76:	f7ff ff35 	bl	800ede4 <rfalNfcDepStartTransceive>
 800ef7a:	4603      	mov	r3, r0
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	3720      	adds	r7, #32
 800ef80:	46bd      	mov	sp, r7
 800ef82:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800ef86:	b004      	add	sp, #16
 800ef88:	4770      	bx	lr
 800ef8a:	bf00      	nop
 800ef8c:	20000ea0 	.word	0x20000ea0

0800ef90 <rfalNfcDepGetPduTransceiveStatus>:
 
 
/*******************************************************************************/
ReturnCode rfalNfcDepGetPduTransceiveStatus( void )
{
 800ef90:	b5b0      	push	{r4, r5, r7, lr}
 800ef92:	b092      	sub	sp, #72	@ 0x48
 800ef94:	af08      	add	r7, sp, #32
    ReturnCode          ret;
    rfalNfcDepTxRxParam txRxParam;
    
    ret = rfalNfcDepGetTransceiveStatus();
 800ef96:	f7ff ff5b 	bl	800ee50 <rfalNfcDepGetTransceiveStatus>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    switch( ret )
 800ef9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d004      	beq.n	800efae <rfalNfcDepGetPduTransceiveStatus+0x1e>
 800efa4:	2b0d      	cmp	r3, #13
 800efa6:	d048      	beq.n	800f03a <rfalNfcDepGetPduTransceiveStatus+0xaa>
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
        
        /*******************************************************************************/
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800efa8:	bf00      	nop
    }
    
    return ret;
 800efaa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800efac:	e091      	b.n	800f0d2 <rfalNfcDepGetPduTransceiveStatus+0x142>
            if( gNfcip.isTxChaining )
 800efae:	4b4b      	ldr	r3, [pc, #300]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800efb0:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d040      	beq.n	800f03a <rfalNfcDepGetPduTransceiveStatus+0xaa>
                gNfcip.PDUTxPos += gNfcip.txBufLen;
 800efb8:	4b48      	ldr	r3, [pc, #288]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800efba:	f8b3 20a8 	ldrh.w	r2, [r3, #168]	@ 0xa8
 800efbe:	4b47      	ldr	r3, [pc, #284]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800efc0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800efc4:	4413      	add	r3, r2
 800efc6:	b29a      	uxth	r2, r3
 800efc8:	4b44      	ldr	r3, [pc, #272]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800efca:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
                rfalNfcDepPdu2BLockParam( gNfcip.PDUParam, &txRxParam, gNfcip.PDUTxPos, gNfcip.PDURxPos );
 800efce:	4b43      	ldr	r3, [pc, #268]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800efd0:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 800efd4:	4a41      	ldr	r2, [pc, #260]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800efd6:	f8b2 20aa 	ldrh.w	r2, [r2, #170]	@ 0xaa
 800efda:	4d40      	ldr	r5, [pc, #256]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800efdc:	9206      	str	r2, [sp, #24]
 800efde:	9305      	str	r3, [sp, #20]
 800efe0:	1d3b      	adds	r3, r7, #4
 800efe2:	9304      	str	r3, [sp, #16]
 800efe4:	466c      	mov	r4, sp
 800efe6:	f105 0398 	add.w	r3, r5, #152	@ 0x98
 800efea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800efec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800eff0:	f105 0388 	add.w	r3, r5, #136	@ 0x88
 800eff4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800eff6:	f7ff ff3b 	bl	800ee70 <rfalNfcDepPdu2BLockParam>
                if( txRxParam.txBufLen > 0U )      /* MISRA 21.18 */
 800effa:	893b      	ldrh	r3, [r7, #8]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d00f      	beq.n	800f020 <rfalNfcDepGetPduTransceiveStatus+0x90>
                    RFAL_MEMCPY( gNfcip.PDUParam.txBuf->pdu, &gNfcip.PDUParam.txBuf->pdu[gNfcip.PDUTxPos], txRxParam.txBufLen );
 800f000:	4b36      	ldr	r3, [pc, #216]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f006:	1d58      	adds	r0, r3, #5
 800f008:	4b34      	ldr	r3, [pc, #208]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f00a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f00e:	4a33      	ldr	r2, [pc, #204]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f010:	f8b2 20a8 	ldrh.w	r2, [r2, #168]	@ 0xa8
 800f014:	4413      	add	r3, r2
 800f016:	3305      	adds	r3, #5
 800f018:	893a      	ldrh	r2, [r7, #8]
 800f01a:	4619      	mov	r1, r3
 800f01c:	f002 fae8 	bl	80115f0 <memcpy>
                RFAL_EXIT_ON_ERR( ret, rfalNfcDepStartTransceive( &txRxParam ) );
 800f020:	1d3b      	adds	r3, r7, #4
 800f022:	4618      	mov	r0, r3
 800f024:	f7ff fede 	bl	800ede4 <rfalNfcDepStartTransceive>
 800f028:	4603      	mov	r3, r0
 800f02a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f02c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d001      	beq.n	800f036 <rfalNfcDepGetPduTransceiveStatus+0xa6>
 800f032:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f034:	e04d      	b.n	800f0d2 <rfalNfcDepGetPduTransceiveStatus+0x142>
                return RFAL_ERR_BUSY;
 800f036:	2302      	movs	r3, #2
 800f038:	e04b      	b.n	800f0d2 <rfalNfcDepGetPduTransceiveStatus+0x142>
            if( gNfcip.PDUParam.rxLen == NULL )
 800f03a:	4b28      	ldr	r3, [pc, #160]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f03c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f040:	2b00      	cmp	r3, #0
 800f042:	d106      	bne.n	800f052 <rfalNfcDepGetPduTransceiveStatus+0xc2>
                if( ret == RFAL_ERR_AGAIN  )
 800f044:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f046:	2b0d      	cmp	r3, #13
 800f048:	d101      	bne.n	800f04e <rfalNfcDepGetPduTransceiveStatus+0xbe>
                    return RFAL_ERR_NOTSUPP;
 800f04a:	2318      	movs	r3, #24
 800f04c:	e041      	b.n	800f0d2 <rfalNfcDepGetPduTransceiveStatus+0x142>
                return RFAL_ERR_NONE;
 800f04e:	2300      	movs	r3, #0
 800f050:	e03f      	b.n	800f0d2 <rfalNfcDepGetPduTransceiveStatus+0x142>
            if( (*gNfcip.PDUParam.rxLen) > 0U )    /* MISRA 21.18 */
 800f052:	4b22      	ldr	r3, [pc, #136]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f054:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f058:	881b      	ldrh	r3, [r3, #0]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d02c      	beq.n	800f0b8 <rfalNfcDepGetPduTransceiveStatus+0x128>
                if( (uint16_t)((uint16_t)gNfcip.PDURxPos + (*gNfcip.PDUParam.rxLen)) > RFAL_FEATURE_NFC_DEP_PDU_MAX_LEN )
 800f05e:	4b1f      	ldr	r3, [pc, #124]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f060:	f8b3 20aa 	ldrh.w	r2, [r3, #170]	@ 0xaa
 800f064:	4b1d      	ldr	r3, [pc, #116]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f066:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f06a:	881b      	ldrh	r3, [r3, #0]
 800f06c:	4413      	add	r3, r2
 800f06e:	b29b      	uxth	r3, r3
 800f070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f074:	d901      	bls.n	800f07a <rfalNfcDepGetPduTransceiveStatus+0xea>
                    return RFAL_ERR_NOMEM;
 800f076:	2301      	movs	r3, #1
 800f078:	e02b      	b.n	800f0d2 <rfalNfcDepGetPduTransceiveStatus+0x142>
                RFAL_MEMCPY( &gNfcip.PDUParam.rxBuf->pdu[gNfcip.PDURxPos], gNfcip.PDUParam.tmpBuf->inf, *gNfcip.PDUParam.rxLen );
 800f07a:	4b18      	ldr	r3, [pc, #96]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f080:	4a16      	ldr	r2, [pc, #88]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f082:	f8b2 20aa 	ldrh.w	r2, [r2, #170]	@ 0xaa
 800f086:	4413      	add	r3, r2
 800f088:	1d58      	adds	r0, r3, #5
 800f08a:	4b14      	ldr	r3, [pc, #80]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f08c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f090:	1d59      	adds	r1, r3, #5
 800f092:	4b12      	ldr	r3, [pc, #72]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f094:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f098:	881b      	ldrh	r3, [r3, #0]
 800f09a:	461a      	mov	r2, r3
 800f09c:	f002 faa8 	bl	80115f0 <memcpy>
                gNfcip.PDURxPos += *gNfcip.PDUParam.rxLen;
 800f0a0:	4b0e      	ldr	r3, [pc, #56]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f0a2:	f8b3 20aa 	ldrh.w	r2, [r3, #170]	@ 0xaa
 800f0a6:	4b0d      	ldr	r3, [pc, #52]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f0a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f0ac:	881b      	ldrh	r3, [r3, #0]
 800f0ae:	4413      	add	r3, r2
 800f0b0:	b29a      	uxth	r2, r3
 800f0b2:	4b0a      	ldr	r3, [pc, #40]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f0b4:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
            *gNfcip.PDUParam.rxLen = gNfcip.PDURxPos;
 800f0b8:	4b08      	ldr	r3, [pc, #32]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f0ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f0be:	4a07      	ldr	r2, [pc, #28]	@ (800f0dc <rfalNfcDepGetPduTransceiveStatus+0x14c>)
 800f0c0:	f8b2 20aa 	ldrh.w	r2, [r2, #170]	@ 0xaa
 800f0c4:	801a      	strh	r2, [r3, #0]
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
 800f0c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f0c8:	2b0d      	cmp	r3, #13
 800f0ca:	d101      	bne.n	800f0d0 <rfalNfcDepGetPduTransceiveStatus+0x140>
 800f0cc:	2302      	movs	r3, #2
 800f0ce:	e000      	b.n	800f0d2 <rfalNfcDepGetPduTransceiveStatus+0x142>
 800f0d0:	2300      	movs	r3, #0
 }
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	3728      	adds	r7, #40	@ 0x28
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bdb0      	pop	{r4, r5, r7, pc}
 800f0da:	bf00      	nop
 800f0dc:	20000ea0 	.word	0x20000ea0

0800f0e0 <rfalNfcvParseError>:
******************************************************************************
*/

/*******************************************************************************/
static ReturnCode rfalNfcvParseError( uint8_t err )
{
 800f0e0:	b480      	push	{r7}
 800f0e2:	b083      	sub	sp, #12
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	71fb      	strb	r3, [r7, #7]
    switch(err)
 800f0ea:	79fb      	ldrb	r3, [r7, #7]
 800f0ec:	3b01      	subs	r3, #1
 800f0ee:	2b12      	cmp	r3, #18
 800f0f0:	d82e      	bhi.n	800f150 <rfalNfcvParseError+0x70>
 800f0f2:	a201      	add	r2, pc, #4	@ (adr r2, 800f0f8 <rfalNfcvParseError+0x18>)
 800f0f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0f8:	0800f145 	.word	0x0800f145
 800f0fc:	0800f149 	.word	0x0800f149
 800f100:	0800f145 	.word	0x0800f145
 800f104:	0800f151 	.word	0x0800f151
 800f108:	0800f151 	.word	0x0800f151
 800f10c:	0800f151 	.word	0x0800f151
 800f110:	0800f151 	.word	0x0800f151
 800f114:	0800f151 	.word	0x0800f151
 800f118:	0800f151 	.word	0x0800f151
 800f11c:	0800f151 	.word	0x0800f151
 800f120:	0800f151 	.word	0x0800f151
 800f124:	0800f151 	.word	0x0800f151
 800f128:	0800f151 	.word	0x0800f151
 800f12c:	0800f151 	.word	0x0800f151
 800f130:	0800f151 	.word	0x0800f151
 800f134:	0800f151 	.word	0x0800f151
 800f138:	0800f151 	.word	0x0800f151
 800f13c:	0800f151 	.word	0x0800f151
 800f140:	0800f14d 	.word	0x0800f14d
    {
        case RFAL_NFCV_ERROR_CMD_NOT_SUPPORTED:
        case RFAL_NFCV_ERROR_OPTION_NOT_SUPPORTED:
            return RFAL_ERR_NOTSUPP;
 800f144:	2318      	movs	r3, #24
 800f146:	e004      	b.n	800f152 <rfalNfcvParseError+0x72>
            
        case RFAL_NFCV_ERROR_CMD_NOT_RECOGNIZED:
            return RFAL_ERR_PROTO;
 800f148:	230b      	movs	r3, #11
 800f14a:	e002      	b.n	800f152 <rfalNfcvParseError+0x72>
            
        case RFAL_NFCV_ERROR_WRITE_FAILED:
            return RFAL_ERR_WRITE;
 800f14c:	2319      	movs	r3, #25
 800f14e:	e000      	b.n	800f152 <rfalNfcvParseError+0x72>
            
        default:
            return RFAL_ERR_REQUEST;
 800f150:	2305      	movs	r3, #5
    }
}
 800f152:	4618      	mov	r0, r3
 800f154:	370c      	adds	r7, #12
 800f156:	46bd      	mov	sp, r7
 800f158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f15c:	4770      	bx	lr
 800f15e:	bf00      	nop

0800f160 <rfalNfcvPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcvPollerInitialize( void )
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b082      	sub	sp, #8
 800f164:	af00      	add	r7, sp, #0
    ReturnCode ret;
            
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCV, RFAL_BR_26p48, RFAL_BR_26p48 ) );
 800f166:	22ec      	movs	r2, #236	@ 0xec
 800f168:	21ec      	movs	r1, #236	@ 0xec
 800f16a:	2007      	movs	r0, #7
 800f16c:	f7f2 f90e 	bl	800138c <rfalSetMode>
 800f170:	4603      	mov	r3, r0
 800f172:	80fb      	strh	r3, [r7, #6]
 800f174:	88fb      	ldrh	r3, [r7, #6]
 800f176:	2b00      	cmp	r3, #0
 800f178:	d001      	beq.n	800f17e <rfalNfcvPollerInitialize+0x1e>
 800f17a:	88fb      	ldrh	r3, [r7, #6]
 800f17c:	e00e      	b.n	800f19c <rfalNfcvPollerInitialize+0x3c>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 800f17e:	2000      	movs	r0, #0
 800f180:	f7f2 fd28 	bl	8001bd4 <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCV );
 800f184:	4807      	ldr	r0, [pc, #28]	@ (800f1a4 <rfalNfcvPollerInitialize+0x44>)
 800f186:	f7f2 fd6f 	bl	8001c68 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCV_POLLER );
 800f18a:	f241 00d6 	movw	r0, #4310	@ 0x10d6
 800f18e:	f7f2 fd57 	bl	8001c40 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCV_POLLER );
 800f192:	f44f 5083 	mov.w	r0, #4192	@ 0x1060
 800f196:	f7f2 fd3d 	bl	8001c14 <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 800f19a:	2300      	movs	r3, #0
}
 800f19c:	4618      	mov	r0, r3
 800f19e:	3708      	adds	r7, #8
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	bd80      	pop	{r7, pc}
 800f1a4:	000108d8 	.word	0x000108d8

0800f1a8 <rfalNfcvPollerCheckPresence>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerCheckPresence( rfalNfcvInventoryRes *invRes )
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b086      	sub	sp, #24
 800f1ac:	af02      	add	r7, sp, #8
 800f1ae:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    
    /* INVENTORY_REQ with 1 slot and no Mask   Activity 2.0 (Candidate) 9.2.3.32 */
    ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, 0, NULL, invRes, NULL );
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	9300      	str	r3, [sp, #0]
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	2100      	movs	r1, #0
 800f1ba:	2020      	movs	r0, #32
 800f1bc:	f000 f815 	bl	800f1ea <rfalNfcvPollerInventory>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	81fb      	strh	r3, [r7, #14]
    
    if( (ret == RFAL_ERR_RF_COLLISION) || (ret == RFAL_ERR_CRC)  || 
 800f1c4:	89fb      	ldrh	r3, [r7, #14]
 800f1c6:	2b1d      	cmp	r3, #29
 800f1c8:	d008      	beq.n	800f1dc <rfalNfcvPollerCheckPresence+0x34>
 800f1ca:	89fb      	ldrh	r3, [r7, #14]
 800f1cc:	2b15      	cmp	r3, #21
 800f1ce:	d005      	beq.n	800f1dc <rfalNfcvPollerCheckPresence+0x34>
 800f1d0:	89fb      	ldrh	r3, [r7, #14]
 800f1d2:	2b09      	cmp	r3, #9
 800f1d4:	d002      	beq.n	800f1dc <rfalNfcvPollerCheckPresence+0x34>
        (ret == RFAL_ERR_FRAMING)      || (ret == RFAL_ERR_PROTO)  )
 800f1d6:	89fb      	ldrh	r3, [r7, #14]
 800f1d8:	2b0b      	cmp	r3, #11
 800f1da:	d101      	bne.n	800f1e0 <rfalNfcvPollerCheckPresence+0x38>
    {
        ret = RFAL_ERR_NONE;
 800f1dc:	2300      	movs	r3, #0
 800f1de:	81fb      	strh	r3, [r7, #14]
    }
    
    return ret;
 800f1e0:	89fb      	ldrh	r3, [r7, #14]
}
 800f1e2:	4618      	mov	r0, r3
 800f1e4:	3710      	adds	r7, #16
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	bd80      	pop	{r7, pc}

0800f1ea <rfalNfcvPollerInventory>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerInventory( rfalNfcvNumSlots nSlots, uint8_t maskLen, const uint8_t *maskVal, rfalNfcvInventoryRes *invRes, uint16_t* rcvdLen )
{
 800f1ea:	b580      	push	{r7, lr}
 800f1ec:	b08c      	sub	sp, #48	@ 0x30
 800f1ee:	af02      	add	r7, sp, #8
 800f1f0:	60ba      	str	r2, [r7, #8]
 800f1f2:	607b      	str	r3, [r7, #4]
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	73fb      	strb	r3, [r7, #15]
 800f1f8:	460b      	mov	r3, r1
 800f1fa:	73bb      	strb	r3, [r7, #14]
    ReturnCode           ret;
    rfalNfcvInventoryReq invReq;
    uint16_t             rxLen;
    
    if( ((maskVal == NULL) && (maskLen != 0U)) || (invRes == NULL) )
 800f1fc:	68bb      	ldr	r3, [r7, #8]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d102      	bne.n	800f208 <rfalNfcvPollerInventory+0x1e>
 800f202:	7bbb      	ldrb	r3, [r7, #14]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d102      	bne.n	800f20e <rfalNfcvPollerInventory+0x24>
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d101      	bne.n	800f212 <rfalNfcvPollerInventory+0x28>
    {
        return RFAL_ERR_PARAM;
 800f20e:	2307      	movs	r3, #7
 800f210:	e051      	b.n	800f2b6 <rfalNfcvPollerInventory+0xcc>
    }
    
    invReq.INV_FLAG = (RFAL_NFCV_INV_REQ_FLAG | (uint8_t)nSlots);
 800f212:	7bfb      	ldrb	r3, [r7, #15]
 800f214:	f043 0306 	orr.w	r3, r3, #6
 800f218:	b2db      	uxtb	r3, r3
 800f21a:	763b      	strb	r3, [r7, #24]
    invReq.CMD      = RFAL_NFCV_CMD_INVENTORY;
 800f21c:	2301      	movs	r3, #1
 800f21e:	767b      	strb	r3, [r7, #25]
    invReq.MASK_LEN = (uint8_t)RFAL_MIN( maskLen, ((nSlots == RFAL_NFCV_NUM_SLOTS_1) ? RFAL_NFCV_MASKVAL_MAX_1SLOT_LEN : RFAL_NFCV_MASKVAL_MAX_16SLOT_LEN) );   /* Digital 2.0  9.6.1.6 */
 800f220:	7bbb      	ldrb	r3, [r7, #14]
 800f222:	7bfa      	ldrb	r2, [r7, #15]
 800f224:	2a20      	cmp	r2, #32
 800f226:	d101      	bne.n	800f22c <rfalNfcvPollerInventory+0x42>
 800f228:	2240      	movs	r2, #64	@ 0x40
 800f22a:	e000      	b.n	800f22e <rfalNfcvPollerInventory+0x44>
 800f22c:	223c      	movs	r2, #60	@ 0x3c
 800f22e:	429a      	cmp	r2, r3
 800f230:	d806      	bhi.n	800f240 <rfalNfcvPollerInventory+0x56>
 800f232:	7bfb      	ldrb	r3, [r7, #15]
 800f234:	2b20      	cmp	r3, #32
 800f236:	d101      	bne.n	800f23c <rfalNfcvPollerInventory+0x52>
 800f238:	2340      	movs	r3, #64	@ 0x40
 800f23a:	e002      	b.n	800f242 <rfalNfcvPollerInventory+0x58>
 800f23c:	233c      	movs	r3, #60	@ 0x3c
 800f23e:	e000      	b.n	800f242 <rfalNfcvPollerInventory+0x58>
 800f240:	7bbb      	ldrb	r3, [r7, #14]
 800f242:	76bb      	strb	r3, [r7, #26]
    
    if( (rfalConvBitsToBytes(invReq.MASK_LEN) > 0U) && (maskVal != NULL) )  /* MISRA 21.18 & 1.3 */
 800f244:	7ebb      	ldrb	r3, [r7, #26]
 800f246:	3307      	adds	r3, #7
 800f248:	08db      	lsrs	r3, r3, #3
 800f24a:	b29b      	uxth	r3, r3
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d00e      	beq.n	800f26e <rfalNfcvPollerInventory+0x84>
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d00b      	beq.n	800f26e <rfalNfcvPollerInventory+0x84>
    {
        RFAL_MEMCPY( invReq.MASK_VALUE, maskVal, rfalConvBitsToBytes(invReq.MASK_LEN) );
 800f256:	7ebb      	ldrb	r3, [r7, #26]
 800f258:	3307      	adds	r3, #7
 800f25a:	08db      	lsrs	r3, r3, #3
 800f25c:	b29b      	uxth	r3, r3
 800f25e:	461a      	mov	r2, r3
 800f260:	f107 0318 	add.w	r3, r7, #24
 800f264:	3303      	adds	r3, #3
 800f266:	68b9      	ldr	r1, [r7, #8]
 800f268:	4618      	mov	r0, r3
 800f26a:	f002 f9c1 	bl	80115f0 <memcpy>
    }
    
    ret = rfalISO15693TransceiveAnticollisionFrame( (uint8_t*)&invReq, (uint8_t)(RFAL_NFCV_INV_REQ_HEADER_LEN + rfalConvBitsToBytes(invReq.MASK_LEN)), (uint8_t*)invRes, sizeof(rfalNfcvInventoryRes), &rxLen );
 800f26e:	7ebb      	ldrb	r3, [r7, #26]
 800f270:	3307      	adds	r3, #7
 800f272:	08db      	lsrs	r3, r3, #3
 800f274:	b2db      	uxtb	r3, r3
 800f276:	3303      	adds	r3, #3
 800f278:	b2d9      	uxtb	r1, r3
 800f27a:	f107 0018 	add.w	r0, r7, #24
 800f27e:	f107 0316 	add.w	r3, r7, #22
 800f282:	9300      	str	r3, [sp, #0]
 800f284:	230c      	movs	r3, #12
 800f286:	687a      	ldr	r2, [r7, #4]
 800f288:	f7f3 ffe2 	bl	8003250 <rfalISO15693TransceiveAnticollisionFrame>
 800f28c:	4603      	mov	r3, r0
 800f28e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    
    /* Check for optional output parameter */
    if( rcvdLen != NULL )
 800f290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f292:	2b00      	cmp	r3, #0
 800f294:	d002      	beq.n	800f29c <rfalNfcvPollerInventory+0xb2>
    {
        *rcvdLen = rxLen;
 800f296:	8afa      	ldrh	r2, [r7, #22]
 800f298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f29a:	801a      	strh	r2, [r3, #0]
    }
    
    if( ret == RFAL_ERR_NONE )
 800f29c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d108      	bne.n	800f2b4 <rfalNfcvPollerInventory+0xca>
    {
        /* Check for valid INVENTORY_RES   Digital 2.2  9.6.2.1 & 9.6.2.3 */
        if( !rfalNfcvCheckInvRes( invRes->RES_FLAG, rxLen ) )
 800f2a2:	8afb      	ldrh	r3, [r7, #22]
 800f2a4:	2b60      	cmp	r3, #96	@ 0x60
 800f2a6:	d103      	bne.n	800f2b0 <rfalNfcvPollerInventory+0xc6>
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	781b      	ldrb	r3, [r3, #0]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d001      	beq.n	800f2b4 <rfalNfcvPollerInventory+0xca>
        {
            return RFAL_ERR_PROTO;
 800f2b0:	230b      	movs	r3, #11
 800f2b2:	e000      	b.n	800f2b6 <rfalNfcvPollerInventory+0xcc>
        }
    }
    
    return ret;
 800f2b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	3728      	adds	r7, #40	@ 0x28
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	bd80      	pop	{r7, pc}

0800f2be <rfalNfcvPollerCollisionResolution>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcvListenDevice *nfcvDevList, uint8_t *devCnt )
{
 800f2be:	b580      	push	{r7, lr}
 800f2c0:	b0ae      	sub	sp, #184	@ 0xb8
 800f2c2:	af02      	add	r7, sp, #8
 800f2c4:	60ba      	str	r2, [r7, #8]
 800f2c6:	607b      	str	r3, [r7, #4]
 800f2c8:	4603      	mov	r3, r0
 800f2ca:	73fb      	strb	r3, [r7, #15]
 800f2cc:	460b      	mov	r3, r1
 800f2ce:	73bb      	strb	r3, [r7, #14]
    uint8_t           colPos;
    bool              colPending;
    rfalNfcvCollision colFound[RFAL_NFCV_MAX_COLL_SUPPORTED];
    
    
    if( (nfcvDevList == NULL) || (devCnt == NULL) )
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d002      	beq.n	800f2dc <rfalNfcvPollerCollisionResolution+0x1e>
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d101      	bne.n	800f2e0 <rfalNfcvPollerCollisionResolution+0x22>
    {
        return RFAL_ERR_PARAM;
 800f2dc:	2307      	movs	r3, #7
 800f2de:	e19e      	b.n	800f61e <rfalNfcvPollerCollisionResolution+0x360>
    }

    /* Initialize parameters */
    *devCnt = 0;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	2200      	movs	r2, #0
 800f2e4:	701a      	strb	r2, [r3, #0]
    colIt         = 0;
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
    colCnt        = 0;
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
    colPending    = false;
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
    RFAL_MEMSET(colFound, 0x00, (sizeof(rfalNfcvCollision)*RFAL_NFCV_MAX_COLL_SUPPORTED) );
 800f2f8:	f107 0314 	add.w	r3, r7, #20
 800f2fc:	2290      	movs	r2, #144	@ 0x90
 800f2fe:	2100      	movs	r1, #0
 800f300:	4618      	mov	r0, r3
 800f302:	f002 f931 	bl	8011568 <memset>

    if( devLimit > 0U )       /* MISRA 21.18 */
 800f306:	7bbb      	ldrb	r3, [r7, #14]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d00a      	beq.n	800f322 <rfalNfcvPollerCollisionResolution+0x64>
    {
        RFAL_MEMSET(nfcvDevList, 0x00, (sizeof(rfalNfcvListenDevice)*devLimit) );
 800f30c:	7bba      	ldrb	r2, [r7, #14]
 800f30e:	4613      	mov	r3, r2
 800f310:	005b      	lsls	r3, r3, #1
 800f312:	4413      	add	r3, r2
 800f314:	009b      	lsls	r3, r3, #2
 800f316:	4413      	add	r3, r2
 800f318:	461a      	mov	r2, r3
 800f31a:	2100      	movs	r1, #0
 800f31c:	68b8      	ldr	r0, [r7, #8]
 800f31e:	f002 f923 	bl	8011568 <memset>
    }

    RFAL_NO_WARNING(colPending);   /* colPending is not exposed externally, in future it might become exposed/ouput parameter */

    if( compMode == RFAL_COMPLIANCE_MODE_NFC )
 800f322:	7bfb      	ldrb	r3, [r7, #15]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d12f      	bne.n	800f388 <rfalNfcvPollerCollisionResolution+0xca>
    {
        /* Send INVENTORY_REQ with one slot   Activity 2.1  9.3.7.1  (Symbol 0)  */
        ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, 0, NULL, &nfcvDevList->InvRes, NULL );
 800f328:	68bb      	ldr	r3, [r7, #8]
 800f32a:	2200      	movs	r2, #0
 800f32c:	9200      	str	r2, [sp, #0]
 800f32e:	2200      	movs	r2, #0
 800f330:	2100      	movs	r1, #0
 800f332:	2020      	movs	r0, #32
 800f334:	f7ff ff59 	bl	800f1ea <rfalNfcvPollerInventory>
 800f338:	4603      	mov	r3, r0
 800f33a:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae

        /* Exit if no device found                              Activity 2.1  9.3.7.2 (Symbol 1)  */
        /* Exit if no correct frame (no Transmission Error)     Activity 2.1  9.3.7.3 (Symbol 2)  */
        if( (ret == RFAL_ERR_TIMEOUT) || ((ret == RFAL_ERR_PROTO)) ) 
 800f33e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800f342:	2b04      	cmp	r3, #4
 800f344:	d003      	beq.n	800f34e <rfalNfcvPollerCollisionResolution+0x90>
 800f346:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800f34a:	2b0b      	cmp	r3, #11
 800f34c:	d101      	bne.n	800f352 <rfalNfcvPollerCollisionResolution+0x94>
        {
            return RFAL_ERR_NONE;
 800f34e:	2300      	movs	r3, #0
 800f350:	e165      	b.n	800f61e <rfalNfcvPollerCollisionResolution+0x360>
        }
        
        /* Valid Response found without transmission error/collision    Activity 2.1  9.3.7.6 (Symbol 5)  */
        if( ret == RFAL_ERR_NONE )
 800f352:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800f356:	2b00      	cmp	r3, #0
 800f358:	d107      	bne.n	800f36a <rfalNfcvPollerCollisionResolution+0xac>
        {
            (*devCnt)++;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	781b      	ldrb	r3, [r3, #0]
 800f35e:	3301      	adds	r3, #1
 800f360:	b2da      	uxtb	r2, r3
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	701a      	strb	r2, [r3, #0]
            return RFAL_ERR_NONE;
 800f366:	2300      	movs	r3, #0
 800f368:	e159      	b.n	800f61e <rfalNfcvPollerCollisionResolution+0x360>
        }

        /* A Collision has been identified  Activity 2.1  9.3.7.4  (Symbol 3) */
        colPending = true;
 800f36a:	2301      	movs	r3, #1
 800f36c:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
        colCnt        = 1;
 800f370:	2301      	movs	r3, #1
 800f372:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab

        /* Check if the Collision Resolution is set to perform only Collision detection   Activity 2.1  9.3.7.5 (Symbol 4)*/
        if( devLimit == 0U )
 800f376:	7bbb      	ldrb	r3, [r7, #14]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d101      	bne.n	800f380 <rfalNfcvPollerCollisionResolution+0xc2>
        {
            return RFAL_ERR_RF_COLLISION;
 800f37c:	231d      	movs	r3, #29
 800f37e:	e14e      	b.n	800f61e <rfalNfcvPollerCollisionResolution+0x360>
        }

        platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 800f380:	2004      	movs	r0, #4
 800f382:	f7f6 fab1 	bl	80058e8 <HAL_Delay>
 800f386:	e005      	b.n	800f394 <rfalNfcvPollerCollisionResolution+0xd6>
        /*******************************************************************************/
    }
    else
    { 
        /* Advance to 16 slots below without mask. Will give a good chance to identify multiple cards */
        colPending = true;
 800f388:	2301      	movs	r3, #1
 800f38a:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
        colCnt        = 1;
 800f38e:	2301      	movs	r3, #1
 800f390:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
    
    /* Execute until all collisions are resolved Activity 2.1 9.3.7.18  (Symbol 17) */
    do
    {
        /* Activity 2.1  9.3.7.7  (Symbol 6 / 7) */
        colPending = false;
 800f394:	2300      	movs	r3, #0
 800f396:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
        slotNum    = 0;
 800f39a:	2300      	movs	r3, #0
 800f39c:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
        
        do
        {
            if( slotNum == 0U )
 800f3a0:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d129      	bne.n	800f3fc <rfalNfcvPollerCollisionResolution+0x13e>
            {
                /* Send INVENTORY_REQ with 16 slots   Activity 2.1  9.3.7.9  (Symbol 8) */
                ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_16, colFound[colIt].maskLen, colFound[colIt].maskVal, &nfcvDevList[(*devCnt)].InvRes, &rcvdLen );
 800f3a8:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 800f3ac:	4613      	mov	r3, r2
 800f3ae:	00db      	lsls	r3, r3, #3
 800f3b0:	4413      	add	r3, r2
 800f3b2:	33b0      	adds	r3, #176	@ 0xb0
 800f3b4:	443b      	add	r3, r7
 800f3b6:	3b9c      	subs	r3, #156	@ 0x9c
 800f3b8:	7818      	ldrb	r0, [r3, #0]
 800f3ba:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 800f3be:	f107 0114 	add.w	r1, r7, #20
 800f3c2:	4613      	mov	r3, r2
 800f3c4:	00db      	lsls	r3, r3, #3
 800f3c6:	4413      	add	r3, r2
 800f3c8:	440b      	add	r3, r1
 800f3ca:	1c59      	adds	r1, r3, #1
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	781b      	ldrb	r3, [r3, #0]
 800f3d0:	461a      	mov	r2, r3
 800f3d2:	4613      	mov	r3, r2
 800f3d4:	005b      	lsls	r3, r3, #1
 800f3d6:	4413      	add	r3, r2
 800f3d8:	009b      	lsls	r3, r3, #2
 800f3da:	4413      	add	r3, r2
 800f3dc:	68ba      	ldr	r2, [r7, #8]
 800f3de:	4413      	add	r3, r2
 800f3e0:	461a      	mov	r2, r3
 800f3e2:	f107 03a6 	add.w	r3, r7, #166	@ 0xa6
 800f3e6:	9300      	str	r3, [sp, #0]
 800f3e8:	4613      	mov	r3, r2
 800f3ea:	460a      	mov	r2, r1
 800f3ec:	4601      	mov	r1, r0
 800f3ee:	2000      	movs	r0, #0
 800f3f0:	f7ff fefb 	bl	800f1ea <rfalNfcvPollerInventory>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 800f3fa:	e013      	b.n	800f424 <rfalNfcvPollerCollisionResolution+0x166>
            }
            else
            {
                ret = rfalISO15693TransceiveEOFAnticollision( (uint8_t*)&nfcvDevList[(*devCnt)].InvRes, sizeof(rfalNfcvInventoryRes), &rcvdLen );
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	781b      	ldrb	r3, [r3, #0]
 800f400:	461a      	mov	r2, r3
 800f402:	4613      	mov	r3, r2
 800f404:	005b      	lsls	r3, r3, #1
 800f406:	4413      	add	r3, r2
 800f408:	009b      	lsls	r3, r3, #2
 800f40a:	4413      	add	r3, r2
 800f40c:	68ba      	ldr	r2, [r7, #8]
 800f40e:	4413      	add	r3, r2
 800f410:	4618      	mov	r0, r3
 800f412:	f107 03a6 	add.w	r3, r7, #166	@ 0xa6
 800f416:	461a      	mov	r2, r3
 800f418:	210c      	movs	r1, #12
 800f41a:	f7f3 ffd5 	bl	80033c8 <rfalISO15693TransceiveEOFAnticollision>
 800f41e:	4603      	mov	r3, r0
 800f420:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
            }
            slotNum++;
 800f424:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800f428:	3301      	adds	r3, #1
 800f42a:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
            
            /*******************************************************************************/
            if( ret != RFAL_ERR_TIMEOUT )
 800f42e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800f432:	2b04      	cmp	r3, #4
 800f434:	f000 80d5 	beq.w	800f5e2 <rfalNfcvPollerCollisionResolution+0x324>
            {
                if( rcvdLen < rfalConvBytesToBits(RFAL_NFCV_INV_RES_LEN + RFAL_NFCV_CRC_LEN) )
 800f438:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800f43c:	2b5f      	cmp	r3, #95	@ 0x5f
 800f43e:	d802      	bhi.n	800f446 <rfalNfcvPollerCollisionResolution+0x188>
                { /* If only a partial frame was received make sure the FDT_V_INVENT_NORES is fulfilled */
                    platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 800f440:	2004      	movs	r0, #4
 800f442:	f7f6 fa51 	bl	80058e8 <HAL_Delay>
                }
                
                /* Check if response is a correct frame (no TxRx error)  Activity 2.1  9.3.7.11  (Symbol 10)*/
                if( (ret == RFAL_ERR_NONE) || (ret == RFAL_ERR_PROTO) )
 800f446:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <rfalNfcvPollerCollisionResolution+0x198>
 800f44e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800f452:	2b0b      	cmp	r3, #11
 800f454:	d119      	bne.n	800f48a <rfalNfcvPollerCollisionResolution+0x1cc>
                {
                    /* Check if the device found is already on the list and its response is a valid INVENTORY_RES */
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 800f456:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800f45a:	2b60      	cmp	r3, #96	@ 0x60
 800f45c:	f040 80c5 	bne.w	800f5ea <rfalNfcvPollerCollisionResolution+0x32c>
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	781b      	ldrb	r3, [r3, #0]
 800f464:	461a      	mov	r2, r3
 800f466:	4613      	mov	r3, r2
 800f468:	005b      	lsls	r3, r3, #1
 800f46a:	4413      	add	r3, r2
 800f46c:	009b      	lsls	r3, r3, #2
 800f46e:	4413      	add	r3, r2
 800f470:	68ba      	ldr	r2, [r7, #8]
 800f472:	4413      	add	r3, r2
 800f474:	781b      	ldrb	r3, [r3, #0]
 800f476:	2b00      	cmp	r3, #0
 800f478:	f040 80b7 	bne.w	800f5ea <rfalNfcvPollerCollisionResolution+0x32c>
                    {
                        /* Activity 2.1  9.3.7.12  (Symbol 11) */
                        (*devCnt)++;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	781b      	ldrb	r3, [r3, #0]
 800f480:	3301      	adds	r3, #1
 800f482:	b2da      	uxtb	r2, r3
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	701a      	strb	r2, [r3, #0]
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 800f488:	e0af      	b.n	800f5ea <rfalNfcvPollerCollisionResolution+0x32c>
                    }
                }
                else /* Treat everything else as collision */
                {
                    /* Activity 2.1  9.3.7.17  (Symbol 16) */
                    colPending = true;
 800f48a:	2301      	movs	r3, #1
 800f48c:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
                    

                    /*******************************************************************************/
                    /* Ensure that this collision still fits on the container */
                    if( colCnt < RFAL_NFCV_MAX_COLL_SUPPORTED )
 800f490:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800f494:	2b0f      	cmp	r3, #15
 800f496:	f200 80a9 	bhi.w	800f5ec <rfalNfcvPollerCollisionResolution+0x32e>
                    {
                        /* Store this collision on the container to be resolved later */
                        /* Activity 2.1  9.3.7.17  (Symbol 16): add the collision information
                         * (MASK_VAL + SN) to the list containing the collision information */
                        RFAL_MEMCPY(colFound[colCnt].maskVal, colFound[colIt].maskVal, RFAL_NFCV_UID_LEN);
 800f49a:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 800f49e:	f107 0114 	add.w	r1, r7, #20
 800f4a2:	4613      	mov	r3, r2
 800f4a4:	00db      	lsls	r3, r3, #3
 800f4a6:	4413      	add	r3, r2
 800f4a8:	440b      	add	r3, r1
 800f4aa:	1c58      	adds	r0, r3, #1
 800f4ac:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 800f4b0:	f107 0114 	add.w	r1, r7, #20
 800f4b4:	4613      	mov	r3, r2
 800f4b6:	00db      	lsls	r3, r3, #3
 800f4b8:	4413      	add	r3, r2
 800f4ba:	440b      	add	r3, r1
 800f4bc:	3301      	adds	r3, #1
 800f4be:	2208      	movs	r2, #8
 800f4c0:	4619      	mov	r1, r3
 800f4c2:	f002 f895 	bl	80115f0 <memcpy>
                        colPos = colFound[colIt].maskLen;
 800f4c6:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 800f4ca:	4613      	mov	r3, r2
 800f4cc:	00db      	lsls	r3, r3, #3
 800f4ce:	4413      	add	r3, r2
 800f4d0:	33b0      	adds	r3, #176	@ 0xb0
 800f4d2:	443b      	add	r3, r7
 800f4d4:	3b9c      	subs	r3, #156	@ 0x9c
 800f4d6:	781b      	ldrb	r3, [r3, #0]
 800f4d8:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
                        colFound[colCnt].maskVal[(colPos/RFAL_BITS_IN_BYTE)]      &= (uint8_t)((1U << (colPos % RFAL_BITS_IN_BYTE)) - 1U);
 800f4dc:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 800f4e0:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800f4e4:	08db      	lsrs	r3, r3, #3
 800f4e6:	b2d8      	uxtb	r0, r3
 800f4e8:	4601      	mov	r1, r0
 800f4ea:	4613      	mov	r3, r2
 800f4ec:	00db      	lsls	r3, r3, #3
 800f4ee:	4413      	add	r3, r2
 800f4f0:	33b0      	adds	r3, #176	@ 0xb0
 800f4f2:	443b      	add	r3, r7
 800f4f4:	440b      	add	r3, r1
 800f4f6:	3b9b      	subs	r3, #155	@ 0x9b
 800f4f8:	7819      	ldrb	r1, [r3, #0]
 800f4fa:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800f4fe:	f003 0307 	and.w	r3, r3, #7
 800f502:	2201      	movs	r2, #1
 800f504:	fa02 f303 	lsl.w	r3, r2, r3
 800f508:	b2db      	uxtb	r3, r3
 800f50a:	3b01      	subs	r3, #1
 800f50c:	b2db      	uxtb	r3, r3
 800f50e:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 800f512:	400b      	ands	r3, r1
 800f514:	b2d9      	uxtb	r1, r3
 800f516:	4613      	mov	r3, r2
 800f518:	00db      	lsls	r3, r3, #3
 800f51a:	4413      	add	r3, r2
 800f51c:	33b0      	adds	r3, #176	@ 0xb0
 800f51e:	443b      	add	r3, r7
 800f520:	4403      	add	r3, r0
 800f522:	3b9b      	subs	r3, #155	@ 0x9b
 800f524:	460a      	mov	r2, r1
 800f526:	701a      	strb	r2, [r3, #0]
                        colFound[colCnt].maskVal[(colPos/RFAL_BITS_IN_BYTE)]      |= (uint8_t)((slotNum-1U) << (colPos % RFAL_BITS_IN_BYTE));
 800f528:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 800f52c:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800f530:	08db      	lsrs	r3, r3, #3
 800f532:	b2d8      	uxtb	r0, r3
 800f534:	4601      	mov	r1, r0
 800f536:	4613      	mov	r3, r2
 800f538:	00db      	lsls	r3, r3, #3
 800f53a:	4413      	add	r3, r2
 800f53c:	33b0      	adds	r3, #176	@ 0xb0
 800f53e:	443b      	add	r3, r7
 800f540:	440b      	add	r3, r1
 800f542:	3b9b      	subs	r3, #155	@ 0x9b
 800f544:	7819      	ldrb	r1, [r3, #0]
 800f546:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800f54a:	1e5a      	subs	r2, r3, #1
 800f54c:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800f550:	f003 0307 	and.w	r3, r3, #7
 800f554:	fa02 f303 	lsl.w	r3, r2, r3
 800f558:	b2db      	uxtb	r3, r3
 800f55a:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 800f55e:	430b      	orrs	r3, r1
 800f560:	b2d9      	uxtb	r1, r3
 800f562:	4613      	mov	r3, r2
 800f564:	00db      	lsls	r3, r3, #3
 800f566:	4413      	add	r3, r2
 800f568:	33b0      	adds	r3, #176	@ 0xb0
 800f56a:	443b      	add	r3, r7
 800f56c:	4403      	add	r3, r0
 800f56e:	3b9b      	subs	r3, #155	@ 0x9b
 800f570:	460a      	mov	r2, r1
 800f572:	701a      	strb	r2, [r3, #0]
                        colFound[colCnt].maskVal[((colPos/RFAL_BITS_IN_BYTE)+1U)]  = (uint8_t)((slotNum-1U) >> (RFAL_BITS_IN_BYTE - (colPos % RFAL_BITS_IN_BYTE)));
 800f574:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800f578:	1e5a      	subs	r2, r3, #1
 800f57a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800f57e:	f003 0307 	and.w	r3, r3, #7
 800f582:	f1c3 0308 	rsb	r3, r3, #8
 800f586:	fa22 f003 	lsr.w	r0, r2, r3
 800f58a:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 800f58e:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800f592:	08db      	lsrs	r3, r3, #3
 800f594:	b2db      	uxtb	r3, r3
 800f596:	1c59      	adds	r1, r3, #1
 800f598:	b2c0      	uxtb	r0, r0
 800f59a:	4613      	mov	r3, r2
 800f59c:	00db      	lsls	r3, r3, #3
 800f59e:	4413      	add	r3, r2
 800f5a0:	33b0      	adds	r3, #176	@ 0xb0
 800f5a2:	443b      	add	r3, r7
 800f5a4:	440b      	add	r3, r1
 800f5a6:	3b9b      	subs	r3, #155	@ 0x9b
 800f5a8:	4602      	mov	r2, r0
 800f5aa:	701a      	strb	r2, [r3, #0]

                        colFound[colCnt].maskLen = (colFound[colIt].maskLen + 4U);
 800f5ac:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 800f5b0:	4613      	mov	r3, r2
 800f5b2:	00db      	lsls	r3, r3, #3
 800f5b4:	4413      	add	r3, r2
 800f5b6:	33b0      	adds	r3, #176	@ 0xb0
 800f5b8:	443b      	add	r3, r7
 800f5ba:	3b9c      	subs	r3, #156	@ 0x9c
 800f5bc:	781b      	ldrb	r3, [r3, #0]
 800f5be:	f897 20ab 	ldrb.w	r2, [r7, #171]	@ 0xab
 800f5c2:	3304      	adds	r3, #4
 800f5c4:	b2d9      	uxtb	r1, r3
 800f5c6:	4613      	mov	r3, r2
 800f5c8:	00db      	lsls	r3, r3, #3
 800f5ca:	4413      	add	r3, r2
 800f5cc:	33b0      	adds	r3, #176	@ 0xb0
 800f5ce:	443b      	add	r3, r7
 800f5d0:	3b9c      	subs	r3, #156	@ 0x9c
 800f5d2:	460a      	mov	r2, r1
 800f5d4:	701a      	strb	r2, [r3, #0]

                        colCnt++;
 800f5d6:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800f5da:	3301      	adds	r3, #1
 800f5dc:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
 800f5e0:	e004      	b.n	800f5ec <rfalNfcvPollerCollisionResolution+0x32e>
                }
            }
            else 
            { 
                /* Timeout */
                platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 800f5e2:	2004      	movs	r0, #4
 800f5e4:	f7f6 f980 	bl	80058e8 <HAL_Delay>
 800f5e8:	e000      	b.n	800f5ec <rfalNfcvPollerCollisionResolution+0x32e>
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 800f5ea:	bf00      	nop
            }
            
            /* Check if devices found have reached device limit   Activity 2.1  9.3.7.13  (Symbol 12) */
            if( *devCnt >= devLimit )
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	7bba      	ldrb	r2, [r7, #14]
 800f5f2:	429a      	cmp	r2, r3
 800f5f4:	d801      	bhi.n	800f5fa <rfalNfcvPollerCollisionResolution+0x33c>
            {
                return RFAL_ERR_NONE;
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	e011      	b.n	800f61e <rfalNfcvPollerCollisionResolution+0x360>
            }
            
        } while( slotNum < RFAL_NFCV_MAX_SLOTS );  /* Slot loop             */
 800f5fa:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 800f5fe:	2b0f      	cmp	r3, #15
 800f600:	f67f aece 	bls.w	800f3a0 <rfalNfcvPollerCollisionResolution+0xe2>
        colIt++;
 800f604:	f897 30ac 	ldrb.w	r3, [r7, #172]	@ 0xac
 800f608:	3301      	adds	r3, #1
 800f60a:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
    } while( colIt < colCnt );                     /* Collisions found loop */
 800f60e:	f897 20ac 	ldrb.w	r2, [r7, #172]	@ 0xac
 800f612:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800f616:	429a      	cmp	r2, r3
 800f618:	f4ff aebc 	bcc.w	800f394 <rfalNfcvPollerCollisionResolution+0xd6>
    
    return RFAL_ERR_NONE;
 800f61c:	2300      	movs	r3, #0
}
 800f61e:	4618      	mov	r0, r3
 800f620:	37b0      	adds	r7, #176	@ 0xb0
 800f622:	46bd      	mov	sp, r7
 800f624:	bd80      	pop	{r7, pc}
	...

0800f628 <rfalNfcvPollerTransceiveReq>:
    return rfalNfcvPollerTransceiveReq( RFAL_NFCV_CMD_EXTENDED_GET_SYS_INFO, flags, requestField, uid, NULL, 0U, rxBuf, rxBufLen, rcvLen ); 
}

/*******************************************************************************/
ReturnCode rfalNfcvPollerTransceiveReq( uint8_t cmd, uint8_t flags, uint8_t param, const uint8_t* uid, const uint8_t *data, uint16_t dataLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t *rcvLen )
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b094      	sub	sp, #80	@ 0x50
 800f62c:	af04      	add	r7, sp, #16
 800f62e:	603b      	str	r3, [r7, #0]
 800f630:	4603      	mov	r3, r0
 800f632:	71fb      	strb	r3, [r7, #7]
 800f634:	460b      	mov	r3, r1
 800f636:	71bb      	strb	r3, [r7, #6]
 800f638:	4613      	mov	r3, r2
 800f63a:	717b      	strb	r3, [r7, #5]
    uint8_t            msgIt;
    rfalBitRate        rxBR;
    bool               fastMode;
    bool               specialFrame;
    
    msgIt        = 0;
 800f63c:	2300      	movs	r3, #0
 800f63e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    fastMode     = false;
 800f642:	2300      	movs	r3, #0
 800f644:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    specialFrame = false;
 800f648:	2300      	movs	r3, #0
 800f64a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    
    /* Check for valid parameters */
    if( (rxBuf == NULL) || (rcvLen == NULL) || ((dataLen > 0U) && (data == NULL))                                  || 
 800f64e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f650:	2b00      	cmp	r3, #0
 800f652:	d013      	beq.n	800f67c <rfalNfcvPollerTransceiveReq+0x54>
 800f654:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f656:	2b00      	cmp	r3, #0
 800f658:	d010      	beq.n	800f67c <rfalNfcvPollerTransceiveReq+0x54>
 800f65a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d002      	beq.n	800f668 <rfalNfcvPollerTransceiveReq+0x40>
 800f662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f664:	2b00      	cmp	r3, #0
 800f666:	d009      	beq.n	800f67c <rfalNfcvPollerTransceiveReq+0x54>
        (dataLen > ((uid != NULL) ? RFAL_NFCV_MAX_GEN_DATA_LEN : (RFAL_NFCV_MAX_GEN_DATA_LEN - RFAL_NFCV_UID_LEN)))  )
 800f668:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800f66c:	683a      	ldr	r2, [r7, #0]
 800f66e:	2a00      	cmp	r2, #0
 800f670:	d001      	beq.n	800f676 <rfalNfcvPollerTransceiveReq+0x4e>
 800f672:	2229      	movs	r2, #41	@ 0x29
 800f674:	e000      	b.n	800f678 <rfalNfcvPollerTransceiveReq+0x50>
 800f676:	2221      	movs	r2, #33	@ 0x21
    if( (rxBuf == NULL) || (rcvLen == NULL) || ((dataLen > 0U) && (data == NULL))                                  || 
 800f678:	429a      	cmp	r2, r3
 800f67a:	d201      	bcs.n	800f680 <rfalNfcvPollerTransceiveReq+0x58>
    {
        return RFAL_ERR_PARAM;
 800f67c:	2307      	movs	r3, #7
 800f67e:	e0d1      	b.n	800f824 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    
    /* Check if the command is an ST's Fast command */
    if( (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_SINGLE_BLOCK)    || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_EXTENDED_READ_SINGLE_BLOCK)    || 
 800f680:	79fb      	ldrb	r3, [r7, #7]
 800f682:	2bc0      	cmp	r3, #192	@ 0xc0
 800f684:	d017      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
 800f686:	79fb      	ldrb	r3, [r7, #7]
 800f688:	2bc4      	cmp	r3, #196	@ 0xc4
 800f68a:	d014      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
 800f68c:	79fb      	ldrb	r3, [r7, #7]
 800f68e:	2bc3      	cmp	r3, #195	@ 0xc3
 800f690:	d011      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_MULTIPLE_BLOCKS) || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_EXTENDED_READ_MULTIPLE_BLOCKS) ||
 800f692:	79fb      	ldrb	r3, [r7, #7]
 800f694:	2bc5      	cmp	r3, #197	@ 0xc5
 800f696:	d00e      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
 800f698:	79fb      	ldrb	r3, [r7, #7]
 800f69a:	2bca      	cmp	r3, #202	@ 0xca
 800f69c:	d00b      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_WRITE_MESSAGE)        || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_MESSAGE_LENGTH)           ||
 800f69e:	79fb      	ldrb	r3, [r7, #7]
 800f6a0:	2bcb      	cmp	r3, #203	@ 0xcb
 800f6a2:	d008      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
 800f6a4:	79fb      	ldrb	r3, [r7, #7]
 800f6a6:	2bcc      	cmp	r3, #204	@ 0xcc
 800f6a8:	d005      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_MESSAGE)         || (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_READ_DYN_CONFIGURATION)        ||               
 800f6aa:	79fb      	ldrb	r3, [r7, #7]
 800f6ac:	2bcd      	cmp	r3, #205	@ 0xcd
 800f6ae:	d002      	beq.n	800f6b6 <rfalNfcvPollerTransceiveReq+0x8e>
 800f6b0:	79fb      	ldrb	r3, [r7, #7]
 800f6b2:	2bce      	cmp	r3, #206	@ 0xce
 800f6b4:	d10c      	bne.n	800f6d0 <rfalNfcvPollerTransceiveReq+0xa8>
        (cmd == (uint8_t)RFAL_NFCV_CMD_FAST_WRITE_DYN_CONFIGURATION) )
    {
        /* Store current Rx bit rate and move to fast mode */
        rfalGetBitRate( NULL, &rxBR );
 800f6b6:	f107 030f 	add.w	r3, r7, #15
 800f6ba:	4619      	mov	r1, r3
 800f6bc:	2000      	movs	r0, #0
 800f6be:	f7f2 fa63 	bl	8001b88 <rfalGetBitRate>
        rfalSetBitRate( RFAL_BR_KEEP, RFAL_BR_52p97 );
 800f6c2:	21eb      	movs	r1, #235	@ 0xeb
 800f6c4:	20ff      	movs	r0, #255	@ 0xff
 800f6c6:	f7f1 ffa3 	bl	8001610 <rfalSetBitRate>
        
        fastMode = true;
 800f6ca:	2301      	movs	r3, #1
 800f6cc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    }
    
    
    /* Compute Request Command */
    req.REQ_FLAG  = (uint8_t)(flags & (~((uint32_t)RFAL_NFCV_REQ_FLAG_ADDRESS)));
 800f6d0:	79bb      	ldrb	r3, [r7, #6]
 800f6d2:	f023 0320 	bic.w	r3, r3, #32
 800f6d6:	b2db      	uxtb	r3, r3
 800f6d8:	743b      	strb	r3, [r7, #16]
    req.CMD       = cmd;
 800f6da:	79fb      	ldrb	r3, [r7, #7]
 800f6dc:	747b      	strb	r3, [r7, #17]
    
    /* Prepend parameter on ceratin proprietary requests: IC Manuf, Parameters */
    if( param != RFAL_NFCV_PARAM_SKIP )
 800f6de:	797b      	ldrb	r3, [r7, #5]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d009      	beq.n	800f6f8 <rfalNfcvPollerTransceiveReq+0xd0>
    {
        req.payload.data[msgIt++] = param;
 800f6e4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f6e8:	1c5a      	adds	r2, r3, #1
 800f6ea:	f887 203d 	strb.w	r2, [r7, #61]	@ 0x3d
 800f6ee:	3340      	adds	r3, #64	@ 0x40
 800f6f0:	443b      	add	r3, r7
 800f6f2:	797a      	ldrb	r2, [r7, #5]
 800f6f4:	f803 2c2e 	strb.w	r2, [r3, #-46]
    }
    
    /* Check if Request is to be sent in Addressed mode. Select mode flag shall be set by user */
    if( uid != NULL )
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d014      	beq.n	800f728 <rfalNfcvPollerTransceiveReq+0x100>
    {
        req.REQ_FLAG |= (uint8_t)RFAL_NFCV_REQ_FLAG_ADDRESS;
 800f6fe:	7c3b      	ldrb	r3, [r7, #16]
 800f700:	f043 0320 	orr.w	r3, r3, #32
 800f704:	b2db      	uxtb	r3, r3
 800f706:	743b      	strb	r3, [r7, #16]
        RFAL_MEMCPY( &req.payload.data[msgIt], uid, RFAL_NFCV_UID_LEN );
 800f708:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f70c:	f107 0210 	add.w	r2, r7, #16
 800f710:	4413      	add	r3, r2
 800f712:	3302      	adds	r3, #2
 800f714:	2208      	movs	r2, #8
 800f716:	6839      	ldr	r1, [r7, #0]
 800f718:	4618      	mov	r0, r3
 800f71a:	f001 ff69 	bl	80115f0 <memcpy>
        msgIt += RFAL_NFCV_UID_LEN;
 800f71e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f722:	3308      	adds	r3, #8
 800f724:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    }
    
    if( dataLen > 0U )
 800f728:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d013      	beq.n	800f758 <rfalNfcvPollerTransceiveReq+0x130>
    {
        RFAL_MEMCPY( &req.payload.data[msgIt], data, dataLen);
 800f730:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f734:	f107 0210 	add.w	r2, r7, #16
 800f738:	4413      	add	r3, r2
 800f73a:	3302      	adds	r3, #2
 800f73c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800f740:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800f742:	4618      	mov	r0, r3
 800f744:	f001 ff54 	bl	80115f0 <memcpy>
        msgIt += (uint8_t)dataLen;
 800f748:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800f74c:	b2da      	uxtb	r2, r3
 800f74e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f752:	4413      	add	r3, r2
 800f754:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    }
    
    
    /* If the Option Flag | Special Frame is set in certain commands an EOF needs to be sent whithin  FDTV,EOF to retrieve the VICC response     Digital 2.3  9.7.4    ISO15693-3 2009  10.4.2 & 10.4.3 & 10.4.5 */
    if( ((flags & (uint8_t)RFAL_NFCV_REQ_FLAG_OPTION) != 0U) && ((cmd == (uint8_t)RFAL_NFCV_CMD_WRITE_SINGLE_BLOCK) || (cmd == (uint8_t)RFAL_NFCV_CMD_WRITE_MULTIPLE_BLOCKS)        ||
 800f758:	79bb      	ldrb	r3, [r7, #6]
 800f75a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d014      	beq.n	800f78c <rfalNfcvPollerTransceiveReq+0x164>
 800f762:	79fb      	ldrb	r3, [r7, #7]
 800f764:	2b21      	cmp	r3, #33	@ 0x21
 800f766:	d00e      	beq.n	800f786 <rfalNfcvPollerTransceiveReq+0x15e>
 800f768:	79fb      	ldrb	r3, [r7, #7]
 800f76a:	2b24      	cmp	r3, #36	@ 0x24
 800f76c:	d00b      	beq.n	800f786 <rfalNfcvPollerTransceiveReq+0x15e>
 800f76e:	79fb      	ldrb	r3, [r7, #7]
 800f770:	2b22      	cmp	r3, #34	@ 0x22
 800f772:	d008      	beq.n	800f786 <rfalNfcvPollerTransceiveReq+0x15e>
                                                        (cmd == (uint8_t)RFAL_NFCV_CMD_LOCK_BLOCK) || (cmd == (uint8_t)RFAL_NFCV_CMD_EXTENDED_WRITE_SINGLE_BLOCK)                   ||
 800f774:	79fb      	ldrb	r3, [r7, #7]
 800f776:	2b31      	cmp	r3, #49	@ 0x31
 800f778:	d005      	beq.n	800f786 <rfalNfcvPollerTransceiveReq+0x15e>
 800f77a:	79fb      	ldrb	r3, [r7, #7]
 800f77c:	2b32      	cmp	r3, #50	@ 0x32
 800f77e:	d002      	beq.n	800f786 <rfalNfcvPollerTransceiveReq+0x15e>
                                                        (cmd == (uint8_t)RFAL_NFCV_CMD_EXTENDED_LOCK_SINGLE_BLOCK) || (cmd == (uint8_t)RFAL_NFCV_CMD_EXTENDED_WRITE_MULTIPLE_BLOCK))  )
 800f780:	79fb      	ldrb	r3, [r7, #7]
 800f782:	2b34      	cmp	r3, #52	@ 0x34
 800f784:	d102      	bne.n	800f78c <rfalNfcvPollerTransceiveReq+0x164>
    {
        specialFrame = true;
 800f786:	2301      	movs	r3, #1
 800f788:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    }
    
    
    /* Transceive Command */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&req, (RFAL_NFCV_CMD_LEN + RFAL_NFCV_FLAG_LEN +(uint16_t)msgIt), rxBuf, rxBufLen, rcvLen, RFAL_TXRX_FLAGS_DEFAULT, (specialFrame ? RFAL_NFCV_FDT_EOF : RFAL_NFCV_FDT_MAX) );
 800f78c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800f790:	b29b      	uxth	r3, r3
 800f792:	3302      	adds	r3, #2
 800f794:	b299      	uxth	r1, r3
 800f796:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d001      	beq.n	800f7a2 <rfalNfcvPollerTransceiveReq+0x17a>
 800f79e:	4b23      	ldr	r3, [pc, #140]	@ (800f82c <rfalNfcvPollerTransceiveReq+0x204>)
 800f7a0:	e000      	b.n	800f7a4 <rfalNfcvPollerTransceiveReq+0x17c>
 800f7a2:	4b23      	ldr	r3, [pc, #140]	@ (800f830 <rfalNfcvPollerTransceiveReq+0x208>)
 800f7a4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800f7a8:	f107 0010 	add.w	r0, r7, #16
 800f7ac:	9302      	str	r3, [sp, #8]
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	9301      	str	r3, [sp, #4]
 800f7b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f7b4:	9300      	str	r3, [sp, #0]
 800f7b6:	4613      	mov	r3, r2
 800f7b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f7ba:	f7f2 fd19 	bl	80021f0 <rfalTransceiveBlockingTxRx>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    
    /* If the Option Flag | Special Frame is set in certain commands an EOF needs to be sent whithin  FDTV,EOF to retrieve the VICC response     Digital 2.3  9.7.4    ISO15693-3 2009  10.4.2 & 10.4.3 & 10.4.5 */
    if( specialFrame )
 800f7c2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d009      	beq.n	800f7de <rfalNfcvPollerTransceiveReq+0x1b6>
    {
        ret = rfalISO15693TransceiveEOF( rxBuf, (uint8_t)rxBufLen, rcvLen );
 800f7ca:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800f7ce:	b2db      	uxtb	r3, r3
 800f7d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f7d2:	4619      	mov	r1, r3
 800f7d4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800f7d6:	f7f3 fe0d 	bl	80033f4 <rfalISO15693TransceiveEOF>
 800f7da:	4603      	mov	r3, r0
 800f7dc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    /* Restore Rx BitRate */
    if( fastMode )
 800f7de:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d004      	beq.n	800f7f0 <rfalNfcvPollerTransceiveReq+0x1c8>
    {
        rfalSetBitRate( RFAL_BR_KEEP, rxBR );
 800f7e6:	7bfb      	ldrb	r3, [r7, #15]
 800f7e8:	4619      	mov	r1, r3
 800f7ea:	20ff      	movs	r0, #255	@ 0xff
 800f7ec:	f7f1 ff10 	bl	8001610 <rfalSetBitRate>
    }
    
    if( ret != RFAL_ERR_NONE )
 800f7f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d001      	beq.n	800f7fa <rfalNfcvPollerTransceiveReq+0x1d2>
    {
        return ret;
 800f7f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7f8:	e014      	b.n	800f824 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    /* Check if the response minimum length has been received */
    if( (*rcvLen) < (uint8_t)RFAL_NFCV_FLAG_LEN )
 800f7fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f7fc:	881b      	ldrh	r3, [r3, #0]
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d101      	bne.n	800f806 <rfalNfcvPollerTransceiveReq+0x1de>
    {
        return RFAL_ERR_PROTO;
 800f802:	230b      	movs	r3, #11
 800f804:	e00e      	b.n	800f824 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    /* Check if an error has been signalled */
    if( (rxBuf[RFAL_NFCV_FLAG_POS] & (uint8_t)RFAL_NFCV_RES_FLAG_ERROR) != 0U )
 800f806:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f808:	781b      	ldrb	r3, [r3, #0]
 800f80a:	f003 0301 	and.w	r3, r3, #1
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d007      	beq.n	800f822 <rfalNfcvPollerTransceiveReq+0x1fa>
    {
        return rfalNfcvParseError( rxBuf[RFAL_NFCV_DATASTART_POS] );
 800f812:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f814:	3301      	adds	r3, #1
 800f816:	781b      	ldrb	r3, [r3, #0]
 800f818:	4618      	mov	r0, r3
 800f81a:	f7ff fc61 	bl	800f0e0 <rfalNfcvParseError>
 800f81e:	4603      	mov	r3, r0
 800f820:	e000      	b.n	800f824 <rfalNfcvPollerTransceiveReq+0x1fc>
    }
    
    return RFAL_ERR_NONE;
 800f822:	2300      	movs	r3, #0
}
 800f824:	4618      	mov	r0, r3
 800f826:	3740      	adds	r7, #64	@ 0x40
 800f828:	46bd      	mov	sp, r7
 800f82a:	bd80      	pop	{r7, pc}
 800f82c:	00034f80 	.word	0x00034f80
 800f830:	00042334 	.word	0x00042334

0800f834 <MX_X_CUBE_NFC6_Init>:
/* Global variables ----------------------------------------------------------*/

uint8_t globalCommProtectCnt = 0;   /*!< Global Protection counter     */

void MX_X_CUBE_NFC6_Init(void)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NFC8_Library_Init_PreTreatment */

  /* USER CODE END NFC8_Library_Init_PreTreatment */

  /* Initialize the peripherals and the NFC8 components */
  MX_NFC8_PollingTagDetect_Init();
 800f838:	f000 f808 	bl	800f84c <MX_NFC8_PollingTagDetect_Init>

  /* USER CODE BEGIN NFC8_Library_Init_PostTreatment */

  /* USER CODE END NFC8_Library_Init_PostTreatment */

}
 800f83c:	bf00      	nop
 800f83e:	bd80      	pop	{r7, pc}

0800f840 <MX_X_CUBE_NFC6_Process>:
/*
 * LM background task
 */
void MX_X_CUBE_NFC6_Process(void)
{
 800f840:	b580      	push	{r7, lr}
 800f842:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN NFC8_Library_Process */

    /* USER CODE END NFC8_Library_Process */
    /* Run Demo Application */
    demoCycle();
 800f844:	f001 f84e 	bl	80108e4 <demoCycle>

}
 800f848:	bf00      	nop
 800f84a:	bd80      	pop	{r7, pc}

0800f84c <MX_NFC8_PollingTagDetect_Init>:
/**
* @brief  Initialize the NFC6 GPO Example
* @retval None
*/
void MX_NFC8_PollingTagDetect_Init(void)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b082      	sub	sp, #8
 800f850:	af00      	add	r7, sp, #0
   BSP_NFC0XCOMM_Init();
 800f852:	f7f1 fbc7 	bl	8000fe4 <BSP_SPI1_Init>
   BSP_COM_Init(COM1);
 800f856:	2000      	movs	r0, #0
 800f858:	f7f5 fef2 	bl	8005640 <BSP_COM_Init>
   USR_INT_LINE.Line = USR_INT_LINE_NUM;
 800f85c:	4b4a      	ldr	r3, [pc, #296]	@ (800f988 <MX_NFC8_PollingTagDetect_Init+0x13c>)
 800f85e:	f04f 52b0 	mov.w	r2, #369098752	@ 0x16000000
 800f862:	601a      	str	r2, [r3, #0]
   USR_INT_LINE.PendingCallback = st25r3916Isr;
 800f864:	4b48      	ldr	r3, [pc, #288]	@ (800f988 <MX_NFC8_PollingTagDetect_Init+0x13c>)
 800f866:	4a49      	ldr	r2, [pc, #292]	@ (800f98c <MX_NFC8_PollingTagDetect_Init+0x140>)
 800f868:	605a      	str	r2, [r3, #4]
   BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 800f86a:	2100      	movs	r1, #0
 800f86c:	2000      	movs	r0, #0
 800f86e:	f7f5 fe47 	bl	8005500 <BSP_PB_Init>

   /* Configure interrupt callback */
  (void)HAL_EXTI_GetHandle(&USR_INT_LINE, USR_INT_LINE.Line);
 800f872:	4b45      	ldr	r3, [pc, #276]	@ (800f988 <MX_NFC8_PollingTagDetect_Init+0x13c>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	4619      	mov	r1, r3
 800f878:	4843      	ldr	r0, [pc, #268]	@ (800f988 <MX_NFC8_PollingTagDetect_Init+0x13c>)
 800f87a:	f7f7 f87b 	bl	8006974 <HAL_EXTI_GetHandle>
  (void)HAL_EXTI_RegisterCallback(&USR_INT_LINE, HAL_EXTI_COMMON_CB_ID, BSP_NFC0XCOMM_IRQ_Callback);
 800f87e:	4a44      	ldr	r2, [pc, #272]	@ (800f990 <MX_NFC8_PollingTagDetect_Init+0x144>)
 800f880:	2100      	movs	r1, #0
 800f882:	4841      	ldr	r0, [pc, #260]	@ (800f988 <MX_NFC8_PollingTagDetect_Init+0x13c>)
 800f884:	f7f7 f85c 	bl	8006940 <HAL_EXTI_RegisterCallback>

#ifdef ST25R3916
  platformLog("Welcome to X-NUCLEO-NFC06A1\r\n");
#else
  platformLog("Welcome to X-NUCLEO-NFC08A1\r\n");
 800f888:	4842      	ldr	r0, [pc, #264]	@ (800f994 <MX_NFC8_PollingTagDetect_Init+0x148>)
 800f88a:	f001 fca9 	bl	80111e0 <logUsart>
#endif /* ST25R3916 */
  /* Initalize RFAL */
  if( !demoIni() )
 800f88e:	f000 ff51 	bl	8010734 <demoIni>
 800f892:	4603      	mov	r3, r0
 800f894:	f083 0301 	eor.w	r3, r3, #1
 800f898:	b2db      	uxtb	r3, r3
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d023      	beq.n	800f8e6 <MX_NFC8_PollingTagDetect_Init+0x9a>
  {
    /*
    * in case the rfal initalization failed signal it by flashing all LED
    * and stoping all operations
    */
    platformLog("Initialization failed..\r\n");
 800f89e:	483e      	ldr	r0, [pc, #248]	@ (800f998 <MX_NFC8_PollingTagDetect_Init+0x14c>)
 800f8a0:	f001 fc9e 	bl	80111e0 <logUsart>
    while(1)
    {
      platformLedToogle(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 800f8a4:	2101      	movs	r1, #1
 800f8a6:	483d      	ldr	r0, [pc, #244]	@ (800f99c <MX_NFC8_PollingTagDetect_Init+0x150>)
 800f8a8:	f7f7 fa82 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 800f8ac:	2102      	movs	r1, #2
 800f8ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f8b2:	f7f7 fa7d 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 800f8b6:	2110      	movs	r1, #16
 800f8b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f8bc:	f7f7 fa78 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 800f8c0:	2102      	movs	r1, #2
 800f8c2:	4837      	ldr	r0, [pc, #220]	@ (800f9a0 <MX_NFC8_PollingTagDetect_Init+0x154>)
 800f8c4:	f7f7 fa74 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 800f8c8:	2101      	movs	r1, #1
 800f8ca:	4835      	ldr	r0, [pc, #212]	@ (800f9a0 <MX_NFC8_PollingTagDetect_Init+0x154>)
 800f8cc:	f7f7 fa70 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 800f8d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f8d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f8d8:	f7f7 fa6a 	bl	8006db0 <HAL_GPIO_TogglePin>

      platformDelay(100);
 800f8dc:	2064      	movs	r0, #100	@ 0x64
 800f8de:	f7f6 f803 	bl	80058e8 <HAL_Delay>
      platformLedToogle(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 800f8e2:	bf00      	nop
 800f8e4:	e7de      	b.n	800f8a4 <MX_NFC8_PollingTagDetect_Init+0x58>
    }
  }
  else
  {
    platformLog("Initialization succeeded..\r\n");
 800f8e6:	482f      	ldr	r0, [pc, #188]	@ (800f9a4 <MX_NFC8_PollingTagDetect_Init+0x158>)
 800f8e8:	f001 fc7a 	bl	80111e0 <logUsart>
    for (int i = 0; i < 6; i++)
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	607b      	str	r3, [r7, #4]
 800f8f0:	e021      	b.n	800f936 <MX_NFC8_PollingTagDetect_Init+0xea>
    {
      platformLedToogle(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 800f8f2:	2101      	movs	r1, #1
 800f8f4:	4829      	ldr	r0, [pc, #164]	@ (800f99c <MX_NFC8_PollingTagDetect_Init+0x150>)
 800f8f6:	f7f7 fa5b 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 800f8fa:	2102      	movs	r1, #2
 800f8fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f900:	f7f7 fa56 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 800f904:	2110      	movs	r1, #16
 800f906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f90a:	f7f7 fa51 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 800f90e:	2102      	movs	r1, #2
 800f910:	4823      	ldr	r0, [pc, #140]	@ (800f9a0 <MX_NFC8_PollingTagDetect_Init+0x154>)
 800f912:	f7f7 fa4d 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 800f916:	2101      	movs	r1, #1
 800f918:	4821      	ldr	r0, [pc, #132]	@ (800f9a0 <MX_NFC8_PollingTagDetect_Init+0x154>)
 800f91a:	f7f7 fa49 	bl	8006db0 <HAL_GPIO_TogglePin>
      platformLedToogle(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 800f91e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f922:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f926:	f7f7 fa43 	bl	8006db0 <HAL_GPIO_TogglePin>

      platformDelay(200);
 800f92a:	20c8      	movs	r0, #200	@ 0xc8
 800f92c:	f7f5 ffdc 	bl	80058e8 <HAL_Delay>
    for (int i = 0; i < 6; i++)
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	3301      	adds	r3, #1
 800f934:	607b      	str	r3, [r7, #4]
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	2b05      	cmp	r3, #5
 800f93a:	ddda      	ble.n	800f8f2 <MX_NFC8_PollingTagDetect_Init+0xa6>
    }

    platformLedOff(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 800f93c:	2200      	movs	r2, #0
 800f93e:	2101      	movs	r1, #1
 800f940:	4816      	ldr	r0, [pc, #88]	@ (800f99c <MX_NFC8_PollingTagDetect_Init+0x150>)
 800f942:	f7f7 fa1d 	bl	8006d80 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 800f946:	2200      	movs	r2, #0
 800f948:	2102      	movs	r1, #2
 800f94a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f94e:	f7f7 fa17 	bl	8006d80 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 800f952:	2200      	movs	r2, #0
 800f954:	2110      	movs	r1, #16
 800f956:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f95a:	f7f7 fa11 	bl	8006d80 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 800f95e:	2200      	movs	r2, #0
 800f960:	2102      	movs	r1, #2
 800f962:	480f      	ldr	r0, [pc, #60]	@ (800f9a0 <MX_NFC8_PollingTagDetect_Init+0x154>)
 800f964:	f7f7 fa0c 	bl	8006d80 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 800f968:	2200      	movs	r2, #0
 800f96a:	2101      	movs	r1, #1
 800f96c:	480c      	ldr	r0, [pc, #48]	@ (800f9a0 <MX_NFC8_PollingTagDetect_Init+0x154>)
 800f96e:	f7f7 fa07 	bl	8006d80 <HAL_GPIO_WritePin>
    platformLedOff(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 800f972:	2200      	movs	r2, #0
 800f974:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f97c:	f7f7 fa00 	bl	8006d80 <HAL_GPIO_WritePin>

  }
}
 800f980:	bf00      	nop
 800f982:	3708      	adds	r7, #8
 800f984:	46bd      	mov	sp, r7
 800f986:	bd80      	pop	{r7, pc}
 800f988:	20001320 	.word	0x20001320
 800f98c:	08005071 	.word	0x08005071
 800f990:	0800fa45 	.word	0x0800fa45
 800f994:	08011d4c 	.word	0x08011d4c
 800f998:	08011d6c 	.word	0x08011d6c
 800f99c:	48000400 	.word	0x48000400
 800f9a0:	48000800 	.word	0x48000800
 800f9a4:	08011d88 	.word	0x08011d88

0800f9a8 <BSP_NFC0XCOMM_SendRecv>:
  * @param[out] pRxData : Pointer to data buffer for read data
  * @param[in]  Length : number of bytes to write
  * @return     BSP status
  */
int32_t BSP_NFC0XCOMM_SendRecv(const uint8_t * const pTxData, uint8_t * const pRxData, uint16_t Length)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b088      	sub	sp, #32
 800f9ac:	af02      	add	r7, sp, #8
 800f9ae:	60f8      	str	r0, [r7, #12]
 800f9b0:	60b9      	str	r1, [r7, #8]
 800f9b2:	4613      	mov	r3, r2
 800f9b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_ERROR;
 800f9b6:	2301      	movs	r3, #1
 800f9b8:	75fb      	strb	r3, [r7, #23]
  int32_t ret = BSP_ERROR_NONE;
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	613b      	str	r3, [r7, #16]

  if((pTxData != NULL) && (pRxData != NULL))
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d00e      	beq.n	800f9e2 <BSP_NFC0XCOMM_SendRecv+0x3a>
 800f9c4:	68bb      	ldr	r3, [r7, #8]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d00b      	beq.n	800f9e2 <BSP_NFC0XCOMM_SendRecv+0x3a>
  {
    status = HAL_SPI_TransmitReceive(&COMM_HANDLE, (uint8_t *)pTxData, (uint8_t *)pRxData, Length, 2000);
 800f9ca:	88fb      	ldrh	r3, [r7, #6]
 800f9cc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800f9d0:	9200      	str	r2, [sp, #0]
 800f9d2:	68ba      	ldr	r2, [r7, #8]
 800f9d4:	68f9      	ldr	r1, [r7, #12]
 800f9d6:	481a      	ldr	r0, [pc, #104]	@ (800fa40 <BSP_NFC0XCOMM_SendRecv+0x98>)
 800f9d8:	f7f9 f87d 	bl	8008ad6 <HAL_SPI_TransmitReceive>
 800f9dc:	4603      	mov	r3, r0
 800f9de:	75fb      	strb	r3, [r7, #23]
 800f9e0:	e022      	b.n	800fa28 <BSP_NFC0XCOMM_SendRecv+0x80>
  }
  else if ((pTxData != NULL) && (pRxData == NULL))
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d00c      	beq.n	800fa02 <BSP_NFC0XCOMM_SendRecv+0x5a>
 800f9e8:	68bb      	ldr	r3, [r7, #8]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d109      	bne.n	800fa02 <BSP_NFC0XCOMM_SendRecv+0x5a>
  {
    status = HAL_SPI_Transmit(&COMM_HANDLE, (uint8_t *)pTxData, Length, 2000);
 800f9ee:	88fa      	ldrh	r2, [r7, #6]
 800f9f0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800f9f4:	68f9      	ldr	r1, [r7, #12]
 800f9f6:	4812      	ldr	r0, [pc, #72]	@ (800fa40 <BSP_NFC0XCOMM_SendRecv+0x98>)
 800f9f8:	f7f8 fdc1 	bl	800857e <HAL_SPI_Transmit>
 800f9fc:	4603      	mov	r3, r0
 800f9fe:	75fb      	strb	r3, [r7, #23]
 800fa00:	e012      	b.n	800fa28 <BSP_NFC0XCOMM_SendRecv+0x80>
  }
  else if ((pTxData == NULL) && (pRxData != NULL))
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d10c      	bne.n	800fa22 <BSP_NFC0XCOMM_SendRecv+0x7a>
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d009      	beq.n	800fa22 <BSP_NFC0XCOMM_SendRecv+0x7a>
  {
    status = HAL_SPI_Receive(&COMM_HANDLE, (uint8_t *)pRxData, Length, 2000);
 800fa0e:	88fa      	ldrh	r2, [r7, #6]
 800fa10:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800fa14:	68b9      	ldr	r1, [r7, #8]
 800fa16:	480a      	ldr	r0, [pc, #40]	@ (800fa40 <BSP_NFC0XCOMM_SendRecv+0x98>)
 800fa18:	f7f8 ff26 	bl	8008868 <HAL_SPI_Receive>
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	75fb      	strb	r3, [r7, #23]
 800fa20:	e002      	b.n	800fa28 <BSP_NFC0XCOMM_SendRecv+0x80>
  }
  else
  {
  	ret = BSP_ERROR_WRONG_PARAM;
 800fa22:	f06f 0301 	mvn.w	r3, #1
 800fa26:	613b      	str	r3, [r7, #16]
  }

  /* Check the communication status */
  if (status != HAL_OK)
 800fa28:	7dfb      	ldrb	r3, [r7, #23]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d002      	beq.n	800fa34 <BSP_NFC0XCOMM_SendRecv+0x8c>
  {
    /* Execute user timeout callback */
    ret = BSP_NFC0XCOMM_Init();
 800fa2e:	f7f1 fad9 	bl	8000fe4 <BSP_SPI1_Init>
 800fa32:	6138      	str	r0, [r7, #16]
  }

  return ret;
 800fa34:	693b      	ldr	r3, [r7, #16]
}
 800fa36:	4618      	mov	r0, r3
 800fa38:	3718      	adds	r7, #24
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bd80      	pop	{r7, pc}
 800fa3e:	bf00      	nop
 800fa40:	20000288 	.word	0x20000288

0800fa44 <BSP_SPI1_IRQ_Callback>:
  * @brief  BSP SPI1 callback
  * @param  None
  * @return None
  */
__weak void BSP_NFC0XCOMM_IRQ_Callback(void)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	af00      	add	r7, sp, #0
  /* Prevent unused argument(s) compilation warning */

  /* This function should be implemented by the user application.
   * It is called into this driver when an event from ST25R3916 is triggered.
   */
  st25r3916Isr();
 800fa48:	f7f5 fb12 	bl	8005070 <st25r3916Isr>
}
 800fa4c:	bf00      	nop
 800fa4e:	bd80      	pop	{r7, pc}

0800fa50 <cmdCompare>:
  * @retval True : Same command.
  * @retval False : Different command.
  *****************************************************************************
  */
static bool cmdCompare(uint8_t *cmd, uint8_t *find, uint16_t len)
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b086      	sub	sp, #24
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	60f8      	str	r0, [r7, #12]
 800fa58:	60b9      	str	r1, [r7, #8]
 800fa5a:	4613      	mov	r3, r2
 800fa5c:	80fb      	strh	r3, [r7, #6]
  for(int i = 0; i < 20; i++)
 800fa5e:	2300      	movs	r3, #0
 800fa60:	617b      	str	r3, [r7, #20]
 800fa62:	e00f      	b.n	800fa84 <cmdCompare+0x34>
  {
    if(!memcmp(&cmd[i],find, len))
 800fa64:	697b      	ldr	r3, [r7, #20]
 800fa66:	68fa      	ldr	r2, [r7, #12]
 800fa68:	4413      	add	r3, r2
 800fa6a:	88fa      	ldrh	r2, [r7, #6]
 800fa6c:	68b9      	ldr	r1, [r7, #8]
 800fa6e:	4618      	mov	r0, r3
 800fa70:	f001 fd50 	bl	8011514 <memcmp>
 800fa74:	4603      	mov	r3, r0
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d101      	bne.n	800fa7e <cmdCompare+0x2e>
    {
      return true;
 800fa7a:	2301      	movs	r3, #1
 800fa7c:	e006      	b.n	800fa8c <cmdCompare+0x3c>
  for(int i = 0; i < 20; i++)
 800fa7e:	697b      	ldr	r3, [r7, #20]
 800fa80:	3301      	adds	r3, #1
 800fa82:	617b      	str	r3, [r7, #20]
 800fa84:	697b      	ldr	r3, [r7, #20]
 800fa86:	2b13      	cmp	r3, #19
 800fa88:	ddec      	ble.n	800fa64 <cmdCompare+0x14>
    }
  }
  return false;
 800fa8a:	2300      	movs	r3, #0
}
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	3718      	adds	r7, #24
 800fa90:	46bd      	mov	sp, r7
 800fa92:	bd80      	pop	{r7, pc}

0800fa94 <demoCeT4TSelect>:
  *
  * @return Answer size.
  *****************************************************************************
  */
static uint16_t demoCeT4TSelect(uint8_t *cmdData, uint8_t *rspData )
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b088      	sub	sp, #32
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
 800fa9c:	6039      	str	r1, [r7, #0]
  bool success = false;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	77fb      	strb	r3, [r7, #31]
   * Select App by Name NDEF 4 ST:  00 A4 04 00 07 A0 00 00 00 03 00 00 00
   * Select CC FID:                 00 A4 00 0C 02 xx xx
   * Select NDEF FID:               00 A4 00 0C 02 xx xx
   */

  uint8_t aid[] = {0xD2, 0x76, 0x00, 0x00, 0x85, 0x01, 0x01};
 800faa2:	4a3e      	ldr	r2, [pc, #248]	@ (800fb9c <demoCeT4TSelect+0x108>)
 800faa4:	f107 0318 	add.w	r3, r7, #24
 800faa8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800faac:	6018      	str	r0, [r3, #0]
 800faae:	3304      	adds	r3, #4
 800fab0:	8019      	strh	r1, [r3, #0]
 800fab2:	3302      	adds	r3, #2
 800fab4:	0c0a      	lsrs	r2, r1, #16
 800fab6:	701a      	strb	r2, [r3, #0]
  uint8_t fidCC[] = {FID_CC >> 8 , FID_CC & 0xFF};
 800fab8:	f240 33e1 	movw	r3, #993	@ 0x3e1
 800fabc:	82bb      	strh	r3, [r7, #20]
  uint8_t fidNDEF[] = {FID_NDEF >> 8, FID_NDEF & 0xFF};
 800fabe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fac2:	823b      	strh	r3, [r7, #16]
  uint8_t selectFileId[] = {0xA4, 0x00, 0x0C, 0x02, 0x00, 0x01 };
 800fac4:	4a36      	ldr	r2, [pc, #216]	@ (800fba0 <demoCeT4TSelect+0x10c>)
 800fac6:	f107 0308 	add.w	r3, r7, #8
 800faca:	e892 0003 	ldmia.w	r2, {r0, r1}
 800face:	6018      	str	r0, [r3, #0]
 800fad0:	3304      	adds	r3, #4
 800fad2:	8019      	strh	r1, [r3, #0]

  if(cmdCompare( cmdData, aid, sizeof(aid)))
 800fad4:	f107 0318 	add.w	r3, r7, #24
 800fad8:	2207      	movs	r2, #7
 800fada:	4619      	mov	r1, r3
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f7ff ffb7 	bl	800fa50 <cmdCompare>
 800fae2:	4603      	mov	r3, r0
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d005      	beq.n	800faf4 <demoCeT4TSelect+0x60>
  { /* Select Appli */
      nState = STATE_APP_SELECTED;
 800fae8:	4b2e      	ldr	r3, [pc, #184]	@ (800fba4 <demoCeT4TSelect+0x110>)
 800faea:	2201      	movs	r2, #1
 800faec:	701a      	strb	r2, [r3, #0]
      success = true;
 800faee:	2301      	movs	r3, #1
 800faf0:	77fb      	strb	r3, [r7, #31]
 800faf2:	e03c      	b.n	800fb6e <demoCeT4TSelect+0xda>
  }
  else if((nState >= STATE_APP_SELECTED) && cmdCompare(cmdData, fidCC, sizeof(fidCC)))
 800faf4:	4b2b      	ldr	r3, [pc, #172]	@ (800fba4 <demoCeT4TSelect+0x110>)
 800faf6:	f993 3000 	ldrsb.w	r3, [r3]
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	dd12      	ble.n	800fb24 <demoCeT4TSelect+0x90>
 800fafe:	f107 0314 	add.w	r3, r7, #20
 800fb02:	2202      	movs	r2, #2
 800fb04:	4619      	mov	r1, r3
 800fb06:	6878      	ldr	r0, [r7, #4]
 800fb08:	f7ff ffa2 	bl	800fa50 <cmdCompare>
 800fb0c:	4603      	mov	r3, r0
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d008      	beq.n	800fb24 <demoCeT4TSelect+0x90>
  { /* Select CC */
      nState = STATE_CC_SELECTED;
 800fb12:	4b24      	ldr	r3, [pc, #144]	@ (800fba4 <demoCeT4TSelect+0x110>)
 800fb14:	2202      	movs	r2, #2
 800fb16:	701a      	strb	r2, [r3, #0]
      nSelectedIdx = 0;
 800fb18:	4b23      	ldr	r3, [pc, #140]	@ (800fba8 <demoCeT4TSelect+0x114>)
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	601a      	str	r2, [r3, #0]
      success = true;
 800fb1e:	2301      	movs	r3, #1
 800fb20:	77fb      	strb	r3, [r7, #31]
 800fb22:	e024      	b.n	800fb6e <demoCeT4TSelect+0xda>
  }
  else if((nState >= STATE_APP_SELECTED) && (cmdCompare(cmdData,fidNDEF,sizeof(fidNDEF)) || cmdCompare(cmdData,selectFileId,sizeof(selectFileId))))
 800fb24:	4b1f      	ldr	r3, [pc, #124]	@ (800fba4 <demoCeT4TSelect+0x110>)
 800fb26:	f993 3000 	ldrsb.w	r3, [r3]
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	dd1c      	ble.n	800fb68 <demoCeT4TSelect+0xd4>
 800fb2e:	f107 0310 	add.w	r3, r7, #16
 800fb32:	2202      	movs	r2, #2
 800fb34:	4619      	mov	r1, r3
 800fb36:	6878      	ldr	r0, [r7, #4]
 800fb38:	f7ff ff8a 	bl	800fa50 <cmdCompare>
 800fb3c:	4603      	mov	r3, r0
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d109      	bne.n	800fb56 <demoCeT4TSelect+0xc2>
 800fb42:	f107 0308 	add.w	r3, r7, #8
 800fb46:	2206      	movs	r2, #6
 800fb48:	4619      	mov	r1, r3
 800fb4a:	6878      	ldr	r0, [r7, #4]
 800fb4c:	f7ff ff80 	bl	800fa50 <cmdCompare>
 800fb50:	4603      	mov	r3, r0
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d008      	beq.n	800fb68 <demoCeT4TSelect+0xd4>
  { /* Select NDEF */
      nState = STATE_FID_SELECTED;
 800fb56:	4b13      	ldr	r3, [pc, #76]	@ (800fba4 <demoCeT4TSelect+0x110>)
 800fb58:	2203      	movs	r2, #3
 800fb5a:	701a      	strb	r2, [r3, #0]
      nSelectedIdx = 1;
 800fb5c:	4b12      	ldr	r3, [pc, #72]	@ (800fba8 <demoCeT4TSelect+0x114>)
 800fb5e:	2201      	movs	r2, #1
 800fb60:	601a      	str	r2, [r3, #0]
      success = true;
 800fb62:	2301      	movs	r3, #1
 800fb64:	77fb      	strb	r3, [r7, #31]
 800fb66:	e002      	b.n	800fb6e <demoCeT4TSelect+0xda>
  }
  else
  {
      nState = STATE_IDLE;
 800fb68:	4b0e      	ldr	r3, [pc, #56]	@ (800fba4 <demoCeT4TSelect+0x110>)
 800fb6a:	2200      	movs	r2, #0
 800fb6c:	701a      	strb	r2, [r3, #0]
  }

  rspData[0] = (success ? (char)0x90 : 0x6A);
 800fb6e:	7ffb      	ldrb	r3, [r7, #31]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d001      	beq.n	800fb78 <demoCeT4TSelect+0xe4>
 800fb74:	2290      	movs	r2, #144	@ 0x90
 800fb76:	e000      	b.n	800fb7a <demoCeT4TSelect+0xe6>
 800fb78:	226a      	movs	r2, #106	@ 0x6a
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	701a      	strb	r2, [r3, #0]
  rspData[1] = (success ? (char)0x00 : 0x82);
 800fb7e:	7ffb      	ldrb	r3, [r7, #31]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d001      	beq.n	800fb88 <demoCeT4TSelect+0xf4>
 800fb84:	2200      	movs	r2, #0
 800fb86:	e000      	b.n	800fb8a <demoCeT4TSelect+0xf6>
 800fb88:	2282      	movs	r2, #130	@ 0x82
 800fb8a:	683b      	ldr	r3, [r7, #0]
 800fb8c:	3301      	adds	r3, #1
 800fb8e:	701a      	strb	r2, [r3, #0]

  return 2;
 800fb90:	2302      	movs	r3, #2
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	3720      	adds	r7, #32
 800fb96:	46bd      	mov	sp, r7
 800fb98:	bd80      	pop	{r7, pc}
 800fb9a:	bf00      	nop
 800fb9c:	08011da8 	.word	0x08011da8
 800fba0:	08011db0 	.word	0x08011db0
 800fba4:	2000105c 	.word	0x2000105c
 800fba8:	2000001c 	.word	0x2000001c

0800fbac <demoCeT4TRead>:
  *
  * @return Answer size.
  *****************************************************************************
  */
static uint16_t demoCeT4TRead(uint8_t *cmdData, uint8_t *rspData, uint16_t rspDataLen)
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b086      	sub	sp, #24
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	60f8      	str	r0, [r7, #12]
 800fbb4:	60b9      	str	r1, [r7, #8]
 800fbb6:	4613      	mov	r3, r2
 800fbb8:	80fb      	strh	r3, [r7, #6]
  /*
   * Cmd: CLA(1) | INS(1) | P1(1).. offset inside file high | P2(1).. offset inside file high | Le(1).. nBytes to read
   * Rsp: BytesRead | SW12
   */
  unsigned short offset = (cmdData[2] << 8) | cmdData[3];
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	3302      	adds	r3, #2
 800fbbe:	781b      	ldrb	r3, [r3, #0]
 800fbc0:	021b      	lsls	r3, r3, #8
 800fbc2:	b21a      	sxth	r2, r3
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	3303      	adds	r3, #3
 800fbc8:	781b      	ldrb	r3, [r3, #0]
 800fbca:	b21b      	sxth	r3, r3
 800fbcc:	4313      	orrs	r3, r2
 800fbce:	b21b      	sxth	r3, r3
 800fbd0:	82bb      	strh	r3, [r7, #20]
  unsigned short toRead = cmdData[4];
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	3304      	adds	r3, #4
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	82fb      	strh	r3, [r7, #22]
  uint8_t * ppbMemory;

  if( rspDataLen < 2 )
 800fbda:	88fb      	ldrh	r3, [r7, #6]
 800fbdc:	2b01      	cmp	r3, #1
 800fbde:	d804      	bhi.n	800fbea <demoCeT4TRead+0x3e>
  {
      platformErrorHandle();  /* Must ensure appropriate buffer */
 800fbe0:	f44f 7184 	mov.w	r1, #264	@ 0x108
 800fbe4:	482c      	ldr	r0, [pc, #176]	@ (800fc98 <demoCeT4TRead+0xec>)
 800fbe6:	f001 fb9d 	bl	8011324 <_Error_Handler>
  }

  /* Any file selected */
  if(nSelectedIdx < 0 || nSelectedIdx >= nFiles)
 800fbea:	4b2c      	ldr	r3, [pc, #176]	@ (800fc9c <demoCeT4TRead+0xf0>)
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	db05      	blt.n	800fbfe <demoCeT4TRead+0x52>
 800fbf2:	4b2a      	ldr	r3, [pc, #168]	@ (800fc9c <demoCeT4TRead+0xf0>)
 800fbf4:	681a      	ldr	r2, [r3, #0]
 800fbf6:	4b2a      	ldr	r3, [pc, #168]	@ (800fca0 <demoCeT4TRead+0xf4>)
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	429a      	cmp	r2, r3
 800fbfc:	db08      	blt.n	800fc10 <demoCeT4TRead+0x64>
  {
      rspData[0] = ((char)0x6A);
 800fbfe:	68bb      	ldr	r3, [r7, #8]
 800fc00:	226a      	movs	r2, #106	@ 0x6a
 800fc02:	701a      	strb	r2, [r3, #0]
      rspData[1] = ((char)0x82);
 800fc04:	68bb      	ldr	r3, [r7, #8]
 800fc06:	3301      	adds	r3, #1
 800fc08:	2282      	movs	r2, #130	@ 0x82
 800fc0a:	701a      	strb	r2, [r3, #0]
      return 2;
 800fc0c:	2302      	movs	r3, #2
 800fc0e:	e03f      	b.n	800fc90 <demoCeT4TRead+0xe4>
  }

  /* offset + length exceed file size */
  if((unsigned long)(offset + toRead) > pdwFileSize[nSelectedIdx])
 800fc10:	8aba      	ldrh	r2, [r7, #20]
 800fc12:	8afb      	ldrh	r3, [r7, #22]
 800fc14:	4413      	add	r3, r2
 800fc16:	4619      	mov	r1, r3
 800fc18:	4b20      	ldr	r3, [pc, #128]	@ (800fc9c <demoCeT4TRead+0xf0>)
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	4a21      	ldr	r2, [pc, #132]	@ (800fca4 <demoCeT4TRead+0xf8>)
 800fc1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc22:	4299      	cmp	r1, r3
 800fc24:	d908      	bls.n	800fc38 <demoCeT4TRead+0x8c>
  {
      toRead = pdwFileSize[nSelectedIdx] - offset;
 800fc26:	4b1d      	ldr	r3, [pc, #116]	@ (800fc9c <demoCeT4TRead+0xf0>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	4a1e      	ldr	r2, [pc, #120]	@ (800fca4 <demoCeT4TRead+0xf8>)
 800fc2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc30:	b29a      	uxth	r2, r3
 800fc32:	8abb      	ldrh	r3, [r7, #20]
 800fc34:	1ad3      	subs	r3, r2, r3
 800fc36:	82fb      	strh	r3, [r7, #22]
  }

  if( rspDataLen < (toRead+2) )
 800fc38:	8afb      	ldrh	r3, [r7, #22]
 800fc3a:	1c5a      	adds	r2, r3, #1
 800fc3c:	88fb      	ldrh	r3, [r7, #6]
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	db08      	blt.n	800fc54 <demoCeT4TRead+0xa8>
  {
      rspData[0] = ((char)0x6F);
 800fc42:	68bb      	ldr	r3, [r7, #8]
 800fc44:	226f      	movs	r2, #111	@ 0x6f
 800fc46:	701a      	strb	r2, [r3, #0]
      rspData[1] = ((char)0x00);
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	3301      	adds	r3, #1
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	701a      	strb	r2, [r3, #0]
      return 2;
 800fc50:	2302      	movs	r3, #2
 800fc52:	e01d      	b.n	800fc90 <demoCeT4TRead+0xe4>
  }

  ppbMemory = (nSelectedIdx == 0 ? ccfile : ndefFile);
 800fc54:	4b11      	ldr	r3, [pc, #68]	@ (800fc9c <demoCeT4TRead+0xf0>)
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d101      	bne.n	800fc60 <demoCeT4TRead+0xb4>
 800fc5c:	4b12      	ldr	r3, [pc, #72]	@ (800fca8 <demoCeT4TRead+0xfc>)
 800fc5e:	e000      	b.n	800fc62 <demoCeT4TRead+0xb6>
 800fc60:	4b12      	ldr	r3, [pc, #72]	@ (800fcac <demoCeT4TRead+0x100>)
 800fc62:	613b      	str	r3, [r7, #16]
  /* read data */
  memcpy(rspData, &ppbMemory[offset], toRead);
 800fc64:	8abb      	ldrh	r3, [r7, #20]
 800fc66:	693a      	ldr	r2, [r7, #16]
 800fc68:	4413      	add	r3, r2
 800fc6a:	8afa      	ldrh	r2, [r7, #22]
 800fc6c:	4619      	mov	r1, r3
 800fc6e:	68b8      	ldr	r0, [r7, #8]
 800fc70:	f001 fcbe 	bl	80115f0 <memcpy>

  rspData[toRead] = ((char)0x90);
 800fc74:	8afb      	ldrh	r3, [r7, #22]
 800fc76:	68ba      	ldr	r2, [r7, #8]
 800fc78:	4413      	add	r3, r2
 800fc7a:	2290      	movs	r2, #144	@ 0x90
 800fc7c:	701a      	strb	r2, [r3, #0]
  rspData[toRead+1] = ((char)0x00);
 800fc7e:	8afb      	ldrh	r3, [r7, #22]
 800fc80:	3301      	adds	r3, #1
 800fc82:	68ba      	ldr	r2, [r7, #8]
 800fc84:	4413      	add	r3, r2
 800fc86:	2200      	movs	r2, #0
 800fc88:	701a      	strb	r2, [r3, #0]
  return toRead + 2;
 800fc8a:	8afb      	ldrh	r3, [r7, #22]
 800fc8c:	3302      	adds	r3, #2
 800fc8e:	b29b      	uxth	r3, r3
}
 800fc90:	4618      	mov	r0, r3
 800fc92:	3718      	adds	r7, #24
 800fc94:	46bd      	mov	sp, r7
 800fc96:	bd80      	pop	{r7, pc}
 800fc98:	08011db8 	.word	0x08011db8
 800fc9c:	2000001c 	.word	0x2000001c
 800fca0:	20000020 	.word	0x20000020
 800fca4:	20000034 	.word	0x20000034
 800fca8:	20000024 	.word	0x20000024
 800fcac:	20000f5c 	.word	0x20000f5c

0800fcb0 <demoCeT4TUpdate>:
  *
  * @return Answer size.
  *****************************************************************************
  */
static uint16_t demoCeT4TUpdate(uint8_t *cmdData, uint8_t *rspData)
{
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	b084      	sub	sp, #16
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
 800fcb8:	6039      	str	r1, [r7, #0]
  uint32_t offset = (cmdData[2] << 8) | cmdData[3];
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	3302      	adds	r3, #2
 800fcbe:	781b      	ldrb	r3, [r3, #0]
 800fcc0:	021b      	lsls	r3, r3, #8
 800fcc2:	687a      	ldr	r2, [r7, #4]
 800fcc4:	3203      	adds	r2, #3
 800fcc6:	7812      	ldrb	r2, [r2, #0]
 800fcc8:	4313      	orrs	r3, r2
 800fcca:	60fb      	str	r3, [r7, #12]
  uint32_t length = cmdData[4];
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	3304      	adds	r3, #4
 800fcd0:	781b      	ldrb	r3, [r3, #0]
 800fcd2:	60bb      	str	r3, [r7, #8]

  if(nSelectedIdx != 1)
 800fcd4:	4b1a      	ldr	r3, [pc, #104]	@ (800fd40 <demoCeT4TUpdate+0x90>)
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	2b01      	cmp	r3, #1
 800fcda:	d008      	beq.n	800fcee <demoCeT4TUpdate+0x3e>
  {
    rspData[0] = ((char)0x6A);
 800fcdc:	683b      	ldr	r3, [r7, #0]
 800fcde:	226a      	movs	r2, #106	@ 0x6a
 800fce0:	701a      	strb	r2, [r3, #0]
    rspData[1] = ((char)0x82);
 800fce2:	683b      	ldr	r3, [r7, #0]
 800fce4:	3301      	adds	r3, #1
 800fce6:	2282      	movs	r2, #130	@ 0x82
 800fce8:	701a      	strb	r2, [r3, #0]
    return 2;
 800fcea:	2302      	movs	r3, #2
 800fcec:	e023      	b.n	800fd36 <demoCeT4TUpdate+0x86>
  }

  if((unsigned long)(offset + length) > pdwFileSize[nSelectedIdx])
 800fcee:	68fa      	ldr	r2, [r7, #12]
 800fcf0:	68bb      	ldr	r3, [r7, #8]
 800fcf2:	441a      	add	r2, r3
 800fcf4:	4b12      	ldr	r3, [pc, #72]	@ (800fd40 <demoCeT4TUpdate+0x90>)
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	4912      	ldr	r1, [pc, #72]	@ (800fd44 <demoCeT4TUpdate+0x94>)
 800fcfa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800fcfe:	429a      	cmp	r2, r3
 800fd00:	d908      	bls.n	800fd14 <demoCeT4TUpdate+0x64>
  {
    rspData[0] = ((char)0x62);
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	2262      	movs	r2, #98	@ 0x62
 800fd06:	701a      	strb	r2, [r3, #0]
    rspData[1] = ((char)0x82);
 800fd08:	683b      	ldr	r3, [r7, #0]
 800fd0a:	3301      	adds	r3, #1
 800fd0c:	2282      	movs	r2, #130	@ 0x82
 800fd0e:	701a      	strb	r2, [r3, #0]
    return 2;
 800fd10:	2302      	movs	r3, #2
 800fd12:	e010      	b.n	800fd36 <demoCeT4TUpdate+0x86>
  }

  memcpy((ndefFile + offset), &cmdData[5], length);
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	4a0c      	ldr	r2, [pc, #48]	@ (800fd48 <demoCeT4TUpdate+0x98>)
 800fd18:	1898      	adds	r0, r3, r2
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	3305      	adds	r3, #5
 800fd1e:	68ba      	ldr	r2, [r7, #8]
 800fd20:	4619      	mov	r1, r3
 800fd22:	f001 fc65 	bl	80115f0 <memcpy>

  rspData[0] = ((char)0x90);
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	2290      	movs	r2, #144	@ 0x90
 800fd2a:	701a      	strb	r2, [r3, #0]
  rspData[1] = ((char)0x00);
 800fd2c:	683b      	ldr	r3, [r7, #0]
 800fd2e:	3301      	adds	r3, #1
 800fd30:	2200      	movs	r2, #0
 800fd32:	701a      	strb	r2, [r3, #0]
  return 2;
 800fd34:	2302      	movs	r3, #2
}
 800fd36:	4618      	mov	r0, r3
 800fd38:	3710      	adds	r7, #16
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd80      	pop	{r7, pc}
 800fd3e:	bf00      	nop
 800fd40:	2000001c 	.word	0x2000001c
 800fd44:	20000034 	.word	0x20000034
 800fd48:	20000f5c 	.word	0x20000f5c

0800fd4c <demoCeT3TCheck>:
  *
  * @return Answer size.
  *****************************************************************************
  */
static uint16_t demoCeT3TCheck(uint8_t *cmdData, uint8_t *rspData, uint16_t rspDataLen)
{
 800fd4c:	b5b0      	push	{r4, r5, r7, lr}
 800fd4e:	f5ad 7d08 	sub.w	sp, sp, #544	@ 0x220
 800fd52:	af00      	add	r7, sp, #0
 800fd54:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fd58:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800fd5c:	6018      	str	r0, [r3, #0]
 800fd5e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fd62:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 800fd66:	6019      	str	r1, [r3, #0]
 800fd68:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fd6c:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 800fd70:	801a      	strh	r2, [r3, #0]
   * Cmd: cmd | NFCID2 | NoS | Service code list | NoB | Block list
   * Rsp: rsp | NFCID2 | Status Flag 1 | Status Flag 2 | NoB | Block Data
   */
  uint8_t *block;
  uint16_t blocknb[256];
  uint32_t idx = 0;
 800fd72:	2300      	movs	r3, #0
 800fd74:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
  uint32_t cnt = 0;
 800fd78:	2300      	movs	r3, #0
 800fd7a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
  uint32_t nbmax = 0;
 800fd7e:	2300      	movs	r3, #0
 800fd80:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210

  /* Command response */
  rspData[idx++] = RFAL_NFCF_CMD_READ_WITHOUT_ENCRYPTION + 1;
 800fd84:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fd88:	1c5a      	adds	r2, r3, #1
 800fd8a:	f8c7 2218 	str.w	r2, [r7, #536]	@ 0x218
 800fd8e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800fd92:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800fd96:	6812      	ldr	r2, [r2, #0]
 800fd98:	4413      	add	r3, r2
 800fd9a:	2207      	movs	r2, #7
 800fd9c:	701a      	strb	r2, [r3, #0]

  /* NFCID 2 bytes */
  if( ST_BYTECMP( gNfcfNfcid, &cmdData[ RFAL_NFCF_LENGTH_LEN + RFAL_NFCF_CMD_LEN ], RFAL_NFCF_NFCID2_LEN ) == 0 )
 800fd9e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fda2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	3302      	adds	r3, #2
 800fdaa:	2208      	movs	r2, #8
 800fdac:	4619      	mov	r1, r3
 800fdae:	48cf      	ldr	r0, [pc, #828]	@ (80100ec <demoCeT3TCheck+0x3a0>)
 800fdb0:	f001 fbb0 	bl	8011514 <memcmp>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d11c      	bne.n	800fdf4 <demoCeT3TCheck+0xa8>
  {
    ST_MEMCPY( &rspData[idx], &gNfcfNfcid, RFAL_NFCF_NFCID2_LEN );
 800fdba:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fdbe:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 800fdc2:	681a      	ldr	r2, [r3, #0]
 800fdc4:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fdc8:	4413      	add	r3, r2
 800fdca:	49c8      	ldr	r1, [pc, #800]	@ (80100ec <demoCeT3TCheck+0x3a0>)
 800fdcc:	461a      	mov	r2, r3
 800fdce:	460b      	mov	r3, r1
 800fdd0:	cb03      	ldmia	r3!, {r0, r1}
 800fdd2:	6010      	str	r0, [r2, #0]
 800fdd4:	6051      	str	r1, [r2, #4]
    idx += RFAL_NFCF_NFCID2_LEN;
 800fdd6:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fdda:	3308      	adds	r3, #8
 800fddc:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    /* If NFCID2 in command is different, no answer */
    return 0;
  }

  /* Check for command errors */
  if( (cmdData[10] != 1) || ((cmdData[11] != 0x09) && (cmdData[11] != 0x0B))
 800fde0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fde4:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	330a      	adds	r3, #10
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	2b01      	cmp	r3, #1
 800fdf0:	d128      	bne.n	800fe44 <demoCeT3TCheck+0xf8>
 800fdf2:	e001      	b.n	800fdf8 <demoCeT3TCheck+0xac>
    return 0;
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	e1b1      	b.n	801015c <demoCeT3TCheck+0x410>
  if( (cmdData[10] != 1) || ((cmdData[11] != 0x09) && (cmdData[11] != 0x0B))
 800fdf8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fdfc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	330b      	adds	r3, #11
 800fe04:	781b      	ldrb	r3, [r3, #0]
 800fe06:	2b09      	cmp	r3, #9
 800fe08:	d008      	beq.n	800fe1c <demoCeT3TCheck+0xd0>
 800fe0a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fe0e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	330b      	adds	r3, #11
 800fe16:	781b      	ldrb	r3, [r3, #0]
 800fe18:	2b0b      	cmp	r3, #11
 800fe1a:	d113      	bne.n	800fe44 <demoCeT3TCheck+0xf8>
            || (cmdData[13] == 0) || (cmdData[13] > InformationBlock[1]) )
 800fe1c:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fe20:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	330d      	adds	r3, #13
 800fe28:	781b      	ldrb	r3, [r3, #0]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d00a      	beq.n	800fe44 <demoCeT3TCheck+0xf8>
 800fe2e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fe32:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	330d      	adds	r3, #13
 800fe3a:	781a      	ldrb	r2, [r3, #0]
 800fe3c:	4bac      	ldr	r3, [pc, #688]	@ (80100f0 <demoCeT3TCheck+0x3a4>)
 800fe3e:	785b      	ldrb	r3, [r3, #1]
 800fe40:	429a      	cmp	r2, r3
 800fe42:	d91d      	bls.n	800fe80 <demoCeT3TCheck+0x134>
  {
    rspData[idx++] = 0xFF;
 800fe44:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fe48:	1c5a      	adds	r2, r3, #1
 800fe4a:	f8c7 2218 	str.w	r2, [r7, #536]	@ 0x218
 800fe4e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800fe52:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800fe56:	6812      	ldr	r2, [r2, #0]
 800fe58:	4413      	add	r3, r2
 800fe5a:	22ff      	movs	r2, #255	@ 0xff
 800fe5c:	701a      	strb	r2, [r3, #0]
    rspData[idx++] = 0xFF;
 800fe5e:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fe62:	1c5a      	adds	r2, r3, #1
 800fe64:	f8c7 2218 	str.w	r2, [r7, #536]	@ 0x218
 800fe68:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800fe6c:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800fe70:	6812      	ldr	r2, [r2, #0]
 800fe72:	4413      	add	r3, r2
 800fe74:	22ff      	movs	r2, #255	@ 0xff
 800fe76:	701a      	strb	r2, [r3, #0]
    return idx;
 800fe78:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fe7c:	b29b      	uxth	r3, r3
 800fe7e:	e16d      	b.n	801015c <demoCeT3TCheck+0x410>
  }
  else
  {
    rspData[idx++] = 0x00;
 800fe80:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fe84:	1c5a      	adds	r2, r3, #1
 800fe86:	f8c7 2218 	str.w	r2, [r7, #536]	@ 0x218
 800fe8a:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800fe8e:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800fe92:	6812      	ldr	r2, [r2, #0]
 800fe94:	4413      	add	r3, r2
 800fe96:	2200      	movs	r2, #0
 800fe98:	701a      	strb	r2, [r3, #0]
    rspData[idx++] = 0x00;
 800fe9a:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fe9e:	1c5a      	adds	r2, r3, #1
 800fea0:	f8c7 2218 	str.w	r2, [r7, #536]	@ 0x218
 800fea4:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800fea8:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800feac:	6812      	ldr	r2, [r2, #0]
 800feae:	4413      	add	r3, r2
 800feb0:	2200      	movs	r2, #0
 800feb2:	701a      	strb	r2, [r3, #0]
  }

  /* Verify CHECK response length */
  if( rspDataLen < (11 + (cmdData[13] * T3T_BLOCK_SIZE)) )
 800feb4:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800feb8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	330d      	adds	r3, #13
 800fec0:	781b      	ldrb	r3, [r3, #0]
 800fec2:	011b      	lsls	r3, r3, #4
 800fec4:	f103 020a 	add.w	r2, r3, #10
 800fec8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800fecc:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 800fed0:	881b      	ldrh	r3, [r3, #0]
 800fed2:	429a      	cmp	r2, r3
 800fed4:	db04      	blt.n	800fee0 <demoCeT3TCheck+0x194>
  {
    platformErrorHandle();  /* Must ensure appropriate buffer */
 800fed6:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 800feda:	4886      	ldr	r0, [pc, #536]	@ (80100f4 <demoCeT3TCheck+0x3a8>)
 800fedc:	f001 fa22 	bl	8011324 <_Error_Handler>
  }

  /* Nob */
  rspData[idx++] = cmdData[13];
 800fee0:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800fee4:	1c5a      	adds	r2, r3, #1
 800fee6:	f8c7 2218 	str.w	r2, [r7, #536]	@ 0x218
 800feea:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800feee:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800fef2:	6812      	ldr	r2, [r2, #0]
 800fef4:	4413      	add	r3, r2
 800fef6:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800fefa:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800fefe:	6812      	ldr	r2, [r2, #0]
 800ff00:	7b52      	ldrb	r2, [r2, #13]
 800ff02:	701a      	strb	r2, [r3, #0]

  /* Retrieving block to read */
  block = &cmdData[14];
 800ff04:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800ff08:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	330e      	adds	r3, #14
 800ff10:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 800ff14:	2300      	movs	r3, #0
 800ff16:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 800ff1a:	e0b6      	b.n	801008a <demoCeT3TCheck+0x33e>
  {
	/* TS T3T 5.6.1.5 Service Code List Order value SHALL be between 0 and NoS-1 */
	if( ((*block) & 0x0F) >=  cmdData[10] )
 800ff1c:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800ff20:	781b      	ldrb	r3, [r3, #0]
 800ff22:	f003 030f 	and.w	r3, r3, #15
 800ff26:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800ff2a:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800ff2e:	6812      	ldr	r2, [r2, #0]
 800ff30:	320a      	adds	r2, #10
 800ff32:	7812      	ldrb	r2, [r2, #0]
 800ff34:	4293      	cmp	r3, r2
 800ff36:	db1b      	blt.n	800ff70 <demoCeT3TCheck+0x224>
	{
	      rspData[idx - 3] = 0xFF;
 800ff38:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800ff3c:	3b03      	subs	r3, #3
 800ff3e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800ff42:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800ff46:	6812      	ldr	r2, [r2, #0]
 800ff48:	4413      	add	r3, r2
 800ff4a:	22ff      	movs	r2, #255	@ 0xff
 800ff4c:	701a      	strb	r2, [r3, #0]
	      rspData[idx - 2] = 0x80; /* TS T3T table 13 - proprietary value to indicate specific error conditions.*/
 800ff4e:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800ff52:	3b02      	subs	r3, #2
 800ff54:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800ff58:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800ff5c:	6812      	ldr	r2, [r2, #0]
 800ff5e:	4413      	add	r3, r2
 800ff60:	2280      	movs	r2, #128	@ 0x80
 800ff62:	701a      	strb	r2, [r3, #0]
	      return (idx - 1);
 800ff64:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	3b01      	subs	r3, #1
 800ff6c:	b29b      	uxth	r3, r3
 800ff6e:	e0f5      	b.n	801015c <demoCeT3TCheck+0x410>
	}
    /* Check block list element size */
    if( *block & 0x80 )
 800ff70:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800ff74:	781b      	ldrb	r3, [r3, #0]
 800ff76:	b25b      	sxtb	r3, r3
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	da12      	bge.n	800ffa2 <demoCeT3TCheck+0x256>
    {
      /* 2-byte Block List element */
      blocknb[cnt] = *(block + 1);
 800ff7c:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800ff80:	3301      	adds	r3, #1
 800ff82:	781b      	ldrb	r3, [r3, #0]
 800ff84:	4619      	mov	r1, r3
 800ff86:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800ff8a:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800ff8e:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800ff92:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      block += 2;
 800ff96:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800ff9a:	3302      	adds	r3, #2
 800ff9c:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
 800ffa0:	e039      	b.n	8010016 <demoCeT3TCheck+0x2ca>
    }
    else
    {
      /* 3-byte Block List element */
      blocknb[cnt] = *(block + 2); /* Little Endian Format */
 800ffa2:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800ffa6:	3302      	adds	r3, #2
 800ffa8:	781b      	ldrb	r3, [r3, #0]
 800ffaa:	4619      	mov	r1, r3
 800ffac:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800ffb0:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800ffb4:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800ffb8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      blocknb[cnt] <<= 8;
 800ffbc:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800ffc0:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800ffc4:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800ffc8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ffcc:	021b      	lsls	r3, r3, #8
 800ffce:	b299      	uxth	r1, r3
 800ffd0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800ffd4:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800ffd8:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800ffdc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      blocknb[cnt] |= *(block + 1);
 800ffe0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800ffe4:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800ffe8:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800ffec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800fff0:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 800fff4:	3201      	adds	r2, #1
 800fff6:	7812      	ldrb	r2, [r2, #0]
 800fff8:	4313      	orrs	r3, r2
 800fffa:	b299      	uxth	r1, r3
 800fffc:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8010000:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010004:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8010008:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      block += 3;
 801000c:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8010010:	3303      	adds	r3, #3
 8010012:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
    }

    /* Return error if Blocknb > NmaxB */
    nbmax = InformationBlock[3];
 8010016:	4b36      	ldr	r3, [pc, #216]	@ (80100f0 <demoCeT3TCheck+0x3a4>)
 8010018:	78db      	ldrb	r3, [r3, #3]
 801001a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
    nbmax = (nbmax << 8) | InformationBlock[4];
 801001e:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010022:	021b      	lsls	r3, r3, #8
 8010024:	4a32      	ldr	r2, [pc, #200]	@ (80100f0 <demoCeT3TCheck+0x3a4>)
 8010026:	7912      	ldrb	r2, [r2, #4]
 8010028:	4313      	orrs	r3, r2
 801002a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
    if( blocknb[cnt] > nbmax )
 801002e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8010032:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010036:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 801003a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 801003e:	461a      	mov	r2, r3
 8010040:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010044:	4293      	cmp	r3, r2
 8010046:	d21b      	bcs.n	8010080 <demoCeT3TCheck+0x334>
    {
      rspData[idx - 3] = 0xFF;
 8010048:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 801004c:	3b03      	subs	r3, #3
 801004e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8010052:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 8010056:	6812      	ldr	r2, [r2, #0]
 8010058:	4413      	add	r3, r2
 801005a:	22ff      	movs	r2, #255	@ 0xff
 801005c:	701a      	strb	r2, [r3, #0]
      rspData[idx - 2] = 0x70;
 801005e:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8010062:	3b02      	subs	r3, #2
 8010064:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8010068:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 801006c:	6812      	ldr	r2, [r2, #0]
 801006e:	4413      	add	r3, r2
 8010070:	2270      	movs	r2, #112	@ 0x70
 8010072:	701a      	strb	r2, [r3, #0]
      return (idx - 1);
 8010074:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8010078:	b29b      	uxth	r3, r3
 801007a:	3b01      	subs	r3, #1
 801007c:	b29b      	uxth	r3, r3
 801007e:	e06d      	b.n	801015c <demoCeT3TCheck+0x410>
  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 8010080:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010084:	3301      	adds	r3, #1
 8010086:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 801008a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 801008e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	330d      	adds	r3, #13
 8010096:	781b      	ldrb	r3, [r3, #0]
 8010098:	461a      	mov	r2, r3
 801009a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 801009e:	4293      	cmp	r3, r2
 80100a0:	f4ff af3c 	bcc.w	800ff1c <demoCeT3TCheck+0x1d0>
    }
  }

  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 80100a4:	2300      	movs	r3, #0
 80100a6:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 80100aa:	e048      	b.n	801013e <demoCeT3TCheck+0x3f2>
  {
    if( blocknb[cnt] == 0x0000 )
 80100ac:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80100b0:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80100b4:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 80100b8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d11b      	bne.n	80100f8 <demoCeT3TCheck+0x3ac>
    {
      /* Read information block */
      ST_MEMCPY( &rspData[idx], InformationBlock, sizeof(InformationBlock));
 80100c0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80100c4:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80100c8:	681a      	ldr	r2, [r3, #0]
 80100ca:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80100ce:	4413      	add	r3, r2
 80100d0:	4a07      	ldr	r2, [pc, #28]	@ (80100f0 <demoCeT3TCheck+0x3a4>)
 80100d2:	461c      	mov	r4, r3
 80100d4:	4615      	mov	r5, r2
 80100d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80100d8:	6020      	str	r0, [r4, #0]
 80100da:	6061      	str	r1, [r4, #4]
 80100dc:	60a2      	str	r2, [r4, #8]
 80100de:	60e3      	str	r3, [r4, #12]
      idx += sizeof(InformationBlock);
 80100e0:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 80100e4:	3310      	adds	r3, #16
 80100e6:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 80100ea:	e023      	b.n	8010134 <demoCeT3TCheck+0x3e8>
 80100ec:	20000f54 	.word	0x20000f54
 80100f0:	20000044 	.word	0x20000044
 80100f4:	08011db8 	.word	0x08011db8
    }
    else
    {
      /* Read ndef block */
      ST_MEMCPY( &rspData[idx], &ndefFile[2 + ((blocknb[cnt] - 1) * T3T_BLOCK_SIZE) ], T3T_BLOCK_SIZE);
 80100f8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80100fc:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8010100:	681a      	ldr	r2, [r3, #0]
 8010102:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8010106:	18d0      	adds	r0, r2, r3
 8010108:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 801010c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010110:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8010114:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010118:	3b01      	subs	r3, #1
 801011a:	011b      	lsls	r3, r3, #4
 801011c:	3302      	adds	r3, #2
 801011e:	4a12      	ldr	r2, [pc, #72]	@ (8010168 <demoCeT3TCheck+0x41c>)
 8010120:	4413      	add	r3, r2
 8010122:	2210      	movs	r2, #16
 8010124:	4619      	mov	r1, r3
 8010126:	f001 fa63 	bl	80115f0 <memcpy>
      idx += T3T_BLOCK_SIZE;
 801012a:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 801012e:	3310      	adds	r3, #16
 8010130:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 8010134:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010138:	3301      	adds	r3, #1
 801013a:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 801013e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8010142:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	330d      	adds	r3, #13
 801014a:	781b      	ldrb	r3, [r3, #0]
 801014c:	461a      	mov	r2, r3
 801014e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010152:	4293      	cmp	r3, r2
 8010154:	d3aa      	bcc.n	80100ac <demoCeT3TCheck+0x360>
    }
  }

  return idx;
 8010156:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 801015a:	b29b      	uxth	r3, r3
}
 801015c:	4618      	mov	r0, r3
 801015e:	f507 7708 	add.w	r7, r7, #544	@ 0x220
 8010162:	46bd      	mov	sp, r7
 8010164:	bdb0      	pop	{r4, r5, r7, pc}
 8010166:	bf00      	nop
 8010168:	20000f5c 	.word	0x20000f5c

0801016c <demoCeT3TUpdate>:
  *
  * @return Answer size.
  *****************************************************************************
  */
static uint16_t demoCeT3TUpdate(uint8_t *cmdData, uint8_t *rspData)
{
 801016c:	b590      	push	{r4, r7, lr}
 801016e:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 8010172:	af00      	add	r7, sp, #0
 8010174:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010178:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 801017c:	6018      	str	r0, [r3, #0]
 801017e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010182:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8010186:	6019      	str	r1, [r3, #0]
   * Cmd: cmd | NFCID2 | NoS | Service code list | NoB | Block list | Block Data
   * Rsp: rsp | NFCID2 | Status Flag 1 | Status Flag 2
   */
  uint8_t *block;
  uint16_t blocknb[256];
  uint32_t idx = 0;
 8010188:	2300      	movs	r3, #0
 801018a:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
  uint32_t cnt = 0;
 801018e:	2300      	movs	r3, #0
 8010190:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
  uint32_t nbmax = 0;
 8010194:	2300      	movs	r3, #0
 8010196:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208

  /* Command response */
  rspData[idx++] = RFAL_NFCF_CMD_WRITE_WITHOUT_ENCRYPTION + 1;
 801019a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 801019e:	1c5a      	adds	r2, r3, #1
 80101a0:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 80101a4:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80101a8:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 80101ac:	6812      	ldr	r2, [r2, #0]
 80101ae:	4413      	add	r3, r2
 80101b0:	2209      	movs	r2, #9
 80101b2:	701a      	strb	r2, [r3, #0]

  /* NFCID 2 bytes */
  if( ST_BYTECMP( gNfcfNfcid, &cmdData[ RFAL_NFCF_LENGTH_LEN + RFAL_NFCF_CMD_LEN ], RFAL_NFCF_NFCID2_LEN ) == 0 )
 80101b4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80101b8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	3302      	adds	r3, #2
 80101c0:	2208      	movs	r2, #8
 80101c2:	4619      	mov	r1, r3
 80101c4:	48c2      	ldr	r0, [pc, #776]	@ (80104d0 <demoCeT3TUpdate+0x364>)
 80101c6:	f001 f9a5 	bl	8011514 <memcmp>
 80101ca:	4603      	mov	r3, r0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d11c      	bne.n	801020a <demoCeT3TUpdate+0x9e>
  {
    ST_MEMCPY( &rspData[idx], gNfcfNfcid, RFAL_NFCF_NFCID2_LEN );
 80101d0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80101d4:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80101d8:	681a      	ldr	r2, [r3, #0]
 80101da:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80101de:	4413      	add	r3, r2
 80101e0:	49bb      	ldr	r1, [pc, #748]	@ (80104d0 <demoCeT3TUpdate+0x364>)
 80101e2:	461a      	mov	r2, r3
 80101e4:	460b      	mov	r3, r1
 80101e6:	cb03      	ldmia	r3!, {r0, r1}
 80101e8:	6010      	str	r0, [r2, #0]
 80101ea:	6051      	str	r1, [r2, #4]
    idx += RFAL_NFCF_NFCID2_LEN;
 80101ec:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80101f0:	3308      	adds	r3, #8
 80101f2:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    /* If NFCID2 in command is different, no answer */
    return 0;
  }

  /* Check for command errors */
  if( (cmdData[10] != 1) || (cmdData[11] != 0x09)
 80101f6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80101fa:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	330a      	adds	r3, #10
 8010202:	781b      	ldrb	r3, [r3, #0]
 8010204:	2b01      	cmp	r3, #1
 8010206:	d11f      	bne.n	8010248 <demoCeT3TUpdate+0xdc>
 8010208:	e001      	b.n	801020e <demoCeT3TUpdate+0xa2>
    return 0;
 801020a:	2300      	movs	r3, #0
 801020c:	e15b      	b.n	80104c6 <demoCeT3TUpdate+0x35a>
  if( (cmdData[10] != 1) || (cmdData[11] != 0x09)
 801020e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010212:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	330b      	adds	r3, #11
 801021a:	781b      	ldrb	r3, [r3, #0]
 801021c:	2b09      	cmp	r3, #9
 801021e:	d113      	bne.n	8010248 <demoCeT3TUpdate+0xdc>
            || (cmdData[13] == 0) || (cmdData[13] > InformationBlock[2]) )
 8010220:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010224:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	330d      	adds	r3, #13
 801022c:	781b      	ldrb	r3, [r3, #0]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d00a      	beq.n	8010248 <demoCeT3TUpdate+0xdc>
 8010232:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010236:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	330d      	adds	r3, #13
 801023e:	781a      	ldrb	r2, [r3, #0]
 8010240:	4ba4      	ldr	r3, [pc, #656]	@ (80104d4 <demoCeT3TUpdate+0x368>)
 8010242:	789b      	ldrb	r3, [r3, #2]
 8010244:	429a      	cmp	r2, r3
 8010246:	d91d      	bls.n	8010284 <demoCeT3TUpdate+0x118>
  {
    rspData[idx++] = 0xFF;
 8010248:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 801024c:	1c5a      	adds	r2, r3, #1
 801024e:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 8010252:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8010256:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 801025a:	6812      	ldr	r2, [r2, #0]
 801025c:	4413      	add	r3, r2
 801025e:	22ff      	movs	r2, #255	@ 0xff
 8010260:	701a      	strb	r2, [r3, #0]
    rspData[idx++] = 0xFF;
 8010262:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010266:	1c5a      	adds	r2, r3, #1
 8010268:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 801026c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8010270:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 8010274:	6812      	ldr	r2, [r2, #0]
 8010276:	4413      	add	r3, r2
 8010278:	22ff      	movs	r2, #255	@ 0xff
 801027a:	701a      	strb	r2, [r3, #0]
    return idx;
 801027c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010280:	b29b      	uxth	r3, r3
 8010282:	e120      	b.n	80104c6 <demoCeT3TUpdate+0x35a>
  }
  else
  {
    rspData[idx++] = 0x00;
 8010284:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010288:	1c5a      	adds	r2, r3, #1
 801028a:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 801028e:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8010292:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 8010296:	6812      	ldr	r2, [r2, #0]
 8010298:	4413      	add	r3, r2
 801029a:	2200      	movs	r2, #0
 801029c:	701a      	strb	r2, [r3, #0]
    rspData[idx++] = 0x00;
 801029e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80102a2:	1c5a      	adds	r2, r3, #1
 80102a4:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 80102a8:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80102ac:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 80102b0:	6812      	ldr	r2, [r2, #0]
 80102b2:	4413      	add	r3, r2
 80102b4:	2200      	movs	r2, #0
 80102b6:	701a      	strb	r2, [r3, #0]
  }

  /* Retrieving block to read */
  block = &cmdData[14];
 80102b8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80102bc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	330e      	adds	r3, #14
 80102c4:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 80102c8:	2300      	movs	r3, #0
 80102ca:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 80102ce:	e08a      	b.n	80103e6 <demoCeT3TUpdate+0x27a>
  {
    /* Check block list element size */
    if( *block & 0x80 )
 80102d0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80102d4:	781b      	ldrb	r3, [r3, #0]
 80102d6:	b25b      	sxtb	r3, r3
 80102d8:	2b00      	cmp	r3, #0
 80102da:	da12      	bge.n	8010302 <demoCeT3TUpdate+0x196>
    {
      /* 2-byte Block List element */
      blocknb[cnt] = *(block + 1);
 80102dc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80102e0:	3301      	adds	r3, #1
 80102e2:	781b      	ldrb	r3, [r3, #0]
 80102e4:	4619      	mov	r1, r3
 80102e6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80102ea:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80102ee:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 80102f2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      block += 2;
 80102f6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80102fa:	3302      	adds	r3, #2
 80102fc:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8010300:	e039      	b.n	8010376 <demoCeT3TUpdate+0x20a>
    }
    else
    {
      /* 3-byte Block List element */
      blocknb[cnt] = *(block + 2); /* Little Endian Format */
 8010302:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010306:	3302      	adds	r3, #2
 8010308:	781b      	ldrb	r3, [r3, #0]
 801030a:	4619      	mov	r1, r3
 801030c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010310:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010314:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8010318:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      blocknb[cnt] <<= 8;
 801031c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010320:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010324:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8010328:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 801032c:	021b      	lsls	r3, r3, #8
 801032e:	b299      	uxth	r1, r3
 8010330:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010334:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010338:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 801033c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      blocknb[cnt] |= *(block + 1);
 8010340:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010344:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010348:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 801034c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010350:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8010354:	3201      	adds	r2, #1
 8010356:	7812      	ldrb	r2, [r2, #0]
 8010358:	4313      	orrs	r3, r2
 801035a:	b299      	uxth	r1, r3
 801035c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010360:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010364:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8010368:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      block += 3;
 801036c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010370:	3303      	adds	r3, #3
 8010372:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
    }
    /* Return error if Blocknb > NmaxB */
    nbmax = InformationBlock[3];
 8010376:	4b57      	ldr	r3, [pc, #348]	@ (80104d4 <demoCeT3TUpdate+0x368>)
 8010378:	78db      	ldrb	r3, [r3, #3]
 801037a:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
    nbmax = (nbmax << 8) | InformationBlock[4];
 801037e:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8010382:	021b      	lsls	r3, r3, #8
 8010384:	4a53      	ldr	r2, [pc, #332]	@ (80104d4 <demoCeT3TUpdate+0x368>)
 8010386:	7912      	ldrb	r2, [r2, #4]
 8010388:	4313      	orrs	r3, r2
 801038a:	f8c7 3208 	str.w	r3, [r7, #520]	@ 0x208
    if( blocknb[cnt] > nbmax )
 801038e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010392:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010396:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 801039a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 801039e:	461a      	mov	r2, r3
 80103a0:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 80103a4:	4293      	cmp	r3, r2
 80103a6:	d219      	bcs.n	80103dc <demoCeT3TUpdate+0x270>
    {
      rspData[idx - 2] = 0xFF;
 80103a8:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80103ac:	3b02      	subs	r3, #2
 80103ae:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80103b2:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 80103b6:	6812      	ldr	r2, [r2, #0]
 80103b8:	4413      	add	r3, r2
 80103ba:	22ff      	movs	r2, #255	@ 0xff
 80103bc:	701a      	strb	r2, [r3, #0]
      rspData[idx - 1] = 0x70;
 80103be:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80103c2:	3b01      	subs	r3, #1
 80103c4:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80103c8:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 80103cc:	6812      	ldr	r2, [r2, #0]
 80103ce:	4413      	add	r3, r2
 80103d0:	2270      	movs	r2, #112	@ 0x70
 80103d2:	701a      	strb	r2, [r3, #0]
      return idx;
 80103d4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80103d8:	b29b      	uxth	r3, r3
 80103da:	e074      	b.n	80104c6 <demoCeT3TUpdate+0x35a>
  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 80103dc:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80103e0:	3301      	adds	r3, #1
 80103e2:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 80103e6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80103ea:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	330d      	adds	r3, #13
 80103f2:	781b      	ldrb	r3, [r3, #0]
 80103f4:	461a      	mov	r2, r3
 80103f6:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80103fa:	4293      	cmp	r3, r2
 80103fc:	f4ff af68 	bcc.w	80102d0 <demoCeT3TUpdate+0x164>
    }
  }

  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 8010400:	2300      	movs	r3, #0
 8010402:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8010406:	e035      	b.n	8010474 <demoCeT3TUpdate+0x308>
  {
    if( blocknb[cnt] == 0x0000 )
 8010408:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801040c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010410:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8010414:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d10e      	bne.n	801043a <demoCeT3TUpdate+0x2ce>
    {
      /* Write information block */
      ST_MEMCPY( InformationBlock, block, T3T_BLOCK_SIZE);
 801041c:	4a2d      	ldr	r2, [pc, #180]	@ (80104d4 <demoCeT3TUpdate+0x368>)
 801041e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010422:	4614      	mov	r4, r2
 8010424:	6818      	ldr	r0, [r3, #0]
 8010426:	6859      	ldr	r1, [r3, #4]
 8010428:	689a      	ldr	r2, [r3, #8]
 801042a:	68db      	ldr	r3, [r3, #12]
 801042c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
      block += T3T_BLOCK_SIZE;
 801042e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010432:	3310      	adds	r3, #16
 8010434:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8010438:	e017      	b.n	801046a <demoCeT3TUpdate+0x2fe>
    }
    else
    {
      /* Read ndef block */
      ST_MEMCPY( &ndefFile[2 + ((blocknb[cnt] - 1) * T3T_BLOCK_SIZE) ], block, T3T_BLOCK_SIZE);
 801043a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 801043e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8010442:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8010446:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 801044a:	3b01      	subs	r3, #1
 801044c:	011b      	lsls	r3, r3, #4
 801044e:	3302      	adds	r3, #2
 8010450:	4a21      	ldr	r2, [pc, #132]	@ (80104d8 <demoCeT3TUpdate+0x36c>)
 8010452:	4413      	add	r3, r2
 8010454:	2210      	movs	r2, #16
 8010456:	f8d7 1214 	ldr.w	r1, [r7, #532]	@ 0x214
 801045a:	4618      	mov	r0, r3
 801045c:	f001 f8c8 	bl	80115f0 <memcpy>
      block += T3T_BLOCK_SIZE;
 8010460:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8010464:	3310      	adds	r3, #16
 8010466:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
  for( cnt = 0; cnt < cmdData[13]; cnt++ )
 801046a:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 801046e:	3301      	adds	r3, #1
 8010470:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8010474:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8010478:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	330d      	adds	r3, #13
 8010480:	781b      	ldrb	r3, [r3, #0]
 8010482:	461a      	mov	r2, r3
 8010484:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8010488:	4293      	cmp	r3, r2
 801048a:	d3bd      	bcc.n	8010408 <demoCeT3TUpdate+0x29c>
    }
  }

    /* Status flag answer */
  rspData[idx++] = 0x00;
 801048c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8010490:	1c5a      	adds	r2, r3, #1
 8010492:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 8010496:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 801049a:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 801049e:	6812      	ldr	r2, [r2, #0]
 80104a0:	4413      	add	r3, r2
 80104a2:	2200      	movs	r2, #0
 80104a4:	701a      	strb	r2, [r3, #0]
  rspData[idx++] = 0x00;
 80104a6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80104aa:	1c5a      	adds	r2, r3, #1
 80104ac:	f8c7 220c 	str.w	r2, [r7, #524]	@ 0x20c
 80104b0:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80104b4:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 80104b8:	6812      	ldr	r2, [r2, #0]
 80104ba:	4413      	add	r3, r2
 80104bc:	2200      	movs	r2, #0
 80104be:	701a      	strb	r2, [r3, #0]

  return idx;
 80104c0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80104c4:	b29b      	uxth	r3, r3
}
 80104c6:	4618      	mov	r0, r3
 80104c8:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 80104cc:	46bd      	mov	sp, r7
 80104ce:	bd90      	pop	{r4, r7, pc}
 80104d0:	20000f54 	.word	0x20000f54
 80104d4:	20000044 	.word	0x20000044
 80104d8:	20000f5c 	.word	0x20000f5c

080104dc <demoCeInit>:
  *
  * @return None
  *****************************************************************************
  */
void demoCeInit( uint8_t* nfcfNfcid )
{
 80104dc:	b580      	push	{r7, lr}
 80104de:	b084      	sub	sp, #16
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	6078      	str	r0, [r7, #4]
    if( nfcfNfcid != NULL )
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d004      	beq.n	80104f4 <demoCeInit+0x18>
    {
        ST_MEMCPY( gNfcfNfcid, nfcfNfcid, RFAL_NFCF_NFCID2_LEN );
 80104ea:	4b1c      	ldr	r3, [pc, #112]	@ (801055c <demoCeInit+0x80>)
 80104ec:	687a      	ldr	r2, [r7, #4]
 80104ee:	6810      	ldr	r0, [r2, #0]
 80104f0:	6851      	ldr	r1, [r2, #4]
 80104f2:	c303      	stmia	r3!, {r0, r1}
    }

    ST_MEMCPY( ndefFile, (uint8_t *)demoNdefFile, demoNdefFileLen );
 80104f4:	4b1a      	ldr	r3, [pc, #104]	@ (8010560 <demoCeInit+0x84>)
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	4a1a      	ldr	r2, [pc, #104]	@ (8010564 <demoCeInit+0x88>)
 80104fa:	6812      	ldr	r2, [r2, #0]
 80104fc:	4619      	mov	r1, r3
 80104fe:	481a      	ldr	r0, [pc, #104]	@ (8010568 <demoCeInit+0x8c>)
 8010500:	f001 f876 	bl	80115f0 <memcpy>
    /* Update AIB Ln with actual NDEF length */
    InformationBlock[12] = demoNdefFile[0];
 8010504:	4b16      	ldr	r3, [pc, #88]	@ (8010560 <demoCeInit+0x84>)
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	781a      	ldrb	r2, [r3, #0]
 801050a:	4b18      	ldr	r3, [pc, #96]	@ (801056c <demoCeInit+0x90>)
 801050c:	731a      	strb	r2, [r3, #12]
    InformationBlock[13] = demoNdefFile[1];
 801050e:	4b14      	ldr	r3, [pc, #80]	@ (8010560 <demoCeInit+0x84>)
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	3301      	adds	r3, #1
 8010514:	781a      	ldrb	r2, [r3, #0]
 8010516:	4b15      	ldr	r3, [pc, #84]	@ (801056c <demoCeInit+0x90>)
 8010518:	735a      	strb	r2, [r3, #13]
    uint16_t checksum = 0;
 801051a:	2300      	movs	r3, #0
 801051c:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < 14; i++)
 801051e:	2300      	movs	r3, #0
 8010520:	60bb      	str	r3, [r7, #8]
 8010522:	e00a      	b.n	801053a <demoCeInit+0x5e>
    {
        checksum += InformationBlock[i];
 8010524:	4a11      	ldr	r2, [pc, #68]	@ (801056c <demoCeInit+0x90>)
 8010526:	68bb      	ldr	r3, [r7, #8]
 8010528:	4413      	add	r3, r2
 801052a:	781b      	ldrb	r3, [r3, #0]
 801052c:	461a      	mov	r2, r3
 801052e:	89fb      	ldrh	r3, [r7, #14]
 8010530:	4413      	add	r3, r2
 8010532:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < 14; i++)
 8010534:	68bb      	ldr	r3, [r7, #8]
 8010536:	3301      	adds	r3, #1
 8010538:	60bb      	str	r3, [r7, #8]
 801053a:	68bb      	ldr	r3, [r7, #8]
 801053c:	2b0d      	cmp	r3, #13
 801053e:	ddf1      	ble.n	8010524 <demoCeInit+0x48>
    }
    InformationBlock[14] = checksum >> 8;
 8010540:	89fb      	ldrh	r3, [r7, #14]
 8010542:	0a1b      	lsrs	r3, r3, #8
 8010544:	b29b      	uxth	r3, r3
 8010546:	b2da      	uxtb	r2, r3
 8010548:	4b08      	ldr	r3, [pc, #32]	@ (801056c <demoCeInit+0x90>)
 801054a:	739a      	strb	r2, [r3, #14]
    InformationBlock[15] = checksum & 0xFF;
 801054c:	89fb      	ldrh	r3, [r7, #14]
 801054e:	b2da      	uxtb	r2, r3
 8010550:	4b06      	ldr	r3, [pc, #24]	@ (801056c <demoCeInit+0x90>)
 8010552:	73da      	strb	r2, [r3, #15]
}
 8010554:	bf00      	nop
 8010556:	3710      	adds	r7, #16
 8010558:	46bd      	mov	sp, r7
 801055a:	bd80      	pop	{r7, pc}
 801055c:	20000f54 	.word	0x20000f54
 8010560:	2000003c 	.word	0x2000003c
 8010564:	20000040 	.word	0x20000040
 8010568:	20000f5c 	.word	0x20000f5c
 801056c:	20000044 	.word	0x20000044

08010570 <demoCeT4T>:
  *
  * @return Response size.
  *****************************************************************************
  */
uint16_t demoCeT4T(uint8_t *rxData, uint16_t rxDataLen, uint8_t *txBuf, uint16_t txBufLen )
{
 8010570:	b580      	push	{r7, lr}
 8010572:	b084      	sub	sp, #16
 8010574:	af00      	add	r7, sp, #0
 8010576:	60f8      	str	r0, [r7, #12]
 8010578:	607a      	str	r2, [r7, #4]
 801057a:	461a      	mov	r2, r3
 801057c:	460b      	mov	r3, r1
 801057e:	817b      	strh	r3, [r7, #10]
 8010580:	4613      	mov	r3, r2
 8010582:	813b      	strh	r3, [r7, #8]
  if( (txBuf == NULL) || (txBufLen < 2) )
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d002      	beq.n	8010590 <demoCeT4T+0x20>
 801058a:	893b      	ldrh	r3, [r7, #8]
 801058c:	2b01      	cmp	r3, #1
 801058e:	d804      	bhi.n	801059a <demoCeT4T+0x2a>
  {
    platformErrorHandle();  /* Must ensure appropriate buffer */
 8010590:	f240 215d 	movw	r1, #605	@ 0x25d
 8010594:	481c      	ldr	r0, [pc, #112]	@ (8010608 <demoCeT4T+0x98>)
 8010596:	f000 fec5 	bl	8011324 <_Error_Handler>
  }

  if( (rxData != NULL) && (rxDataLen >= 4) )
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	2b00      	cmp	r3, #0
 801059e:	d027      	beq.n	80105f0 <demoCeT4T+0x80>
 80105a0:	897b      	ldrh	r3, [r7, #10]
 80105a2:	2b03      	cmp	r3, #3
 80105a4:	d924      	bls.n	80105f0 <demoCeT4T+0x80>
  {
      if(rxData[0] == T4T_CLA_00)
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	781b      	ldrb	r3, [r3, #0]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d120      	bne.n	80105f0 <demoCeT4T+0x80>
      {
          switch(rxData[1])
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	3301      	adds	r3, #1
 80105b2:	781b      	ldrb	r3, [r3, #0]
 80105b4:	2bd6      	cmp	r3, #214	@ 0xd6
 80105b6:	d014      	beq.n	80105e2 <demoCeT4T+0x72>
 80105b8:	2bd6      	cmp	r3, #214	@ 0xd6
 80105ba:	dc18      	bgt.n	80105ee <demoCeT4T+0x7e>
 80105bc:	2ba4      	cmp	r3, #164	@ 0xa4
 80105be:	d002      	beq.n	80105c6 <demoCeT4T+0x56>
 80105c0:	2bb0      	cmp	r3, #176	@ 0xb0
 80105c2:	d006      	beq.n	80105d2 <demoCeT4T+0x62>

              case T4T_INS_UPDATE:
                  return demoCeT4TUpdate(rxData, txBuf);

              default:
                  break;
 80105c4:	e013      	b.n	80105ee <demoCeT4T+0x7e>
                  return demoCeT4TSelect(rxData, txBuf);
 80105c6:	6879      	ldr	r1, [r7, #4]
 80105c8:	68f8      	ldr	r0, [r7, #12]
 80105ca:	f7ff fa63 	bl	800fa94 <demoCeT4TSelect>
 80105ce:	4603      	mov	r3, r0
 80105d0:	e016      	b.n	8010600 <demoCeT4T+0x90>
                  return demoCeT4TRead(rxData, txBuf, txBufLen);
 80105d2:	893b      	ldrh	r3, [r7, #8]
 80105d4:	461a      	mov	r2, r3
 80105d6:	6879      	ldr	r1, [r7, #4]
 80105d8:	68f8      	ldr	r0, [r7, #12]
 80105da:	f7ff fae7 	bl	800fbac <demoCeT4TRead>
 80105de:	4603      	mov	r3, r0
 80105e0:	e00e      	b.n	8010600 <demoCeT4T+0x90>
                  return demoCeT4TUpdate(rxData, txBuf);
 80105e2:	6879      	ldr	r1, [r7, #4]
 80105e4:	68f8      	ldr	r0, [r7, #12]
 80105e6:	f7ff fb63 	bl	800fcb0 <demoCeT4TUpdate>
 80105ea:	4603      	mov	r3, r0
 80105ec:	e008      	b.n	8010600 <demoCeT4T+0x90>
                  break;
 80105ee:	bf00      	nop
          }
      }
  }

  /* Function not supported ...  */
  txBuf[0] = ((char)0x68);
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	2268      	movs	r2, #104	@ 0x68
 80105f4:	701a      	strb	r2, [r3, #0]
  txBuf[1] = ((char)0x00);
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	3301      	adds	r3, #1
 80105fa:	2200      	movs	r2, #0
 80105fc:	701a      	strb	r2, [r3, #0]
  return 2;
 80105fe:	2302      	movs	r3, #2
}
 8010600:	4618      	mov	r0, r3
 8010602:	3710      	adds	r7, #16
 8010604:	46bd      	mov	sp, r7
 8010606:	bd80      	pop	{r7, pc}
 8010608:	08011db8 	.word	0x08011db8

0801060c <demoCeT3T>:
  *
  * @return Response size.
  *****************************************************************************
  */
uint16_t demoCeT3T(uint8_t *rxData, uint16_t rxDataLen, uint8_t *txBuf, uint16_t txBufLen )
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b084      	sub	sp, #16
 8010610:	af00      	add	r7, sp, #0
 8010612:	60f8      	str	r0, [r7, #12]
 8010614:	607a      	str	r2, [r7, #4]
 8010616:	461a      	mov	r2, r3
 8010618:	460b      	mov	r3, r1
 801061a:	817b      	strh	r3, [r7, #10]
 801061c:	4613      	mov	r3, r2
 801061e:	813b      	strh	r3, [r7, #8]
    if( (txBuf == NULL) || (txBufLen < 11) )
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d002      	beq.n	801062c <demoCeT3T+0x20>
 8010626:	893b      	ldrh	r3, [r7, #8]
 8010628:	2b0a      	cmp	r3, #10
 801062a:	d804      	bhi.n	8010636 <demoCeT3T+0x2a>
    {
        platformErrorHandle();  /* Must ensure appropriate buffer */
 801062c:	f240 218e 	movw	r1, #654	@ 0x28e
 8010630:	4815      	ldr	r0, [pc, #84]	@ (8010688 <demoCeT3T+0x7c>)
 8010632:	f000 fe77 	bl	8011324 <_Error_Handler>
    }

    if( (rxData != NULL) && (rxDataLen >= 4) )
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d018      	beq.n	801066e <demoCeT3T+0x62>
 801063c:	897b      	ldrh	r3, [r7, #10]
 801063e:	2b03      	cmp	r3, #3
 8010640:	d915      	bls.n	801066e <demoCeT3T+0x62>
    {
        switch(rxData[1])
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	3301      	adds	r3, #1
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	2b06      	cmp	r3, #6
 801064a:	d002      	beq.n	8010652 <demoCeT3T+0x46>
 801064c:	2b08      	cmp	r3, #8
 801064e:	d008      	beq.n	8010662 <demoCeT3T+0x56>

            case RFAL_NFCF_CMD_WRITE_WITHOUT_ENCRYPTION:
                return demoCeT3TUpdate(rxData, txBuf);

            default:
                break;
 8010650:	e00d      	b.n	801066e <demoCeT3T+0x62>
                return demoCeT3TCheck(rxData, txBuf, txBufLen);
 8010652:	893b      	ldrh	r3, [r7, #8]
 8010654:	461a      	mov	r2, r3
 8010656:	6879      	ldr	r1, [r7, #4]
 8010658:	68f8      	ldr	r0, [r7, #12]
 801065a:	f7ff fb77 	bl	800fd4c <demoCeT3TCheck>
 801065e:	4603      	mov	r3, r0
 8010660:	e00d      	b.n	801067e <demoCeT3T+0x72>
                return demoCeT3TUpdate(rxData, txBuf);
 8010662:	6879      	ldr	r1, [r7, #4]
 8010664:	68f8      	ldr	r0, [r7, #12]
 8010666:	f7ff fd81 	bl	801016c <demoCeT3TUpdate>
 801066a:	4603      	mov	r3, r0
 801066c:	e007      	b.n	801067e <demoCeT3T+0x72>
        }
    }

  /* Function not supported ...  */
  txBuf[0] = ((char)0xFF);
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	22ff      	movs	r2, #255	@ 0xff
 8010672:	701a      	strb	r2, [r3, #0]
  txBuf[1] = ((char)0xFF);
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	3301      	adds	r3, #1
 8010678:	22ff      	movs	r2, #255	@ 0xff
 801067a:	701a      	strb	r2, [r3, #0]
  return 2;
 801067c:	2302      	movs	r3, #2
}
 801067e:	4618      	mov	r0, r3
 8010680:	3710      	adds	r7, #16
 8010682:	46bd      	mov	sp, r7
 8010684:	bd80      	pop	{r7, pc}
 8010686:	bf00      	nop
 8010688:	08011db8 	.word	0x08011db8

0801068c <demoNotif>:
 *
 *  This function receives the event notifications from RFAL
 *****************************************************************************
 */
static void demoNotif( rfalNfcState st )
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b084      	sub	sp, #16
 8010690:	af00      	add	r7, sp, #0
 8010692:	4603      	mov	r3, r0
 8010694:	71fb      	strb	r3, [r7, #7]
    uint8_t       devCnt;
    rfalNfcDevice *dev;

    if( st == RFAL_NFC_STATE_WAKEUP_MODE )
 8010696:	79fb      	ldrb	r3, [r7, #7]
 8010698:	2b03      	cmp	r3, #3
 801069a:	d103      	bne.n	80106a4 <demoNotif+0x18>
    {
        platformLog("Wake Up mode started \r\n");
 801069c:	4820      	ldr	r0, [pc, #128]	@ (8010720 <demoNotif+0x94>)
 801069e:	f000 fd9f 	bl	80111e0 <logUsart>
    		rfalNfcSelect(1);
    	}

        multiSel = false;
    }
}
 80106a2:	e039      	b.n	8010718 <demoNotif+0x8c>
    else if( st == RFAL_NFC_STATE_POLL_TECHDETECT )
 80106a4:	79fb      	ldrb	r3, [r7, #7]
 80106a6:	2b0a      	cmp	r3, #10
 80106a8:	d108      	bne.n	80106bc <demoNotif+0x30>
        if( discParam.wakeupEnabled )
 80106aa:	4b1e      	ldr	r3, [pc, #120]	@ (8010724 <demoNotif+0x98>)
 80106ac:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d031      	beq.n	8010718 <demoNotif+0x8c>
            platformLog("Wake Up mode terminated. Polling for devices \r\n");
 80106b4:	481c      	ldr	r0, [pc, #112]	@ (8010728 <demoNotif+0x9c>)
 80106b6:	f000 fd93 	bl	80111e0 <logUsart>
}
 80106ba:	e02d      	b.n	8010718 <demoNotif+0x8c>
    else if( st == RFAL_NFC_STATE_POLL_SELECT )
 80106bc:	79fb      	ldrb	r3, [r7, #7]
 80106be:	2b0c      	cmp	r3, #12
 80106c0:	d11e      	bne.n	8010700 <demoNotif+0x74>
        if( (!multiSel) )
 80106c2:	4b1a      	ldr	r3, [pc, #104]	@ (801072c <demoNotif+0xa0>)
 80106c4:	781b      	ldrb	r3, [r3, #0]
 80106c6:	f083 0301 	eor.w	r3, r3, #1
 80106ca:	b2db      	uxtb	r3, r3
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d013      	beq.n	80106f8 <demoNotif+0x6c>
            multiSel = true;
 80106d0:	4b16      	ldr	r3, [pc, #88]	@ (801072c <demoNotif+0xa0>)
 80106d2:	2201      	movs	r2, #1
 80106d4:	701a      	strb	r2, [r3, #0]
            rfalNfcGetDevicesFound( &dev, &devCnt );
 80106d6:	f107 020f 	add.w	r2, r7, #15
 80106da:	f107 0308 	add.w	r3, r7, #8
 80106de:	4611      	mov	r1, r2
 80106e0:	4618      	mov	r0, r3
 80106e2:	f7fa ff47 	bl	800b574 <rfalNfcGetDevicesFound>
            rfalNfcSelect( 0 );
 80106e6:	2000      	movs	r0, #0
 80106e8:	f7fa ff1a 	bl	800b520 <rfalNfcSelect>
            platformLog("Multiple Tags detected: %d \r\n", devCnt);
 80106ec:	7bfb      	ldrb	r3, [r7, #15]
 80106ee:	4619      	mov	r1, r3
 80106f0:	480f      	ldr	r0, [pc, #60]	@ (8010730 <demoNotif+0xa4>)
 80106f2:	f000 fd75 	bl	80111e0 <logUsart>
}
 80106f6:	e00f      	b.n	8010718 <demoNotif+0x8c>
            rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_DISCOVERY );
 80106f8:	2002      	movs	r0, #2
 80106fa:	f7fa fec3 	bl	800b484 <rfalNfcDeactivate>
}
 80106fe:	e00b      	b.n	8010718 <demoNotif+0x8c>
    else if( st == RFAL_NFC_STATE_START_DISCOVERY )
 8010700:	79fb      	ldrb	r3, [r7, #7]
 8010702:	2b02      	cmp	r3, #2
 8010704:	d108      	bne.n	8010718 <demoNotif+0x8c>
    	if (devCnt>0)
 8010706:	7bfb      	ldrb	r3, [r7, #15]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d002      	beq.n	8010712 <demoNotif+0x86>
    		rfalNfcSelect(1);
 801070c:	2001      	movs	r0, #1
 801070e:	f7fa ff07 	bl	800b520 <rfalNfcSelect>
        multiSel = false;
 8010712:	4b06      	ldr	r3, [pc, #24]	@ (801072c <demoNotif+0xa0>)
 8010714:	2200      	movs	r2, #0
 8010716:	701a      	strb	r2, [r3, #0]
}
 8010718:	bf00      	nop
 801071a:	3710      	adds	r7, #16
 801071c:	46bd      	mov	sp, r7
 801071e:	bd80      	pop	{r7, pc}
 8010720:	08011dd8 	.word	0x08011dd8
 8010724:	20001060 	.word	0x20001060
 8010728:	08011df0 	.word	0x08011df0
 801072c:	20001111 	.word	0x20001111
 8010730:	08011e20 	.word	0x08011e20

08010734 <demoIni>:
 * \return true  : Initialization ok
 * \return false : Initialization failed
 *****************************************************************************
 */
bool demoIni( void )
{
 8010734:	b5b0      	push	{r4, r5, r7, lr}
 8010736:	b082      	sub	sp, #8
 8010738:	af00      	add	r7, sp, #0
    ReturnCode err;

    err = rfalNfcInitialize();
 801073a:	f7fa fdab 	bl	800b294 <rfalNfcInitialize>
 801073e:	4603      	mov	r3, r0
 8010740:	80fb      	strh	r3, [r7, #6]
    if( err == RFAL_ERR_NONE )
 8010742:	88fb      	ldrh	r3, [r7, #6]
 8010744:	2b00      	cmp	r3, #0
 8010746:	f040 80b1 	bne.w	80108ac <demoIni+0x178>
    {
        rfalNfcDefaultDiscParams( &discParam );
 801074a:	22b0      	movs	r2, #176	@ 0xb0
 801074c:	2100      	movs	r1, #0
 801074e:	485a      	ldr	r0, [pc, #360]	@ (80108b8 <demoIni+0x184>)
 8010750:	f000 ff0a 	bl	8011568 <memset>
 8010754:	4b58      	ldr	r3, [pc, #352]	@ (80108b8 <demoIni+0x184>)
 8010756:	2200      	movs	r2, #0
 8010758:	701a      	strb	r2, [r3, #0]
 801075a:	4b57      	ldr	r3, [pc, #348]	@ (80108b8 <demoIni+0x184>)
 801075c:	2201      	movs	r2, #1
 801075e:	721a      	strb	r2, [r3, #8]
 8010760:	4b55      	ldr	r3, [pc, #340]	@ (80108b8 <demoIni+0x184>)
 8010762:	2201      	movs	r2, #1
 8010764:	729a      	strb	r2, [r3, #10]
 8010766:	4b54      	ldr	r3, [pc, #336]	@ (80108b8 <demoIni+0x184>)
 8010768:	2202      	movs	r2, #2
 801076a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801076e:	4b52      	ldr	r3, [pc, #328]	@ (80108b8 <demoIni+0x184>)
 8010770:	22ff      	movs	r2, #255	@ 0xff
 8010772:	725a      	strb	r2, [r3, #9]
 8010774:	4b50      	ldr	r3, [pc, #320]	@ (80108b8 <demoIni+0x184>)
 8010776:	2208      	movs	r2, #8
 8010778:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
 801077c:	4b4e      	ldr	r3, [pc, #312]	@ (80108b8 <demoIni+0x184>)
 801077e:	2203      	movs	r2, #3
 8010780:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
 8010784:	4b4c      	ldr	r3, [pc, #304]	@ (80108b8 <demoIni+0x184>)
 8010786:	2200      	movs	r2, #0
 8010788:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801078c:	4b4a      	ldr	r3, [pc, #296]	@ (80108b8 <demoIni+0x184>)
 801078e:	2200      	movs	r2, #0
 8010790:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 8010794:	4b48      	ldr	r3, [pc, #288]	@ (80108b8 <demoIni+0x184>)
 8010796:	2200      	movs	r2, #0
 8010798:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
 801079c:	4b46      	ldr	r3, [pc, #280]	@ (80108b8 <demoIni+0x184>)
 801079e:	2201      	movs	r2, #1
 80107a0:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
 80107a4:	4b44      	ldr	r3, [pc, #272]	@ (80108b8 <demoIni+0x184>)
 80107a6:	2201      	movs	r2, #1
 80107a8:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
 80107ac:	4b42      	ldr	r3, [pc, #264]	@ (80108b8 <demoIni+0x184>)
 80107ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80107b2:	80da      	strh	r2, [r3, #6]
 80107b4:	4b40      	ldr	r3, [pc, #256]	@ (80108b8 <demoIni+0x184>)
 80107b6:	2200      	movs	r2, #0
 80107b8:	805a      	strh	r2, [r3, #2]
 80107ba:	4b3f      	ldr	r3, [pc, #252]	@ (80108b8 <demoIni+0x184>)
 80107bc:	2200      	movs	r2, #0
 80107be:	809a      	strh	r2, [r3, #4]

        discParam.devLimit      = 1U;
 80107c0:	4b3d      	ldr	r3, [pc, #244]	@ (80108b8 <demoIni+0x184>)
 80107c2:	2201      	movs	r2, #1
 80107c4:	721a      	strb	r2, [r3, #8]

        ST_MEMCPY( &discParam.nfcid3, NFCID3, sizeof(NFCID3) );
 80107c6:	4b3c      	ldr	r3, [pc, #240]	@ (80108b8 <demoIni+0x184>)
 80107c8:	493c      	ldr	r1, [pc, #240]	@ (80108bc <demoIni+0x188>)
 80107ca:	f103 020b 	add.w	r2, r3, #11
 80107ce:	460b      	mov	r3, r1
 80107d0:	cb03      	ldmia	r3!, {r0, r1}
 80107d2:	6010      	str	r0, [r2, #0]
 80107d4:	6051      	str	r1, [r2, #4]
 80107d6:	881b      	ldrh	r3, [r3, #0]
 80107d8:	8113      	strh	r3, [r2, #8]
        ST_MEMCPY( &discParam.GB, GB, sizeof(GB) );
 80107da:	4b37      	ldr	r3, [pc, #220]	@ (80108b8 <demoIni+0x184>)
 80107dc:	4a38      	ldr	r2, [pc, #224]	@ (80108c0 <demoIni+0x18c>)
 80107de:	f103 0515 	add.w	r5, r3, #21
 80107e2:	4614      	mov	r4, r2
 80107e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80107e6:	6028      	str	r0, [r5, #0]
 80107e8:	6069      	str	r1, [r5, #4]
 80107ea:	60aa      	str	r2, [r5, #8]
 80107ec:	60eb      	str	r3, [r5, #12]
 80107ee:	6820      	ldr	r0, [r4, #0]
 80107f0:	6128      	str	r0, [r5, #16]
        discParam.GBLen         = sizeof(GB);
 80107f2:	4b31      	ldr	r3, [pc, #196]	@ (80108b8 <demoIni+0x184>)
 80107f4:	2214      	movs	r2, #20
 80107f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        discParam.p2pNfcaPrio   = true;
 80107fa:	4b2f      	ldr	r3, [pc, #188]	@ (80108b8 <demoIni+0x184>)
 80107fc:	2201      	movs	r2, #1
 80107fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

        discParam.notifyCb             = demoNotif;
 8010802:	4b2d      	ldr	r3, [pc, #180]	@ (80108b8 <demoIni+0x184>)
 8010804:	4a2f      	ldr	r2, [pc, #188]	@ (80108c4 <demoIni+0x190>)
 8010806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        discParam.totalDuration        = 1000U;
 801080a:	4b2b      	ldr	r3, [pc, #172]	@ (80108b8 <demoIni+0x184>)
 801080c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010810:	80da      	strh	r2, [r3, #6]
        discParam.techs2Find           = RFAL_NFC_TECH_NONE;          /* For the demo, enable the NFC Technlogies based on RFAL Feature switches */
 8010812:	4b29      	ldr	r3, [pc, #164]	@ (80108b8 <demoIni+0x184>)
 8010814:	2200      	movs	r2, #0
 8010816:	805a      	strh	r2, [r3, #2]
#if RFAL_FEATURE_NFCF
        discParam.techs2Find          |= RFAL_NFC_POLL_TECH_F;
#endif /* RFAL_FEATURE_NFCF */

#if RFAL_FEATURE_NFCV
        discParam.techs2Find          |= RFAL_NFC_POLL_TECH_V;
 8010818:	4b27      	ldr	r3, [pc, #156]	@ (80108b8 <demoIni+0x184>)
 801081a:	885b      	ldrh	r3, [r3, #2]
 801081c:	f043 0308 	orr.w	r3, r3, #8
 8010820:	b29a      	uxth	r2, r3
 8010822:	4b25      	ldr	r3, [pc, #148]	@ (80108b8 <demoIni+0x184>)
 8010824:	805a      	strh	r2, [r3, #2]
        discParam.totalDuration        = 60000U;              /* 60 seconds */
        discParam.techs2Find           = RFAL_NFC_TECH_NONE;  /* Overwrite any previous poller modes */
#endif /* DEMO_CARD_EMULATION_ONLY */

#if RFAL_SUPPORT_CE && RFAL_FEATURE_LISTEN_MODE
        demoCeInit( ceNFCF_nfcid2 );
 8010826:	4828      	ldr	r0, [pc, #160]	@ (80108c8 <demoIni+0x194>)
 8010828:	f7ff fe58 	bl	80104dc <demoCeInit>

#if RFAL_SUPPORT_MODE_LISTEN_NFCA
        /* Set configuration for NFC-A CE */
        ST_MEMCPY( discParam.lmConfigPA.SENS_RES, ceNFCA_SENS_RES, RFAL_LM_SENS_RES_LEN );     /* Set SENS_RES / ATQA */
 801082c:	4b27      	ldr	r3, [pc, #156]	@ (80108cc <demoIni+0x198>)
 801082e:	881b      	ldrh	r3, [r3, #0]
 8010830:	4a21      	ldr	r2, [pc, #132]	@ (80108b8 <demoIni+0x184>)
 8010832:	f8a2 306d 	strh.w	r3, [r2, #109]	@ 0x6d
        ST_MEMCPY( discParam.lmConfigPA.nfcid, ceNFCA_NFCID, RFAL_LM_NFCID_LEN_04 );           /* Set NFCID / UID */
 8010836:	4b26      	ldr	r3, [pc, #152]	@ (80108d0 <demoIni+0x19c>)
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	4a1f      	ldr	r2, [pc, #124]	@ (80108b8 <demoIni+0x184>)
 801083c:	f8c2 3063 	str.w	r3, [r2, #99]	@ 0x63
        discParam.lmConfigPA.nfcidLen = RFAL_LM_NFCID_LEN_04;                                  /* Set NFCID length to 7 bytes */
 8010840:	4b1d      	ldr	r3, [pc, #116]	@ (80108b8 <demoIni+0x184>)
 8010842:	2204      	movs	r2, #4
 8010844:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        discParam.lmConfigPA.SEL_RES  = ceNFCA_SEL_RES;                                        /* Set SEL_RES / SAK */
 8010848:	4b22      	ldr	r3, [pc, #136]	@ (80108d4 <demoIni+0x1a0>)
 801084a:	781a      	ldrb	r2, [r3, #0]
 801084c:	4b1a      	ldr	r3, [pc, #104]	@ (80108b8 <demoIni+0x184>)
 801084e:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
        //discParam.techs2Find |= RFAL_NFC_LISTEN_TECH_A;
#endif /* RFAL_SUPPORT_MODE_LISTEN_NFCA */

#if RFAL_SUPPORT_MODE_LISTEN_NFCF
        /* Set configuration for NFC-F CE */
        ST_MEMCPY( discParam.lmConfigPF.SC, ceNFCF_SC, RFAL_LM_SENSF_SC_LEN );                 /* Set System Code */
 8010852:	4b21      	ldr	r3, [pc, #132]	@ (80108d8 <demoIni+0x1a4>)
 8010854:	881a      	ldrh	r2, [r3, #0]
 8010856:	4b18      	ldr	r3, [pc, #96]	@ (80108b8 <demoIni+0x184>)
 8010858:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
        ST_MEMCPY( &ceNFCF_SENSF_RES[RFAL_NFCF_CMD_LEN], ceNFCF_nfcid2, RFAL_NFCID2_LEN );     /* Load NFCID2 on SENSF_RES */
 801085c:	4b1f      	ldr	r3, [pc, #124]	@ (80108dc <demoIni+0x1a8>)
 801085e:	491a      	ldr	r1, [pc, #104]	@ (80108c8 <demoIni+0x194>)
 8010860:	1c5a      	adds	r2, r3, #1
 8010862:	460b      	mov	r3, r1
 8010864:	cb03      	ldmia	r3!, {r0, r1}
 8010866:	6010      	str	r0, [r2, #0]
 8010868:	6051      	str	r1, [r2, #4]
        ST_MEMCPY( discParam.lmConfigPF.SENSF_RES, ceNFCF_SENSF_RES, RFAL_LM_SENSF_RES_LEN );  /* Set SENSF_RES / Poll Response */
 801086a:	4b13      	ldr	r3, [pc, #76]	@ (80108b8 <demoIni+0x184>)
 801086c:	4a1b      	ldr	r2, [pc, #108]	@ (80108dc <demoIni+0x1a8>)
 801086e:	f103 0572 	add.w	r5, r3, #114	@ 0x72
 8010872:	4614      	mov	r4, r2
 8010874:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010876:	6028      	str	r0, [r5, #0]
 8010878:	6069      	str	r1, [r5, #4]
 801087a:	60aa      	str	r2, [r5, #8]
 801087c:	60eb      	str	r3, [r5, #12]
 801087e:	8823      	ldrh	r3, [r4, #0]
 8010880:	78a2      	ldrb	r2, [r4, #2]
 8010882:	822b      	strh	r3, [r5, #16]
 8010884:	4613      	mov	r3, r2
 8010886:	74ab      	strb	r3, [r5, #18]
        //discParam.techs2Find |= RFAL_NFC_LISTEN_TECH_F;
#endif /* RFAL_SUPPORT_MODE_LISTEN_NFCF */
#endif /* RFAL_SUPPORT_CE && RFAL_FEATURE_LISTEN_MODE */

        /* Check for valid configuration by calling Discover once */
        err = rfalNfcDiscover( &discParam );
 8010888:	480b      	ldr	r0, [pc, #44]	@ (80108b8 <demoIni+0x184>)
 801088a:	f7fa fd25 	bl	800b2d8 <rfalNfcDiscover>
 801088e:	4603      	mov	r3, r0
 8010890:	80fb      	strh	r3, [r7, #6]
        rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_IDLE );
 8010892:	2000      	movs	r0, #0
 8010894:	f7fa fdf6 	bl	800b484 <rfalNfcDeactivate>

        if( err != RFAL_ERR_NONE )
 8010898:	88fb      	ldrh	r3, [r7, #6]
 801089a:	2b00      	cmp	r3, #0
 801089c:	d001      	beq.n	80108a2 <demoIni+0x16e>
        {
            return false;
 801089e:	2300      	movs	r3, #0
 80108a0:	e005      	b.n	80108ae <demoIni+0x17a>
        }

        state = DEMO_ST_START_DISCOVERY;
 80108a2:	4b0f      	ldr	r3, [pc, #60]	@ (80108e0 <demoIni+0x1ac>)
 80108a4:	2201      	movs	r2, #1
 80108a6:	701a      	strb	r2, [r3, #0]
        return true;
 80108a8:	2301      	movs	r3, #1
 80108aa:	e000      	b.n	80108ae <demoIni+0x17a>
    }
    return false;
 80108ac:	2300      	movs	r3, #0
}
 80108ae:	4618      	mov	r0, r3
 80108b0:	3708      	adds	r7, #8
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bdb0      	pop	{r4, r5, r7, pc}
 80108b6:	bf00      	nop
 80108b8:	20001060 	.word	0x20001060
 80108bc:	20000054 	.word	0x20000054
 80108c0:	20000060 	.word	0x20000060
 80108c4:	0801068d 	.word	0x0801068d
 80108c8:	20000098 	.word	0x20000098
 80108cc:	20000094 	.word	0x20000094
 80108d0:	20000090 	.word	0x20000090
 80108d4:	20000096 	.word	0x20000096
 80108d8:	200000a0 	.word	0x200000a0
 80108dc:	200000a4 	.word	0x200000a4
 80108e0:	20001110 	.word	0x20001110

080108e4 <demoCycle>:
 *  This function executes the demo state machine.
 *  It must be called periodically
 *****************************************************************************
 */
void demoCycle( void )
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b086      	sub	sp, #24
 80108e8:	af00      	add	r7, sp, #0
    static rfalNfcDevice *nfcDevice;

    rfalNfcWorker();                                    /* Run RFAL worker periodically */
 80108ea:	f7fa fe91 	bl	800b610 <rfalNfcWorker>

#if defined(PLATFORM_USER_BUTTON_PORT) && defined(PLATFORM_USER_BUTTON_PIN)
    /*******************************************************************************/
    /* Check if USER button is pressed */
    if( platformGpioIsLow(PLATFORM_USER_BUTTON_PORT, PLATFORM_USER_BUTTON_PIN))
 80108ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80108f2:	48b4      	ldr	r0, [pc, #720]	@ (8010bc4 <demoCycle+0x2e0>)
 80108f4:	f7f6 fa2c 	bl	8006d50 <HAL_GPIO_ReadPin>
 80108f8:	4603      	mov	r3, r0
 80108fa:	2b01      	cmp	r3, #1
 80108fc:	d028      	beq.n	8010950 <demoCycle+0x6c>
    {
        discParam.wakeupEnabled = !discParam.wakeupEnabled;    /* enable/disable wakeup */
 80108fe:	4bb2      	ldr	r3, [pc, #712]	@ (8010bc8 <demoCycle+0x2e4>)
 8010900:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8010904:	2b00      	cmp	r3, #0
 8010906:	bf14      	ite	ne
 8010908:	2301      	movne	r3, #1
 801090a:	2300      	moveq	r3, #0
 801090c:	b2db      	uxtb	r3, r3
 801090e:	f083 0301 	eor.w	r3, r3, #1
 8010912:	b2db      	uxtb	r3, r3
 8010914:	f003 0301 	and.w	r3, r3, #1
 8010918:	b2da      	uxtb	r2, r3
 801091a:	4bab      	ldr	r3, [pc, #684]	@ (8010bc8 <demoCycle+0x2e4>)
 801091c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
        state = DEMO_ST_START_DISCOVERY;                       /* restart loop          */
 8010920:	4baa      	ldr	r3, [pc, #680]	@ (8010bcc <demoCycle+0x2e8>)
 8010922:	2201      	movs	r2, #1
 8010924:	701a      	strb	r2, [r3, #0]
        platformLog("Toggling Wake Up mode %s\r\n", discParam.wakeupEnabled ? "ON": "OFF");
 8010926:	4ba8      	ldr	r3, [pc, #672]	@ (8010bc8 <demoCycle+0x2e4>)
 8010928:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 801092c:	2b00      	cmp	r3, #0
 801092e:	d001      	beq.n	8010934 <demoCycle+0x50>
 8010930:	4ba7      	ldr	r3, [pc, #668]	@ (8010bd0 <demoCycle+0x2ec>)
 8010932:	e000      	b.n	8010936 <demoCycle+0x52>
 8010934:	4ba7      	ldr	r3, [pc, #668]	@ (8010bd4 <demoCycle+0x2f0>)
 8010936:	4619      	mov	r1, r3
 8010938:	48a7      	ldr	r0, [pc, #668]	@ (8010bd8 <demoCycle+0x2f4>)
 801093a:	f000 fc51 	bl	80111e0 <logUsart>

        /* Debounce button */
        while( platformGpioIsLow(PLATFORM_USER_BUTTON_PORT, PLATFORM_USER_BUTTON_PIN) );
 801093e:	bf00      	nop
 8010940:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8010944:	489f      	ldr	r0, [pc, #636]	@ (8010bc4 <demoCycle+0x2e0>)
 8010946:	f7f6 fa03 	bl	8006d50 <HAL_GPIO_ReadPin>
 801094a:	4603      	mov	r3, r0
 801094c:	2b01      	cmp	r3, #1
 801094e:	d1f7      	bne.n	8010940 <demoCycle+0x5c>
    }
#endif /* PLATFORM_USER_BUTTON_PIN */

    switch( state )
 8010950:	4b9e      	ldr	r3, [pc, #632]	@ (8010bcc <demoCycle+0x2e8>)
 8010952:	781b      	ldrb	r3, [r3, #0]
 8010954:	2b01      	cmp	r3, #1
 8010956:	d002      	beq.n	801095e <demoCycle+0x7a>
 8010958:	2b02      	cmp	r3, #2
 801095a:	d02f      	beq.n	80109bc <demoCycle+0xd8>
            break;

        /*******************************************************************************/
        case DEMO_ST_NOTINIT:
        default:
            break;
 801095c:	e1de      	b.n	8010d1c <demoCycle+0x438>
          platformLedOff(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 801095e:	2200      	movs	r2, #0
 8010960:	2101      	movs	r1, #1
 8010962:	489e      	ldr	r0, [pc, #632]	@ (8010bdc <demoCycle+0x2f8>)
 8010964:	f7f6 fa0c 	bl	8006d80 <HAL_GPIO_WritePin>
          platformLedOff(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 8010968:	2200      	movs	r2, #0
 801096a:	2102      	movs	r1, #2
 801096c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8010970:	f7f6 fa06 	bl	8006d80 <HAL_GPIO_WritePin>
          platformLedOff(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 8010974:	2200      	movs	r2, #0
 8010976:	2110      	movs	r1, #16
 8010978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 801097c:	f7f6 fa00 	bl	8006d80 <HAL_GPIO_WritePin>
          platformLedOff(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 8010980:	2200      	movs	r2, #0
 8010982:	2102      	movs	r1, #2
 8010984:	488f      	ldr	r0, [pc, #572]	@ (8010bc4 <demoCycle+0x2e0>)
 8010986:	f7f6 f9fb 	bl	8006d80 <HAL_GPIO_WritePin>
          platformLedOff(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 801098a:	2200      	movs	r2, #0
 801098c:	2101      	movs	r1, #1
 801098e:	488d      	ldr	r0, [pc, #564]	@ (8010bc4 <demoCycle+0x2e0>)
 8010990:	f7f6 f9f6 	bl	8006d80 <HAL_GPIO_WritePin>
          platformLedOff(PLATFORM_LED_FIELD_PORT, PLATFORM_LED_FIELD_PIN);
 8010994:	2200      	movs	r2, #0
 8010996:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801099a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 801099e:	f7f6 f9ef 	bl	8006d80 <HAL_GPIO_WritePin>
          rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_IDLE );
 80109a2:	2000      	movs	r0, #0
 80109a4:	f7fa fd6e 	bl	800b484 <rfalNfcDeactivate>
          rfalNfcDiscover( &discParam );
 80109a8:	4887      	ldr	r0, [pc, #540]	@ (8010bc8 <demoCycle+0x2e4>)
 80109aa:	f7fa fc95 	bl	800b2d8 <rfalNfcDiscover>
          multiSel = false;
 80109ae:	4b8c      	ldr	r3, [pc, #560]	@ (8010be0 <demoCycle+0x2fc>)
 80109b0:	2200      	movs	r2, #0
 80109b2:	701a      	strb	r2, [r3, #0]
          state    = DEMO_ST_DISCOVERY;
 80109b4:	4b85      	ldr	r3, [pc, #532]	@ (8010bcc <demoCycle+0x2e8>)
 80109b6:	2202      	movs	r2, #2
 80109b8:	701a      	strb	r2, [r3, #0]
          break;
 80109ba:	e1af      	b.n	8010d1c <demoCycle+0x438>
            if( rfalNfcIsDevActivated( rfalNfcGetState() ) )
 80109bc:	f7fa fdce 	bl	800b55c <rfalNfcGetState>
 80109c0:	4603      	mov	r3, r0
 80109c2:	2b1d      	cmp	r3, #29
 80109c4:	f240 81a9 	bls.w	8010d1a <demoCycle+0x436>
 80109c8:	f7fa fdc8 	bl	800b55c <rfalNfcGetState>
 80109cc:	4603      	mov	r3, r0
 80109ce:	2b21      	cmp	r3, #33	@ 0x21
 80109d0:	f200 81a3 	bhi.w	8010d1a <demoCycle+0x436>
                rfalNfcGetActiveDevice( &nfcDevice );
 80109d4:	4883      	ldr	r0, [pc, #524]	@ (8010be4 <demoCycle+0x300>)
 80109d6:	f7fa fdf3 	bl	800b5c0 <rfalNfcGetActiveDevice>
                switch( nfcDevice->type )
 80109da:	4b82      	ldr	r3, [pc, #520]	@ (8010be4 <demoCycle+0x300>)
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	781b      	ldrb	r3, [r3, #0]
 80109e0:	2b0f      	cmp	r3, #15
 80109e2:	f200 8184 	bhi.w	8010cee <demoCycle+0x40a>
 80109e6:	a201      	add	r2, pc, #4	@ (adr r2, 80109ec <demoCycle+0x108>)
 80109e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109ec:	08010a2d 	.word	0x08010a2d
 80109f0:	08010aeb 	.word	0x08010aeb
 80109f4:	08010b2b 	.word	0x08010b2b
 80109f8:	08010ba1 	.word	0x08010ba1
 80109fc:	08010c41 	.word	0x08010c41
 8010a00:	08010c6d 	.word	0x08010c6d
 8010a04:	08010cef 	.word	0x08010cef
 8010a08:	08010cef 	.word	0x08010cef
 8010a0c:	08010cef 	.word	0x08010cef
 8010a10:	08010cef 	.word	0x08010cef
 8010a14:	08010ca1 	.word	0x08010ca1
 8010a18:	08010cef 	.word	0x08010cef
 8010a1c:	08010ca1 	.word	0x08010ca1
 8010a20:	08010cef 	.word	0x08010cef
 8010a24:	08010cef 	.word	0x08010cef
 8010a28:	08010c6d 	.word	0x08010c6d
                        platformLedOn(PLATFORM_LED_A_PORT, PLATFORM_LED_A_PIN);
 8010a2c:	2201      	movs	r2, #1
 8010a2e:	2101      	movs	r1, #1
 8010a30:	486a      	ldr	r0, [pc, #424]	@ (8010bdc <demoCycle+0x2f8>)
 8010a32:	f7f6 f9a5 	bl	8006d80 <HAL_GPIO_WritePin>
                        switch( nfcDevice->dev.nfca.type )
 8010a36:	4b6b      	ldr	r3, [pc, #428]	@ (8010be4 <demoCycle+0x300>)
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	785b      	ldrb	r3, [r3, #1]
 8010a3c:	2b60      	cmp	r3, #96	@ 0x60
 8010a3e:	d02c      	beq.n	8010a9a <demoCycle+0x1b6>
 8010a40:	2b60      	cmp	r3, #96	@ 0x60
 8010a42:	dc3f      	bgt.n	8010ac4 <demoCycle+0x1e0>
 8010a44:	2b40      	cmp	r3, #64	@ 0x40
 8010a46:	d028      	beq.n	8010a9a <demoCycle+0x1b6>
 8010a48:	2b40      	cmp	r3, #64	@ 0x40
 8010a4a:	dc3b      	bgt.n	8010ac4 <demoCycle+0x1e0>
 8010a4c:	2b01      	cmp	r3, #1
 8010a4e:	d002      	beq.n	8010a56 <demoCycle+0x172>
 8010a50:	2b20      	cmp	r3, #32
 8010a52:	d010      	beq.n	8010a76 <demoCycle+0x192>
 8010a54:	e036      	b.n	8010ac4 <demoCycle+0x1e0>
                                platformLog("ISO14443A/Topaz (NFC-A T1T) TAG found. UID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ) );
 8010a56:	4b63      	ldr	r3, [pc, #396]	@ (8010be4 <demoCycle+0x300>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	699a      	ldr	r2, [r3, #24]
 8010a5c:	4b61      	ldr	r3, [pc, #388]	@ (8010be4 <demoCycle+0x300>)
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	7f1b      	ldrb	r3, [r3, #28]
 8010a62:	4619      	mov	r1, r3
 8010a64:	4610      	mov	r0, r2
 8010a66:	f000 fbe3 	bl	8011230 <hex2Str>
 8010a6a:	4603      	mov	r3, r0
 8010a6c:	4619      	mov	r1, r3
 8010a6e:	485e      	ldr	r0, [pc, #376]	@ (8010be8 <demoCycle+0x304>)
 8010a70:	f000 fbb6 	bl	80111e0 <logUsart>
                                break;
 8010a74:	e038      	b.n	8010ae8 <demoCycle+0x204>
                                platformLog("NFCA Passive ISO-DEP device found. UID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ) );
 8010a76:	4b5b      	ldr	r3, [pc, #364]	@ (8010be4 <demoCycle+0x300>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	699a      	ldr	r2, [r3, #24]
 8010a7c:	4b59      	ldr	r3, [pc, #356]	@ (8010be4 <demoCycle+0x300>)
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	7f1b      	ldrb	r3, [r3, #28]
 8010a82:	4619      	mov	r1, r3
 8010a84:	4610      	mov	r0, r2
 8010a86:	f000 fbd3 	bl	8011230 <hex2Str>
 8010a8a:	4603      	mov	r3, r0
 8010a8c:	4619      	mov	r1, r3
 8010a8e:	4857      	ldr	r0, [pc, #348]	@ (8010bec <demoCycle+0x308>)
 8010a90:	f000 fba6 	bl	80111e0 <logUsart>
                                demoAPDU();
 8010a94:	f000 fb80 	bl	8011198 <demoAPDU>
                                break;
 8010a98:	e026      	b.n	8010ae8 <demoCycle+0x204>
                                platformLog("NFCA Passive P2P device found. NFCID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ) );
 8010a9a:	4b52      	ldr	r3, [pc, #328]	@ (8010be4 <demoCycle+0x300>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	699a      	ldr	r2, [r3, #24]
 8010aa0:	4b50      	ldr	r3, [pc, #320]	@ (8010be4 <demoCycle+0x300>)
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	7f1b      	ldrb	r3, [r3, #28]
 8010aa6:	4619      	mov	r1, r3
 8010aa8:	4610      	mov	r0, r2
 8010aaa:	f000 fbc1 	bl	8011230 <hex2Str>
 8010aae:	4603      	mov	r3, r0
 8010ab0:	4619      	mov	r1, r3
 8010ab2:	484f      	ldr	r0, [pc, #316]	@ (8010bf0 <demoCycle+0x30c>)
 8010ab4:	f000 fb94 	bl	80111e0 <logUsart>
                                demoP2P( nfcDevice );
 8010ab8:	4b4a      	ldr	r3, [pc, #296]	@ (8010be4 <demoCycle+0x300>)
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	4618      	mov	r0, r3
 8010abe:	f000 fb2d 	bl	801111c <demoP2P>
                                break;
 8010ac2:	e011      	b.n	8010ae8 <demoCycle+0x204>
                                platformLog("ISO14443A/NFC-A card found. UID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ) );
 8010ac4:	4b47      	ldr	r3, [pc, #284]	@ (8010be4 <demoCycle+0x300>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	699a      	ldr	r2, [r3, #24]
 8010aca:	4b46      	ldr	r3, [pc, #280]	@ (8010be4 <demoCycle+0x300>)
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	7f1b      	ldrb	r3, [r3, #28]
 8010ad0:	4619      	mov	r1, r3
 8010ad2:	4610      	mov	r0, r2
 8010ad4:	f000 fbac 	bl	8011230 <hex2Str>
 8010ad8:	4603      	mov	r3, r0
 8010ada:	4619      	mov	r1, r3
 8010adc:	4845      	ldr	r0, [pc, #276]	@ (8010bf4 <demoCycle+0x310>)
 8010ade:	f000 fb7f 	bl	80111e0 <logUsart>
                                demoT2t();
 8010ae2:	f000 fb13 	bl	801110c <demoT2t>
                                break;
 8010ae6:	bf00      	nop
                        break;
 8010ae8:	e104      	b.n	8010cf4 <demoCycle+0x410>
                        platformLog("ISO14443B/NFC-B card found. UID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ) );
 8010aea:	4b3e      	ldr	r3, [pc, #248]	@ (8010be4 <demoCycle+0x300>)
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	699a      	ldr	r2, [r3, #24]
 8010af0:	4b3c      	ldr	r3, [pc, #240]	@ (8010be4 <demoCycle+0x300>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	7f1b      	ldrb	r3, [r3, #28]
 8010af6:	4619      	mov	r1, r3
 8010af8:	4610      	mov	r0, r2
 8010afa:	f000 fb99 	bl	8011230 <hex2Str>
 8010afe:	4603      	mov	r3, r0
 8010b00:	4619      	mov	r1, r3
 8010b02:	483d      	ldr	r0, [pc, #244]	@ (8010bf8 <demoCycle+0x314>)
 8010b04:	f000 fb6c 	bl	80111e0 <logUsart>
                        platformLedOn(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 8010b08:	2201      	movs	r2, #1
 8010b0a:	2102      	movs	r1, #2
 8010b0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8010b10:	f7f6 f936 	bl	8006d80 <HAL_GPIO_WritePin>
                        if( rfalNfcbIsIsoDepSupported( &nfcDevice->dev.nfcb ) )
 8010b14:	4b33      	ldr	r3, [pc, #204]	@ (8010be4 <demoCycle+0x300>)
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	7b1b      	ldrb	r3, [r3, #12]
 8010b1a:	f003 0301 	and.w	r3, r3, #1
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	f000 80e7 	beq.w	8010cf2 <demoCycle+0x40e>
                            demoAPDU();
 8010b24:	f000 fb38 	bl	8011198 <demoAPDU>
                        break;
 8010b28:	e0e3      	b.n	8010cf2 <demoCycle+0x40e>
                        if( rfalNfcfIsNfcDepSupported( &nfcDevice->dev.nfcf ) )
 8010b2a:	4b2e      	ldr	r3, [pc, #184]	@ (8010be4 <demoCycle+0x300>)
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	78db      	ldrb	r3, [r3, #3]
 8010b30:	2b01      	cmp	r3, #1
 8010b32:	d119      	bne.n	8010b68 <demoCycle+0x284>
 8010b34:	4b2b      	ldr	r3, [pc, #172]	@ (8010be4 <demoCycle+0x300>)
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	791b      	ldrb	r3, [r3, #4]
 8010b3a:	2bfe      	cmp	r3, #254	@ 0xfe
 8010b3c:	d114      	bne.n	8010b68 <demoCycle+0x284>
                            platformLog("NFCF Passive P2P device found. NFCID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ) );
 8010b3e:	4b29      	ldr	r3, [pc, #164]	@ (8010be4 <demoCycle+0x300>)
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	699a      	ldr	r2, [r3, #24]
 8010b44:	4b27      	ldr	r3, [pc, #156]	@ (8010be4 <demoCycle+0x300>)
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	7f1b      	ldrb	r3, [r3, #28]
 8010b4a:	4619      	mov	r1, r3
 8010b4c:	4610      	mov	r0, r2
 8010b4e:	f000 fb6f 	bl	8011230 <hex2Str>
 8010b52:	4603      	mov	r3, r0
 8010b54:	4619      	mov	r1, r3
 8010b56:	4829      	ldr	r0, [pc, #164]	@ (8010bfc <demoCycle+0x318>)
 8010b58:	f000 fb42 	bl	80111e0 <logUsart>
                            demoP2P( nfcDevice );
 8010b5c:	4b21      	ldr	r3, [pc, #132]	@ (8010be4 <demoCycle+0x300>)
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	4618      	mov	r0, r3
 8010b62:	f000 fadb 	bl	801111c <demoP2P>
 8010b66:	e014      	b.n	8010b92 <demoCycle+0x2ae>
                            platformLog("Felica/NFC-F card found. UID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ));
 8010b68:	4b1e      	ldr	r3, [pc, #120]	@ (8010be4 <demoCycle+0x300>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	699a      	ldr	r2, [r3, #24]
 8010b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8010be4 <demoCycle+0x300>)
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	7f1b      	ldrb	r3, [r3, #28]
 8010b74:	4619      	mov	r1, r3
 8010b76:	4610      	mov	r0, r2
 8010b78:	f000 fb5a 	bl	8011230 <hex2Str>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	4619      	mov	r1, r3
 8010b80:	481f      	ldr	r0, [pc, #124]	@ (8010c00 <demoCycle+0x31c>)
 8010b82:	f000 fb2d 	bl	80111e0 <logUsart>
                            demoNfcf( &nfcDevice->dev.nfcf );
 8010b86:	4b17      	ldr	r3, [pc, #92]	@ (8010be4 <demoCycle+0x300>)
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	3301      	adds	r3, #1
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	f000 f981 	bl	8010e94 <demoNfcf>
                        platformLedOn(PLATFORM_LED_F_PORT, PLATFORM_LED_F_PIN);
 8010b92:	2201      	movs	r2, #1
 8010b94:	2110      	movs	r1, #16
 8010b96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8010b9a:	f7f6 f8f1 	bl	8006d80 <HAL_GPIO_WritePin>
                        break;
 8010b9e:	e0a9      	b.n	8010cf4 <demoCycle+0x410>
                            ST_MEMCPY( devUID, nfcDevice->nfcid, nfcDevice->nfcidLen );   /* Copy the UID into local var */
 8010ba0:	4b10      	ldr	r3, [pc, #64]	@ (8010be4 <demoCycle+0x300>)
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	6999      	ldr	r1, [r3, #24]
 8010ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8010be4 <demoCycle+0x300>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	7f1b      	ldrb	r3, [r3, #28]
 8010bac:	461a      	mov	r2, r3
 8010bae:	1d3b      	adds	r3, r7, #4
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f000 fd1d 	bl	80115f0 <memcpy>
                            REVERSE_BYTES( devUID, RFAL_NFCV_UID_LEN );                 /* Reverse the UID for display purposes */
 8010bb6:	1d3b      	adds	r3, r7, #4
 8010bb8:	617b      	str	r3, [r7, #20]
 8010bba:	1d3b      	adds	r3, r7, #4
 8010bbc:	3307      	adds	r3, #7
 8010bbe:	613b      	str	r3, [r7, #16]
 8010bc0:	e02e      	b.n	8010c20 <demoCycle+0x33c>
 8010bc2:	bf00      	nop
 8010bc4:	48000800 	.word	0x48000800
 8010bc8:	20001060 	.word	0x20001060
 8010bcc:	20001110 	.word	0x20001110
 8010bd0:	08011e40 	.word	0x08011e40
 8010bd4:	08011e44 	.word	0x08011e44
 8010bd8:	08011e48 	.word	0x08011e48
 8010bdc:	48000400 	.word	0x48000400
 8010be0:	20001111 	.word	0x20001111
 8010be4:	20001114 	.word	0x20001114
 8010be8:	08011e64 	.word	0x08011e64
 8010bec:	08011e98 	.word	0x08011e98
 8010bf0:	08011ec8 	.word	0x08011ec8
 8010bf4:	08011ef4 	.word	0x08011ef4
 8010bf8:	08011f1c 	.word	0x08011f1c
 8010bfc:	08011f44 	.word	0x08011f44
 8010c00:	08011f70 	.word	0x08011f70
 8010c04:	697b      	ldr	r3, [r7, #20]
 8010c06:	781b      	ldrb	r3, [r3, #0]
 8010c08:	73fb      	strb	r3, [r7, #15]
 8010c0a:	697b      	ldr	r3, [r7, #20]
 8010c0c:	1c5a      	adds	r2, r3, #1
 8010c0e:	617a      	str	r2, [r7, #20]
 8010c10:	693a      	ldr	r2, [r7, #16]
 8010c12:	7812      	ldrb	r2, [r2, #0]
 8010c14:	701a      	strb	r2, [r3, #0]
 8010c16:	693b      	ldr	r3, [r7, #16]
 8010c18:	1e5a      	subs	r2, r3, #1
 8010c1a:	613a      	str	r2, [r7, #16]
 8010c1c:	7bfa      	ldrb	r2, [r7, #15]
 8010c1e:	701a      	strb	r2, [r3, #0]
 8010c20:	697a      	ldr	r2, [r7, #20]
 8010c22:	693b      	ldr	r3, [r7, #16]
 8010c24:	429a      	cmp	r2, r3
 8010c26:	d3ed      	bcc.n	8010c04 <demoCycle+0x320>
                            platformLedOn(PLATFORM_LED_V_PORT, PLATFORM_LED_V_PIN);
 8010c28:	2201      	movs	r2, #1
 8010c2a:	2102      	movs	r1, #2
 8010c2c:	483d      	ldr	r0, [pc, #244]	@ (8010d24 <demoCycle+0x440>)
 8010c2e:	f7f6 f8a7 	bl	8006d80 <HAL_GPIO_WritePin>
                            demoNfcv( &nfcDevice->dev.nfcv );
 8010c32:	4b3d      	ldr	r3, [pc, #244]	@ (8010d28 <demoCycle+0x444>)
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	3301      	adds	r3, #1
 8010c38:	4618      	mov	r0, r3
 8010c3a:	f000 f935 	bl	8010ea8 <demoNfcv>
                        break;
 8010c3e:	e059      	b.n	8010cf4 <demoCycle+0x410>
                        platformLog("ST25TB card found. UID: %s\r\n", hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen ));
 8010c40:	4b39      	ldr	r3, [pc, #228]	@ (8010d28 <demoCycle+0x444>)
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	699a      	ldr	r2, [r3, #24]
 8010c46:	4b38      	ldr	r3, [pc, #224]	@ (8010d28 <demoCycle+0x444>)
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	7f1b      	ldrb	r3, [r3, #28]
 8010c4c:	4619      	mov	r1, r3
 8010c4e:	4610      	mov	r0, r2
 8010c50:	f000 faee 	bl	8011230 <hex2Str>
 8010c54:	4603      	mov	r3, r0
 8010c56:	4619      	mov	r1, r3
 8010c58:	4834      	ldr	r0, [pc, #208]	@ (8010d2c <demoCycle+0x448>)
 8010c5a:	f000 fac1 	bl	80111e0 <logUsart>
                        platformLedOn(PLATFORM_LED_B_PORT, PLATFORM_LED_B_PIN);
 8010c5e:	2201      	movs	r2, #1
 8010c60:	2102      	movs	r1, #2
 8010c62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8010c66:	f7f6 f88b 	bl	8006d80 <HAL_GPIO_WritePin>
                        break;
 8010c6a:	e043      	b.n	8010cf4 <demoCycle+0x410>
                        platformLog("NFC Active P2P device found. NFCID3: %s\r\n", hex2Str(nfcDevice->nfcid, nfcDevice->nfcidLen));
 8010c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8010d28 <demoCycle+0x444>)
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	699a      	ldr	r2, [r3, #24]
 8010c72:	4b2d      	ldr	r3, [pc, #180]	@ (8010d28 <demoCycle+0x444>)
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	7f1b      	ldrb	r3, [r3, #28]
 8010c78:	4619      	mov	r1, r3
 8010c7a:	4610      	mov	r0, r2
 8010c7c:	f000 fad8 	bl	8011230 <hex2Str>
 8010c80:	4603      	mov	r3, r0
 8010c82:	4619      	mov	r1, r3
 8010c84:	482a      	ldr	r0, [pc, #168]	@ (8010d30 <demoCycle+0x44c>)
 8010c86:	f000 faab 	bl	80111e0 <logUsart>
                        platformLedOn(PLATFORM_LED_AP2P_PORT, PLATFORM_LED_AP2P_PIN);
 8010c8a:	2201      	movs	r2, #1
 8010c8c:	2101      	movs	r1, #1
 8010c8e:	4825      	ldr	r0, [pc, #148]	@ (8010d24 <demoCycle+0x440>)
 8010c90:	f7f6 f876 	bl	8006d80 <HAL_GPIO_WritePin>
                        demoP2P( nfcDevice );
 8010c94:	4b24      	ldr	r3, [pc, #144]	@ (8010d28 <demoCycle+0x444>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	4618      	mov	r0, r3
 8010c9a:	f000 fa3f 	bl	801111c <demoP2P>
                        break;
 8010c9e:	e029      	b.n	8010cf4 <demoCycle+0x410>
                        platformLog("Activated in CE %s mode.\r\n", (nfcDevice->type == RFAL_NFC_POLL_TYPE_NFCA) ? "NFC-A" : "NFC-F");
 8010ca0:	4b21      	ldr	r3, [pc, #132]	@ (8010d28 <demoCycle+0x444>)
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	781b      	ldrb	r3, [r3, #0]
 8010ca6:	2b0a      	cmp	r3, #10
 8010ca8:	d101      	bne.n	8010cae <demoCycle+0x3ca>
 8010caa:	4b22      	ldr	r3, [pc, #136]	@ (8010d34 <demoCycle+0x450>)
 8010cac:	e000      	b.n	8010cb0 <demoCycle+0x3cc>
 8010cae:	4b22      	ldr	r3, [pc, #136]	@ (8010d38 <demoCycle+0x454>)
 8010cb0:	4619      	mov	r1, r3
 8010cb2:	4822      	ldr	r0, [pc, #136]	@ (8010d3c <demoCycle+0x458>)
 8010cb4:	f000 fa94 	bl	80111e0 <logUsart>
                        platformLedOn( ((nfcDevice->type == RFAL_NFC_POLL_TYPE_NFCA) ? PLATFORM_LED_A_PORT : PLATFORM_LED_F_PORT),
 8010cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8010d28 <demoCycle+0x444>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	781b      	ldrb	r3, [r3, #0]
 8010cbe:	2b0a      	cmp	r3, #10
 8010cc0:	d101      	bne.n	8010cc6 <demoCycle+0x3e2>
 8010cc2:	481f      	ldr	r0, [pc, #124]	@ (8010d40 <demoCycle+0x45c>)
 8010cc4:	e001      	b.n	8010cca <demoCycle+0x3e6>
 8010cc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8010cca:	4b17      	ldr	r3, [pc, #92]	@ (8010d28 <demoCycle+0x444>)
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	781b      	ldrb	r3, [r3, #0]
 8010cd0:	2b0a      	cmp	r3, #10
 8010cd2:	d101      	bne.n	8010cd8 <demoCycle+0x3f4>
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	e000      	b.n	8010cda <demoCycle+0x3f6>
 8010cd8:	2310      	movs	r3, #16
 8010cda:	2201      	movs	r2, #1
 8010cdc:	4619      	mov	r1, r3
 8010cde:	f7f6 f84f 	bl	8006d80 <HAL_GPIO_WritePin>
                        demoCE( nfcDevice );
 8010ce2:	4b11      	ldr	r3, [pc, #68]	@ (8010d28 <demoCycle+0x444>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	f000 f82e 	bl	8010d48 <demoCE>
                        break;
 8010cec:	e002      	b.n	8010cf4 <demoCycle+0x410>
                        break;
 8010cee:	bf00      	nop
 8010cf0:	e000      	b.n	8010cf4 <demoCycle+0x410>
                        break;
 8010cf2:	bf00      	nop
                rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_IDLE );
 8010cf4:	2000      	movs	r0, #0
 8010cf6:	f7fa fbc5 	bl	800b484 <rfalNfcDeactivate>
                switch( nfcDevice->type )
 8010cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8010d28 <demoCycle+0x444>)
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	781b      	ldrb	r3, [r3, #0]
 8010d00:	2b0a      	cmp	r3, #10
 8010d02:	d006      	beq.n	8010d12 <demoCycle+0x42e>
 8010d04:	2b0c      	cmp	r3, #12
 8010d06:	d004      	beq.n	8010d12 <demoCycle+0x42e>
                        platformDelay(500); /* Delay before re-starting polling loop to not flood the UART log with re-discovered tags */
 8010d08:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8010d0c:	f7f4 fdec 	bl	80058e8 <HAL_Delay>
 8010d10:	e000      	b.n	8010d14 <demoCycle+0x430>
                        break; /* When being in card emulation don't delay as some polling devices (phones) rely on tags to be re-discoverable */
 8010d12:	bf00      	nop
                state = DEMO_ST_START_DISCOVERY;
 8010d14:	4b0b      	ldr	r3, [pc, #44]	@ (8010d44 <demoCycle+0x460>)
 8010d16:	2201      	movs	r2, #1
 8010d18:	701a      	strb	r2, [r3, #0]
            break;
 8010d1a:	bf00      	nop
    }
}
 8010d1c:	bf00      	nop
 8010d1e:	3718      	adds	r7, #24
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}
 8010d24:	48000800 	.word	0x48000800
 8010d28:	20001114 	.word	0x20001114
 8010d2c:	08011f94 	.word	0x08011f94
 8010d30:	08011fb4 	.word	0x08011fb4
 8010d34:	08011fe0 	.word	0x08011fe0
 8010d38:	08011fe8 	.word	0x08011fe8
 8010d3c:	08011ff0 	.word	0x08011ff0
 8010d40:	48000400 	.word	0x48000400
 8010d44:	20001110 	.word	0x20001110

08010d48 <demoCE>:

static void demoCE( rfalNfcDevice *nfcDev )
{
 8010d48:	b590      	push	{r4, r7, lr}
 8010d4a:	b0af      	sub	sp, #188	@ 0xbc
 8010d4c:	af02      	add	r7, sp, #8
 8010d4e:	6078      	str	r0, [r7, #4]
#if RFAL_SUPPORT_CE && RFAL_FEATURE_LISTEN_MODE

    ReturnCode err = RFAL_ERR_NONE;
 8010d50:	2300      	movs	r3, #0
 8010d52:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    uint8_t  txBuf[150];
    uint16_t txLen;

    do
    {
        rfalNfcWorker();
 8010d56:	f7fa fc5b 	bl	800b610 <rfalNfcWorker>

        switch( rfalNfcGetState() )
 8010d5a:	f7fa fbff 	bl	800b55c <rfalNfcGetState>
 8010d5e:	4603      	mov	r3, r0
 8010d60:	3b02      	subs	r3, #2
 8010d62:	2b1f      	cmp	r3, #31
 8010d64:	f200 8085 	bhi.w	8010e72 <demoCE+0x12a>
 8010d68:	a201      	add	r2, pc, #4	@ (adr r2, 8010d70 <demoCE+0x28>)
 8010d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d6e:	bf00      	nop
 8010d70:	08010e8b 	.word	0x08010e8b
 8010d74:	08010e73 	.word	0x08010e73
 8010d78:	08010e73 	.word	0x08010e73
 8010d7c:	08010e73 	.word	0x08010e73
 8010d80:	08010e73 	.word	0x08010e73
 8010d84:	08010e73 	.word	0x08010e73
 8010d88:	08010e73 	.word	0x08010e73
 8010d8c:	08010e73 	.word	0x08010e73
 8010d90:	08010e73 	.word	0x08010e73
 8010d94:	08010e73 	.word	0x08010e73
 8010d98:	08010e73 	.word	0x08010e73
 8010d9c:	08010e73 	.word	0x08010e73
 8010da0:	08010e73 	.word	0x08010e73
 8010da4:	08010e73 	.word	0x08010e73
 8010da8:	08010e73 	.word	0x08010e73
 8010dac:	08010e73 	.word	0x08010e73
 8010db0:	08010e73 	.word	0x08010e73
 8010db4:	08010e73 	.word	0x08010e73
 8010db8:	08010e73 	.word	0x08010e73
 8010dbc:	08010e73 	.word	0x08010e73
 8010dc0:	08010e73 	.word	0x08010e73
 8010dc4:	08010e73 	.word	0x08010e73
 8010dc8:	08010e73 	.word	0x08010e73
 8010dcc:	08010e73 	.word	0x08010e73
 8010dd0:	08010e73 	.word	0x08010e73
 8010dd4:	08010e73 	.word	0x08010e73
 8010dd8:	08010e73 	.word	0x08010e73
 8010ddc:	08010e73 	.word	0x08010e73
 8010de0:	08010df1 	.word	0x08010df1
 8010de4:	08010e0d 	.word	0x08010e0d
 8010de8:	08010e73 	.word	0x08010e73
 8010dec:	08010e0d 	.word	0x08010e0d
        {
            case RFAL_NFC_STATE_ACTIVATED:
                err = demoTransceiveBlocking( NULL, 0, &rxData, &rcvLen, 0);
 8010df0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8010df4:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8010df8:	2100      	movs	r1, #0
 8010dfa:	9100      	str	r1, [sp, #0]
 8010dfc:	2100      	movs	r1, #0
 8010dfe:	2000      	movs	r0, #0
 8010e00:	f7ef ff80 	bl	8000d04 <demoTransceiveBlocking>
 8010e04:	4603      	mov	r3, r0
 8010e06:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
                break;
 8010e0a:	e033      	b.n	8010e74 <demoCE+0x12c>

            case RFAL_NFC_STATE_DATAEXCHANGE:
            case RFAL_NFC_STATE_DATAEXCHANGE_DONE:

                txLen = ( (nfcDev->type == RFAL_NFC_POLL_TYPE_NFCA) ? demoCeT4T( rxData, *rcvLen, txBuf, sizeof(txBuf) ) : rfalConvBytesToBits( demoCeT3T( rxData, rfalConvBitsToBytes(*rcvLen), txBuf, sizeof(txBuf) ) ) );
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	781b      	ldrb	r3, [r3, #0]
 8010e10:	2b0a      	cmp	r3, #10
 8010e12:	d10b      	bne.n	8010e2c <demoCE+0xe4>
 8010e14:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8010e18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010e1c:	8819      	ldrh	r1, [r3, #0]
 8010e1e:	f107 020c 	add.w	r2, r7, #12
 8010e22:	2396      	movs	r3, #150	@ 0x96
 8010e24:	f7ff fba4 	bl	8010570 <demoCeT4T>
 8010e28:	4603      	mov	r3, r0
 8010e2a:	e00f      	b.n	8010e4c <demoCE+0x104>
 8010e2c:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8010e30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010e34:	881b      	ldrh	r3, [r3, #0]
 8010e36:	3307      	adds	r3, #7
 8010e38:	08db      	lsrs	r3, r3, #3
 8010e3a:	b299      	uxth	r1, r3
 8010e3c:	f107 020c 	add.w	r2, r7, #12
 8010e40:	2396      	movs	r3, #150	@ 0x96
 8010e42:	f7ff fbe3 	bl	801060c <demoCeT3T>
 8010e46:	4603      	mov	r3, r0
 8010e48:	00db      	lsls	r3, r3, #3
 8010e4a:	b29b      	uxth	r3, r3
 8010e4c:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
                err   = demoTransceiveBlocking( txBuf, txLen, &rxData, &rcvLen, RFAL_FWT_NONE );
 8010e50:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	@ 0xac
 8010e54:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8010e58:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8010e5c:	f107 000c 	add.w	r0, r7, #12
 8010e60:	f04f 34ff 	mov.w	r4, #4294967295
 8010e64:	9400      	str	r4, [sp, #0]
 8010e66:	f7ef ff4d 	bl	8000d04 <demoTransceiveBlocking>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
                break;
 8010e70:	e000      	b.n	8010e74 <demoCE+0x12c>
            case RFAL_NFC_STATE_START_DISCOVERY:
                return;

            case RFAL_NFC_STATE_LISTEN_SLEEP:
            default:
                break;
 8010e72:	bf00      	nop
        }
    }
    while( (err == RFAL_ERR_NONE) || (err == RFAL_ERR_SLEEP_REQ) );
 8010e74:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	f43f af6c 	beq.w	8010d56 <demoCE+0xe>
 8010e7e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8010e82:	2b20      	cmp	r3, #32
 8010e84:	f43f af67 	beq.w	8010d56 <demoCE+0xe>
 8010e88:	e000      	b.n	8010e8c <demoCE+0x144>
                return;
 8010e8a:	bf00      	nop

#else
    NO_WARNING(nfcDev);
#endif /* RFAL_SUPPORT_CE && RFAL_FEATURE_LISTEN_MODE */
}
 8010e8c:	37b4      	adds	r7, #180	@ 0xb4
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bd90      	pop	{r4, r7, pc}
 8010e92:	bf00      	nop

08010e94 <demoNfcf>:
 * Example how to exchange read and write blocks on a NFC-F tag
 *
 *****************************************************************************
 */
static void demoNfcf( rfalNfcfListenDevice *nfcfDev )
{
 8010e94:	b480      	push	{r7}
 8010e96:	b083      	sub	sp, #12
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	6078      	str	r0, [r7, #4]
        err = rfalNfcfPollerCheck( nfcfDev->sensfRes.NFCID2, &servBlock, buf, sizeof(buf), &rcvLen);
        platformLog(" Check Block:  %s Data: %s \r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK", (err != RFAL_ERR_NONE) ? "" : hex2Str( &buf[1], RFAL_NFCF_BLOCK_LEN) );
    #endif

#endif /* RFAL_FEATURE_NFCF */
}
 8010e9c:	bf00      	nop
 8010e9e:	370c      	adds	r7, #12
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea6:	4770      	bx	lr

08010ea8 <demoNfcv>:
 * Example how to exchange read and write blocks on a NFC-V tag
 *
 *****************************************************************************
 */
static void demoNfcv( rfalNfcvListenDevice *nfcvDev )
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b098      	sub	sp, #96	@ 0x60
 8010eac:	af06      	add	r7, sp, #24
 8010eae:	6078      	str	r0, [r7, #4]
#if RFAL_FEATURE_NFCV

    ReturnCode err;
    uint16_t rcvLen;
    uint8_t configBlock = 0x37;
 8010eb0:	2337      	movs	r3, #55	@ 0x37
 8010eb2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t	gpioBlock = 0x39;
 8010eb6:	2339      	movs	r3, #57	@ 0x39
 8010eb8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint8_t	statusBlock = 0xA0;
 8010ebc:	23a0      	movs	r3, #160	@ 0xa0
 8010ebe:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t rxBuf[ 1 + DEMO_NFCV_BLOCK_LEN + RFAL_CRC_LEN ];                        /* Flags + Block Data + CRC */
    uint8_t *uid;
    uint8_t reqFlag;
    uint8_t wrConfigData[1 + DEMO_NFCV_BLOCK_LEN] = {0x37, 0x00, 0x20, 0x1F, 0x00 };            /* CONFIG addr + 4 bytes settings */
 8010ec2:	4a8a      	ldr	r2, [pc, #552]	@ (80110ec <demoNfcv+0x244>)
 8010ec4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010ec8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010ecc:	6018      	str	r0, [r3, #0]
 8010ece:	3304      	adds	r3, #4
 8010ed0:	7019      	strb	r1, [r3, #0]
    uint8_t	wrGPIOData[1 + DEMO_NFCV_BLOCK_LEN] = {0xA3, 0x14, 0x00, 0x00, 0x00 };				/* PWM_GPIO_CONFIG addr + 4 bytes settings */
 8010ed2:	4a87      	ldr	r2, [pc, #540]	@ (80110f0 <demoNfcv+0x248>)
 8010ed4:	f107 0320 	add.w	r3, r7, #32
 8010ed8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010edc:	6018      	str	r0, [r3, #0]
 8010ede:	3304      	adds	r3, #4
 8010ee0:	7019      	strb	r1, [r3, #0]
    uint8_t wrEHConfig[1 + DEMO_NFCV_BLOCK_LEN] = {0x3d, 0x09, 0x00, 0x00, 0x00 };				/* Energy harvesting addr + 4 bytes settings */
 8010ee2:	4a84      	ldr	r2, [pc, #528]	@ (80110f4 <demoNfcv+0x24c>)
 8010ee4:	f107 0318 	add.w	r3, r7, #24
 8010ee8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010eec:	6018      	str	r0, [r3, #0]
 8010eee:	3304      	adds	r3, #4
 8010ef0:	7019      	strb	r1, [r3, #0]
    static bool gpioLowFlag = false;



    uid     = nfcvDev->InvRes.UID;
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	3302      	adds	r3, #2
 8010ef6:	643b      	str	r3, [r7, #64]	@ 0x40
    reqFlag = RFAL_NFCV_REQ_FLAG_DEFAULT;
 8010ef8:	2302      	movs	r3, #2
 8010efa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* Write settings to CONFIG, PWM_GPIO0_CONFIG, and EH_CONFIG */
    err = rfalNfcvPollerTransceiveReq(0xc1, 0x02, 0x04, NULL, wrConfigData, sizeof(wrConfigData), rxBuf, sizeof(rxBuf), &rcvLen);
 8010efe:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8010f02:	9304      	str	r3, [sp, #16]
 8010f04:	2307      	movs	r3, #7
 8010f06:	9303      	str	r3, [sp, #12]
 8010f08:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010f0c:	9302      	str	r3, [sp, #8]
 8010f0e:	2305      	movs	r3, #5
 8010f10:	9301      	str	r3, [sp, #4]
 8010f12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010f16:	9300      	str	r3, [sp, #0]
 8010f18:	2300      	movs	r3, #0
 8010f1a:	2204      	movs	r2, #4
 8010f1c:	2102      	movs	r1, #2
 8010f1e:	20c1      	movs	r0, #193	@ 0xc1
 8010f20:	f7fe fb82 	bl	800f628 <rfalNfcvPollerTransceiveReq>
 8010f24:	4603      	mov	r3, r0
 8010f26:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    //platformLog(" Write CONFIG Block:\t\t%s\tData: %s\r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK", hex2Str( wrConfigData, DEMO_NFCV_BLOCK_LEN+1) );

    err = rfalNfcvPollerTransceiveReq(0xc1, 0x02, 0x04, NULL, wrGPIOData, sizeof(wrGPIOData), rxBuf, sizeof(rxBuf), &rcvLen);
 8010f28:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8010f2c:	9304      	str	r3, [sp, #16]
 8010f2e:	2307      	movs	r3, #7
 8010f30:	9303      	str	r3, [sp, #12]
 8010f32:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010f36:	9302      	str	r3, [sp, #8]
 8010f38:	2305      	movs	r3, #5
 8010f3a:	9301      	str	r3, [sp, #4]
 8010f3c:	f107 0320 	add.w	r3, r7, #32
 8010f40:	9300      	str	r3, [sp, #0]
 8010f42:	2300      	movs	r3, #0
 8010f44:	2204      	movs	r2, #4
 8010f46:	2102      	movs	r1, #2
 8010f48:	20c1      	movs	r0, #193	@ 0xc1
 8010f4a:	f7fe fb6d 	bl	800f628 <rfalNfcvPollerTransceiveReq>
 8010f4e:	4603      	mov	r3, r0
 8010f50:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    //platformLog(" Write PWM_GPIO_CONFIG Block:\t%s\tData: %s\r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK", hex2Str( wrGPIOData, DEMO_NFCV_BLOCK_LEN + 1) );

    err = rfalNfcvPollerTransceiveReq(0xc1, 0x02, 0x04, NULL, wrEHConfig, sizeof(wrEHConfig), rxBuf, sizeof(rxBuf), &rcvLen);
 8010f52:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8010f56:	9304      	str	r3, [sp, #16]
 8010f58:	2307      	movs	r3, #7
 8010f5a:	9303      	str	r3, [sp, #12]
 8010f5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010f60:	9302      	str	r3, [sp, #8]
 8010f62:	2305      	movs	r3, #5
 8010f64:	9301      	str	r3, [sp, #4]
 8010f66:	f107 0318 	add.w	r3, r7, #24
 8010f6a:	9300      	str	r3, [sp, #0]
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	2204      	movs	r2, #4
 8010f70:	2102      	movs	r1, #2
 8010f72:	20c1      	movs	r0, #193	@ 0xc1
 8010f74:	f7fe fb58 	bl	800f628 <rfalNfcvPollerTransceiveReq>
 8010f78:	4603      	mov	r3, r0
 8010f7a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
     * 						bit 5	RFU
     * 						bit 4	GPIO1_IN_STATUS
     * 						bit 3	GPIO0_IN_STATUS <-- with standard pull up config, 0b means button pushed
     * 						bit 2, 1, 0 don't matter
     */
	uint8_t txBuff[2] = {0x37, 0x00};
 8010f7c:	2337      	movs	r3, #55	@ 0x37
 8010f7e:	82bb      	strh	r3, [r7, #20]
	err = rfalNfcvPollerTransceiveReq(0xc0, 0x02, 0x04, NULL, txBuff, sizeof(txBuff), rxBuf, sizeof(rxBuf), &rcvLen);
 8010f80:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8010f84:	9304      	str	r3, [sp, #16]
 8010f86:	2307      	movs	r3, #7
 8010f88:	9303      	str	r3, [sp, #12]
 8010f8a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010f8e:	9302      	str	r3, [sp, #8]
 8010f90:	2302      	movs	r3, #2
 8010f92:	9301      	str	r3, [sp, #4]
 8010f94:	f107 0314 	add.w	r3, r7, #20
 8010f98:	9300      	str	r3, [sp, #0]
 8010f9a:	2300      	movs	r3, #0
 8010f9c:	2204      	movs	r2, #4
 8010f9e:	2102      	movs	r1, #2
 8010fa0:	20c0      	movs	r0, #192	@ 0xc0
 8010fa2:	f7fe fb41 	bl	800f628 <rfalNfcvPollerTransceiveReq>
 8010fa6:	4603      	mov	r3, r0
 8010fa8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	//err = rfalNfcvPollerReadSingleBlock(reqFlag, uid, configBlock, rxBuf, sizeof(rxBuf), &rcvLen);
   // platformLog(" Read CONFIG Block:\t\t%s %s\r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK\tData:", (err != RFAL_ERR_NONE) ? "" : hex2Str( &rxBuf[1], DEMO_NFCV_BLOCK_LEN));

    memcpy(txBuff, (uint8_t[]){0x39, 0x00}, sizeof(txBuff));
 8010faa:	2339      	movs	r3, #57	@ 0x39
 8010fac:	743b      	strb	r3, [r7, #16]
 8010fae:	2300      	movs	r3, #0
 8010fb0:	747b      	strb	r3, [r7, #17]
 8010fb2:	8a3b      	ldrh	r3, [r7, #16]
 8010fb4:	82bb      	strh	r3, [r7, #20]
    err = rfalNfcvPollerTransceiveReq(0xc0, 0x02, 0x04, NULL, txBuff, sizeof(txBuff), rxBuf, sizeof(rxBuf), &rcvLen);
 8010fb6:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8010fba:	9304      	str	r3, [sp, #16]
 8010fbc:	2307      	movs	r3, #7
 8010fbe:	9303      	str	r3, [sp, #12]
 8010fc0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010fc4:	9302      	str	r3, [sp, #8]
 8010fc6:	2302      	movs	r3, #2
 8010fc8:	9301      	str	r3, [sp, #4]
 8010fca:	f107 0314 	add.w	r3, r7, #20
 8010fce:	9300      	str	r3, [sp, #0]
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	2204      	movs	r2, #4
 8010fd4:	2102      	movs	r1, #2
 8010fd6:	20c0      	movs	r0, #192	@ 0xc0
 8010fd8:	f7fe fb26 	bl	800f628 <rfalNfcvPollerTransceiveReq>
 8010fdc:	4603      	mov	r3, r0
 8010fde:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    //err = rfalNfcvPollerReadSingleBlock(reqFlag, uid, gpioBlock, rxBuf, sizeof(rxBuf), &rcvLen);
    //platformLog(" Read PWM_GPIO_CONFIG Block:\t%s %s\r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK\tData:", (err != RFAL_ERR_NONE) ? "" : hex2Str( &rxBuf[1], DEMO_NFCV_BLOCK_LEN));

    memcpy(txBuff, (uint8_t[]){0x3d, 0x00}, sizeof(txBuff));
 8010fe0:	233d      	movs	r3, #61	@ 0x3d
 8010fe2:	733b      	strb	r3, [r7, #12]
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	737b      	strb	r3, [r7, #13]
 8010fe8:	89bb      	ldrh	r3, [r7, #12]
 8010fea:	82bb      	strh	r3, [r7, #20]
	err = rfalNfcvPollerTransceiveReq(0xc0, 0x02, 0x04, NULL, txBuff, sizeof(txBuff), rxBuf, sizeof(rxBuf), &rcvLen);
 8010fec:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8010ff0:	9304      	str	r3, [sp, #16]
 8010ff2:	2307      	movs	r3, #7
 8010ff4:	9303      	str	r3, [sp, #12]
 8010ff6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8010ffa:	9302      	str	r3, [sp, #8]
 8010ffc:	2302      	movs	r3, #2
 8010ffe:	9301      	str	r3, [sp, #4]
 8011000:	f107 0314 	add.w	r3, r7, #20
 8011004:	9300      	str	r3, [sp, #0]
 8011006:	2300      	movs	r3, #0
 8011008:	2204      	movs	r2, #4
 801100a:	2102      	movs	r1, #2
 801100c:	20c0      	movs	r0, #192	@ 0xc0
 801100e:	f7fe fb0b 	bl	800f628 <rfalNfcvPollerTransceiveReq>
 8011012:	4603      	mov	r3, r0
 8011014:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	//err = rfalNfcvPollerReadSingleBlock(reqFlag, uid, gpioBlock, rxBuf, sizeof(rxBuf), &rcvLen);
	//platformLog(" Read EH_CONFIG Block:\t\t%s %s\r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK\tData:", (err != RFAL_ERR_NONE) ? "" : hex2Str( &rxBuf[1], DEMO_NFCV_BLOCK_LEN));

    memcpy(txBuff, (uint8_t[]){0xA0, 0x00}, sizeof(txBuff));
 8011016:	23a0      	movs	r3, #160	@ 0xa0
 8011018:	723b      	strb	r3, [r7, #8]
 801101a:	2300      	movs	r3, #0
 801101c:	727b      	strb	r3, [r7, #9]
 801101e:	893b      	ldrh	r3, [r7, #8]
 8011020:	82bb      	strh	r3, [r7, #20]
    err = rfalNfcvPollerTransceiveReq(0xc0, 0x02, 0x04, NULL, txBuff, sizeof(txBuff), rxBuf, sizeof(rxBuf), &rcvLen);
 8011022:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8011026:	9304      	str	r3, [sp, #16]
 8011028:	2307      	movs	r3, #7
 801102a:	9303      	str	r3, [sp, #12]
 801102c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011030:	9302      	str	r3, [sp, #8]
 8011032:	2302      	movs	r3, #2
 8011034:	9301      	str	r3, [sp, #4]
 8011036:	f107 0314 	add.w	r3, r7, #20
 801103a:	9300      	str	r3, [sp, #0]
 801103c:	2300      	movs	r3, #0
 801103e:	2204      	movs	r2, #4
 8011040:	2102      	movs	r1, #2
 8011042:	20c0      	movs	r0, #192	@ 0xc0
 8011044:	f7fe faf0 	bl	800f628 <rfalNfcvPollerTransceiveReq>
 8011048:	4603      	mov	r3, r0
 801104a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	//platformLog(" Read STATUS Block:\t%s \r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK\t");
  //  platformLog("KEY \r\n");

    if(rxBuf[2] == 0xC0 && !gpioLowFlag)
 801104c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8011050:	2bc0      	cmp	r3, #192	@ 0xc0
 8011052:	d130      	bne.n	80110b6 <demoNfcv+0x20e>
 8011054:	4b28      	ldr	r3, [pc, #160]	@ (80110f8 <demoNfcv+0x250>)
 8011056:	781b      	ldrb	r3, [r3, #0]
 8011058:	f083 0301 	eor.w	r3, r3, #1
 801105c:	b2db      	uxtb	r3, r3
 801105e:	2b00      	cmp	r3, #0
 8011060:	d029      	beq.n	80110b6 <demoNfcv+0x20e>
	{
		platformLog("KEY ON\r\n");
 8011062:	4826      	ldr	r0, [pc, #152]	@ (80110fc <demoNfcv+0x254>)
 8011064:	f000 f8bc 	bl	80111e0 <logUsart>
		gpioLowFlag = true;
 8011068:	4b23      	ldr	r3, [pc, #140]	@ (80110f8 <demoNfcv+0x250>)
 801106a:	2201      	movs	r2, #1
 801106c:	701a      	strb	r2, [r3, #0]
		discParam.techs2Find |= RFAL_NFC_POLL_TECH_AP2P;
 801106e:	4b24      	ldr	r3, [pc, #144]	@ (8011100 <demoNfcv+0x258>)
 8011070:	885b      	ldrh	r3, [r3, #2]
 8011072:	f043 0310 	orr.w	r3, r3, #16
 8011076:	b29a      	uxth	r2, r3
 8011078:	4b21      	ldr	r3, [pc, #132]	@ (8011100 <demoNfcv+0x258>)
 801107a:	805a      	strh	r2, [r3, #2]

        discParam.techs2Find |= RFAL_NFC_LISTEN_TECH_AP2P;
 801107c:	4b20      	ldr	r3, [pc, #128]	@ (8011100 <demoNfcv+0x258>)
 801107e:	885b      	ldrh	r3, [r3, #2]
 8011080:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011084:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011088:	b29a      	uxth	r2, r3
 801108a:	4b1d      	ldr	r3, [pc, #116]	@ (8011100 <demoNfcv+0x258>)
 801108c:	805a      	strh	r2, [r3, #2]
       discParam.techs2Find &= ~(RFAL_NFC_POLL_TECH_V);
 801108e:	4b1c      	ldr	r3, [pc, #112]	@ (8011100 <demoNfcv+0x258>)
 8011090:	885b      	ldrh	r3, [r3, #2]
 8011092:	f023 0308 	bic.w	r3, r3, #8
 8011096:	b29a      	uxth	r2, r3
 8011098:	4b19      	ldr	r3, [pc, #100]	@ (8011100 <demoNfcv+0x258>)
 801109a:	805a      	strh	r2, [r3, #2]

		HAL_GPIO_WritePin(KEY_LED_GPIO_Port, KEY_LED_Pin, GPIO_PIN_SET);
 801109c:	2201      	movs	r2, #1
 801109e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80110a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80110a6:	f7f5 fe6b 	bl	8006d80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RTN_LED_GPIO_Port, RTN_LED_Pin, GPIO_PIN_SET);
 80110aa:	2201      	movs	r2, #1
 80110ac:	2180      	movs	r1, #128	@ 0x80
 80110ae:	4815      	ldr	r0, [pc, #84]	@ (8011104 <demoNfcv+0x25c>)
 80110b0:	f7f5 fe66 	bl	8006d80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(KEY_LED_GPIO_Port, KEY_LED_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(RTN_LED_GPIO_Port, RTN_LED_Pin, GPIO_PIN_RESET);
	}

#endif /* RFAL_FEATURE_NFCV */
}
 80110b4:	e016      	b.n	80110e4 <demoNfcv+0x23c>
	else if(rxBuf[2] == 0xC8 && gpioLowFlag)
 80110b6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80110ba:	2bc8      	cmp	r3, #200	@ 0xc8
 80110bc:	d112      	bne.n	80110e4 <demoNfcv+0x23c>
 80110be:	4b0e      	ldr	r3, [pc, #56]	@ (80110f8 <demoNfcv+0x250>)
 80110c0:	781b      	ldrb	r3, [r3, #0]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d00e      	beq.n	80110e4 <demoNfcv+0x23c>
		platformLog("KEY OFF\r\n");
 80110c6:	4810      	ldr	r0, [pc, #64]	@ (8011108 <demoNfcv+0x260>)
 80110c8:	f000 f88a 	bl	80111e0 <logUsart>
		HAL_GPIO_WritePin(KEY_LED_GPIO_Port, KEY_LED_Pin, GPIO_PIN_RESET);
 80110cc:	2200      	movs	r2, #0
 80110ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80110d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80110d6:	f7f5 fe53 	bl	8006d80 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RTN_LED_GPIO_Port, RTN_LED_Pin, GPIO_PIN_RESET);
 80110da:	2200      	movs	r2, #0
 80110dc:	2180      	movs	r1, #128	@ 0x80
 80110de:	4809      	ldr	r0, [pc, #36]	@ (8011104 <demoNfcv+0x25c>)
 80110e0:	f7f5 fe4e 	bl	8006d80 <HAL_GPIO_WritePin>
}
 80110e4:	bf00      	nop
 80110e6:	3748      	adds	r7, #72	@ 0x48
 80110e8:	46bd      	mov	sp, r7
 80110ea:	bd80      	pop	{r7, pc}
 80110ec:	08012024 	.word	0x08012024
 80110f0:	0801202c 	.word	0x0801202c
 80110f4:	08012034 	.word	0x08012034
 80110f8:	20001118 	.word	0x20001118
 80110fc:	0801200c 	.word	0x0801200c
 8011100:	20001060 	.word	0x20001060
 8011104:	48000800 	.word	0x48000800
 8011108:	08012018 	.word	0x08012018

0801110c <demoT2t>:
 * Example how to exchange read blocks on a T2T tag
 *
 *****************************************************************************
 */
static void demoT2t( void )
{
 801110c:	b480      	push	{r7}
 801110e:	af00      	add	r7, sp, #0

    err = rfalT2TPollerRead(blockNum, rxBuf, sizeof(rxBuf), &rcvLen);
    platformLog(" Read Block: %s %s\r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK Data:", (err != RFAL_ERR_NONE) ? "" : hex2Str( rxBuf, RFAL_T2T_READ_DATA_LEN));

#endif
}
 8011110:	bf00      	nop
 8011112:	46bd      	mov	sp, r7
 8011114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011118:	4770      	bx	lr
	...

0801111c <demoP2P>:
 *
 *
 *****************************************************************************
 */
void demoP2P( rfalNfcDevice *nfcDev )
{
 801111c:	b580      	push	{r7, lr}
 801111e:	b088      	sub	sp, #32
 8011120:	af02      	add	r7, sp, #8
 8011122:	6078      	str	r0, [r7, #4]
    uint16_t   *rxLen;
    uint8_t    *rxData;
    ReturnCode err;

    /* In Listen mode retrieve the first request from Initiator */
    if( nfcDev->type == RFAL_NFC_POLL_TYPE_AP2P )
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	781b      	ldrb	r3, [r3, #0]
 8011128:	2b0f      	cmp	r3, #15
 801112a:	d109      	bne.n	8011140 <demoP2P+0x24>
    {
        demoTransceiveBlocking( NULL, 0, &rxData, &rxLen, 0);
 801112c:	f107 0310 	add.w	r3, r7, #16
 8011130:	f107 020c 	add.w	r2, r7, #12
 8011134:	2100      	movs	r1, #0
 8011136:	9100      	str	r1, [sp, #0]
 8011138:	2100      	movs	r1, #0
 801113a:	2000      	movs	r0, #0
 801113c:	f7ef fde2 	bl	8000d04 <demoTransceiveBlocking>

        /* Initiator request is being ignored/discarded  */
    }

    platformLog(" Initialize device .. ");
 8011140:	4810      	ldr	r0, [pc, #64]	@ (8011184 <demoP2P+0x68>)
 8011142:	f000 f84d 	bl	80111e0 <logUsart>
    err = demoTransceiveBlocking( ndefInit, sizeof(ndefInit), &rxData, &rxLen, RFAL_FWT_NONE);
 8011146:	f107 0310 	add.w	r3, r7, #16
 801114a:	f107 020c 	add.w	r2, r7, #12
 801114e:	f04f 31ff 	mov.w	r1, #4294967295
 8011152:	9100      	str	r1, [sp, #0]
 8011154:	211a      	movs	r1, #26
 8011156:	480c      	ldr	r0, [pc, #48]	@ (8011188 <demoP2P+0x6c>)
 8011158:	f7ef fdd4 	bl	8000d04 <demoTransceiveBlocking>
 801115c:	4603      	mov	r3, r0
 801115e:	82fb      	strh	r3, [r7, #22]
    if( err != RFAL_ERR_NONE )
 8011160:	8afb      	ldrh	r3, [r7, #22]
 8011162:	2b00      	cmp	r3, #0
 8011164:	d003      	beq.n	801116e <demoP2P+0x52>
    {
        platformLog("failed.\r\n");
 8011166:	4809      	ldr	r0, [pc, #36]	@ (801118c <demoP2P+0x70>)
 8011168:	f000 f83a 	bl	80111e0 <logUsart>
 801116c:	e007      	b.n	801117e <demoP2P+0x62>
        return;
    }
    platformLog("succeeded.\r\n");
 801116e:	4808      	ldr	r0, [pc, #32]	@ (8011190 <demoP2P+0x74>)
 8011170:	f000 f836 	bl	80111e0 <logUsart>

    platformLog(" Device present, maintaining connection ");
 8011174:	4807      	ldr	r0, [pc, #28]	@ (8011194 <demoP2P+0x78>)
 8011176:	f000 f833 	bl	80111e0 <logUsart>

	NFC_CAN_DataExchange();
 801117a:	f7ef fd2f 	bl	8000bdc <NFC_CAN_DataExchange>

#endif /* RFAL_FEATURE_NFC_DEP */
}
 801117e:	3718      	adds	r7, #24
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}
 8011184:	0801203c 	.word	0x0801203c
 8011188:	20000074 	.word	0x20000074
 801118c:	08012054 	.word	0x08012054
 8011190:	08012060 	.word	0x08012060
 8011194:	08012070 	.word	0x08012070

08011198 <demoAPDU>:
 * application will be selected and then CC will be selected and read.
 *
 *****************************************************************************
 */
void demoAPDU( void )
{
 8011198:	b480      	push	{r7}
 801119a:	af00      	add	r7, sp, #0
        /* Exchange APDU: Read Capability Container File  */
        err = demoTransceiveBlocking( readBinary, sizeof(readBinary), &rxData, &rxLen, RFAL_FWT_NONE );
        platformLog(" Read CC: %s Data: %s\r\n", (err != RFAL_ERR_NONE) ? "FAIL": "OK", (err != RFAL_ERR_NONE) ? "" : hex2Str( rxData, *rxLen) );
    }
#endif /* RFAL_FEATURE_ISO_DEP_POLL */
}
 801119c:	bf00      	nop
 801119e:	46bd      	mov	sp, r7
 80111a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a4:	4770      	bx	lr
	...

080111a8 <logUsartTx>:
  * @retval ERR_INVALID_HANDLE : in case the UART HW is not initalized yet
  * @retval others             : HAL status
  *****************************************************************************
  */
uint8_t logUsartTx(uint8_t *data, uint16_t dataLen)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	b082      	sub	sp, #8
 80111ac:	af00      	add	r7, sp, #0
 80111ae:	6078      	str	r0, [r7, #4]
 80111b0:	460b      	mov	r3, r1
 80111b2:	807b      	strh	r3, [r7, #2]
  if(pLogUsart == 0)
 80111b4:	4b09      	ldr	r3, [pc, #36]	@ (80111dc <logUsartTx+0x34>)
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d101      	bne.n	80111c0 <logUsartTx+0x18>
    return ERR_INVALID_HANDLE;
 80111bc:	2326      	movs	r3, #38	@ 0x26
 80111be:	e008      	b.n	80111d2 <logUsartTx+0x2a>
 #if (USE_LOGGER == LOGGER_ON)
  {
    return HAL_UART_Transmit(pLogUsart, data, dataLen, USART_TIMEOUT);
 80111c0:	4b06      	ldr	r3, [pc, #24]	@ (80111dc <logUsartTx+0x34>)
 80111c2:	6818      	ldr	r0, [r3, #0]
 80111c4:	887a      	ldrh	r2, [r7, #2]
 80111c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80111ca:	6879      	ldr	r1, [r7, #4]
 80111cc:	f7f8 face 	bl	800976c <HAL_UART_Transmit>
 80111d0:	4603      	mov	r3, r0
  #else
  {
    return 0;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 80111d2:	4618      	mov	r0, r3
 80111d4:	3708      	adds	r7, #8
 80111d6:	46bd      	mov	sp, r7
 80111d8:	bd80      	pop	{r7, pc}
 80111da:	bf00      	nop
 80111dc:	200000b8 	.word	0x200000b8

080111e0 <logUsart>:
  *
  * @return Number of data sent
  *****************************************************************************
  */
int logUsart(const char* format, ...)
{
 80111e0:	b40f      	push	{r0, r1, r2, r3}
 80111e2:	b580      	push	{r7, lr}
 80111e4:	b0c2      	sub	sp, #264	@ 0x108
 80111e6:	af00      	add	r7, sp, #0
  #if (USE_LOGGER == LOGGER_ON)
  {
    #define LOG_BUFFER_SIZE 256
    char buf[LOG_BUFFER_SIZE];
    va_list argptr;
    va_start(argptr, format);
 80111e8:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80111ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    int cnt = vsnprintf(buf, LOG_BUFFER_SIZE, format, argptr);
 80111f0:	4638      	mov	r0, r7
 80111f2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80111f6:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80111fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80111fe:	f000 f97b 	bl	80114f8 <vsniprintf>
 8011202:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(argptr);

    /* */
    logUsartTx((uint8_t*)buf, strlen(buf));
 8011206:	463b      	mov	r3, r7
 8011208:	4618      	mov	r0, r3
 801120a:	f7ee ffe1 	bl	80001d0 <strlen>
 801120e:	4603      	mov	r3, r0
 8011210:	b29a      	uxth	r2, r3
 8011212:	463b      	mov	r3, r7
 8011214:	4611      	mov	r1, r2
 8011216:	4618      	mov	r0, r3
 8011218:	f7ff ffc6 	bl	80111a8 <logUsartTx>
    return cnt;
 801121c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
  #else
  {
    return 0;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 8011220:	4618      	mov	r0, r3
 8011222:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8011226:	46bd      	mov	sp, r7
 8011228:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801122c:	b004      	add	sp, #16
 801122e:	4770      	bx	lr

08011230 <hex2Str>:
  *
  * @return pointer to converted data
  *****************************************************************************
  */
char* hex2Str(unsigned char * data, size_t dataLen)
{
 8011230:	b480      	push	{r7}
 8011232:	b089      	sub	sp, #36	@ 0x24
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	6039      	str	r1, [r7, #0]
  #if (USE_LOGGER == LOGGER_ON)
  {
    unsigned char * pin = data;
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	61fb      	str	r3, [r7, #28]
    const char * hex = "0123456789ABCDEF";
 801123e:	4b36      	ldr	r3, [pc, #216]	@ (8011318 <hex2Str+0xe8>)
 8011240:	613b      	str	r3, [r7, #16]
    char * pout = hexStr[hexStrIdx];
 8011242:	4b36      	ldr	r3, [pc, #216]	@ (801131c <hex2Str+0xec>)
 8011244:	781b      	ldrb	r3, [r3, #0]
 8011246:	01db      	lsls	r3, r3, #7
 8011248:	4a35      	ldr	r2, [pc, #212]	@ (8011320 <hex2Str+0xf0>)
 801124a:	4413      	add	r3, r2
 801124c:	61bb      	str	r3, [r7, #24]
    uint8_t i = 0;
 801124e:	2300      	movs	r3, #0
 8011250:	75fb      	strb	r3, [r7, #23]
    uint8_t idx = hexStrIdx;
 8011252:	4b32      	ldr	r3, [pc, #200]	@ (801131c <hex2Str+0xec>)
 8011254:	781b      	ldrb	r3, [r3, #0]
 8011256:	73fb      	strb	r3, [r7, #15]

    if( dataLen > (MAX_HEX_STR_LENGTH/2) )
 8011258:	683b      	ldr	r3, [r7, #0]
 801125a:	2b40      	cmp	r3, #64	@ 0x40
 801125c:	d901      	bls.n	8011262 <hex2Str+0x32>
    {
      dataLen = (MAX_HEX_STR_LENGTH/2);
 801125e:	2340      	movs	r3, #64	@ 0x40
 8011260:	603b      	str	r3, [r7, #0]
    }

    if(dataLen == 0)
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d120      	bne.n	80112aa <hex2Str+0x7a>
    {
      pout[0] = 0;
 8011268:	69bb      	ldr	r3, [r7, #24]
 801126a:	2200      	movs	r2, #0
 801126c:	701a      	strb	r2, [r3, #0]
 801126e:	e03c      	b.n	80112ea <hex2Str+0xba>
    }
    else
    {
      for(; i < dataLen - 1; ++i)
      {
          *pout++ = hex[(*pin>>4)&0xF];
 8011270:	69fb      	ldr	r3, [r7, #28]
 8011272:	781b      	ldrb	r3, [r3, #0]
 8011274:	091b      	lsrs	r3, r3, #4
 8011276:	b2db      	uxtb	r3, r3
 8011278:	f003 030f 	and.w	r3, r3, #15
 801127c:	693a      	ldr	r2, [r7, #16]
 801127e:	441a      	add	r2, r3
 8011280:	69bb      	ldr	r3, [r7, #24]
 8011282:	1c59      	adds	r1, r3, #1
 8011284:	61b9      	str	r1, [r7, #24]
 8011286:	7812      	ldrb	r2, [r2, #0]
 8011288:	701a      	strb	r2, [r3, #0]
          *pout++ = hex[(*pin++)&0xF];
 801128a:	69fb      	ldr	r3, [r7, #28]
 801128c:	1c5a      	adds	r2, r3, #1
 801128e:	61fa      	str	r2, [r7, #28]
 8011290:	781b      	ldrb	r3, [r3, #0]
 8011292:	f003 030f 	and.w	r3, r3, #15
 8011296:	693a      	ldr	r2, [r7, #16]
 8011298:	441a      	add	r2, r3
 801129a:	69bb      	ldr	r3, [r7, #24]
 801129c:	1c59      	adds	r1, r3, #1
 801129e:	61b9      	str	r1, [r7, #24]
 80112a0:	7812      	ldrb	r2, [r2, #0]
 80112a2:	701a      	strb	r2, [r3, #0]
      for(; i < dataLen - 1; ++i)
 80112a4:	7dfb      	ldrb	r3, [r7, #23]
 80112a6:	3301      	adds	r3, #1
 80112a8:	75fb      	strb	r3, [r7, #23]
 80112aa:	7dfa      	ldrb	r2, [r7, #23]
 80112ac:	683b      	ldr	r3, [r7, #0]
 80112ae:	3b01      	subs	r3, #1
 80112b0:	429a      	cmp	r2, r3
 80112b2:	d3dd      	bcc.n	8011270 <hex2Str+0x40>
      }
      *pout++ = hex[(*pin>>4)&0xF];
 80112b4:	69fb      	ldr	r3, [r7, #28]
 80112b6:	781b      	ldrb	r3, [r3, #0]
 80112b8:	091b      	lsrs	r3, r3, #4
 80112ba:	b2db      	uxtb	r3, r3
 80112bc:	f003 030f 	and.w	r3, r3, #15
 80112c0:	693a      	ldr	r2, [r7, #16]
 80112c2:	441a      	add	r2, r3
 80112c4:	69bb      	ldr	r3, [r7, #24]
 80112c6:	1c59      	adds	r1, r3, #1
 80112c8:	61b9      	str	r1, [r7, #24]
 80112ca:	7812      	ldrb	r2, [r2, #0]
 80112cc:	701a      	strb	r2, [r3, #0]
      *pout++ = hex[(*pin)&0xF];
 80112ce:	69fb      	ldr	r3, [r7, #28]
 80112d0:	781b      	ldrb	r3, [r3, #0]
 80112d2:	f003 030f 	and.w	r3, r3, #15
 80112d6:	693a      	ldr	r2, [r7, #16]
 80112d8:	441a      	add	r2, r3
 80112da:	69bb      	ldr	r3, [r7, #24]
 80112dc:	1c59      	adds	r1, r3, #1
 80112de:	61b9      	str	r1, [r7, #24]
 80112e0:	7812      	ldrb	r2, [r2, #0]
 80112e2:	701a      	strb	r2, [r3, #0]
      *pout = 0;
 80112e4:	69bb      	ldr	r3, [r7, #24]
 80112e6:	2200      	movs	r2, #0
 80112e8:	701a      	strb	r2, [r3, #0]
    }

    hexStrIdx++;
 80112ea:	4b0c      	ldr	r3, [pc, #48]	@ (801131c <hex2Str+0xec>)
 80112ec:	781b      	ldrb	r3, [r3, #0]
 80112ee:	3301      	adds	r3, #1
 80112f0:	b2da      	uxtb	r2, r3
 80112f2:	4b0a      	ldr	r3, [pc, #40]	@ (801131c <hex2Str+0xec>)
 80112f4:	701a      	strb	r2, [r3, #0]
    hexStrIdx %= MAX_HEX_STR;
 80112f6:	4b09      	ldr	r3, [pc, #36]	@ (801131c <hex2Str+0xec>)
 80112f8:	781b      	ldrb	r3, [r3, #0]
 80112fa:	f003 0303 	and.w	r3, r3, #3
 80112fe:	b2da      	uxtb	r2, r3
 8011300:	4b06      	ldr	r3, [pc, #24]	@ (801131c <hex2Str+0xec>)
 8011302:	701a      	strb	r2, [r3, #0]

    return hexStr[idx];
 8011304:	7bfb      	ldrb	r3, [r7, #15]
 8011306:	01db      	lsls	r3, r3, #7
 8011308:	4a05      	ldr	r2, [pc, #20]	@ (8011320 <hex2Str+0xf0>)
 801130a:	4413      	add	r3, r2
  #else
  {
    return NULL;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 801130c:	4618      	mov	r0, r3
 801130e:	3724      	adds	r7, #36	@ 0x24
 8011310:	46bd      	mov	sp, r7
 8011312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011316:	4770      	bx	lr
 8011318:	0801209c 	.word	0x0801209c
 801131c:	2000131c 	.word	0x2000131c
 8011320:	2000111c 	.word	0x2000111c

08011324 <_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8011324:	b480      	push	{r7}
 8011326:	b083      	sub	sp, #12
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
 801132c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 801132e:	bf00      	nop
 8011330:	e7fd      	b.n	801132e <_Error_Handler+0xa>
	...

08011334 <malloc>:
 8011334:	4b02      	ldr	r3, [pc, #8]	@ (8011340 <malloc+0xc>)
 8011336:	4601      	mov	r1, r0
 8011338:	6818      	ldr	r0, [r3, #0]
 801133a:	f000 b825 	b.w	8011388 <_malloc_r>
 801133e:	bf00      	nop
 8011340:	200000bc 	.word	0x200000bc

08011344 <sbrk_aligned>:
 8011344:	b570      	push	{r4, r5, r6, lr}
 8011346:	4e0f      	ldr	r6, [pc, #60]	@ (8011384 <sbrk_aligned+0x40>)
 8011348:	460c      	mov	r4, r1
 801134a:	6831      	ldr	r1, [r6, #0]
 801134c:	4605      	mov	r5, r0
 801134e:	b911      	cbnz	r1, 8011356 <sbrk_aligned+0x12>
 8011350:	f000 f912 	bl	8011578 <_sbrk_r>
 8011354:	6030      	str	r0, [r6, #0]
 8011356:	4621      	mov	r1, r4
 8011358:	4628      	mov	r0, r5
 801135a:	f000 f90d 	bl	8011578 <_sbrk_r>
 801135e:	1c43      	adds	r3, r0, #1
 8011360:	d103      	bne.n	801136a <sbrk_aligned+0x26>
 8011362:	f04f 34ff 	mov.w	r4, #4294967295
 8011366:	4620      	mov	r0, r4
 8011368:	bd70      	pop	{r4, r5, r6, pc}
 801136a:	1cc4      	adds	r4, r0, #3
 801136c:	f024 0403 	bic.w	r4, r4, #3
 8011370:	42a0      	cmp	r0, r4
 8011372:	d0f8      	beq.n	8011366 <sbrk_aligned+0x22>
 8011374:	1a21      	subs	r1, r4, r0
 8011376:	4628      	mov	r0, r5
 8011378:	f000 f8fe 	bl	8011578 <_sbrk_r>
 801137c:	3001      	adds	r0, #1
 801137e:	d1f2      	bne.n	8011366 <sbrk_aligned+0x22>
 8011380:	e7ef      	b.n	8011362 <sbrk_aligned+0x1e>
 8011382:	bf00      	nop
 8011384:	20001328 	.word	0x20001328

08011388 <_malloc_r>:
 8011388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801138c:	1ccd      	adds	r5, r1, #3
 801138e:	f025 0503 	bic.w	r5, r5, #3
 8011392:	3508      	adds	r5, #8
 8011394:	2d0c      	cmp	r5, #12
 8011396:	bf38      	it	cc
 8011398:	250c      	movcc	r5, #12
 801139a:	2d00      	cmp	r5, #0
 801139c:	4606      	mov	r6, r0
 801139e:	db01      	blt.n	80113a4 <_malloc_r+0x1c>
 80113a0:	42a9      	cmp	r1, r5
 80113a2:	d904      	bls.n	80113ae <_malloc_r+0x26>
 80113a4:	230c      	movs	r3, #12
 80113a6:	6033      	str	r3, [r6, #0]
 80113a8:	2000      	movs	r0, #0
 80113aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011484 <_malloc_r+0xfc>
 80113b2:	f000 f869 	bl	8011488 <__malloc_lock>
 80113b6:	f8d8 3000 	ldr.w	r3, [r8]
 80113ba:	461c      	mov	r4, r3
 80113bc:	bb44      	cbnz	r4, 8011410 <_malloc_r+0x88>
 80113be:	4629      	mov	r1, r5
 80113c0:	4630      	mov	r0, r6
 80113c2:	f7ff ffbf 	bl	8011344 <sbrk_aligned>
 80113c6:	1c43      	adds	r3, r0, #1
 80113c8:	4604      	mov	r4, r0
 80113ca:	d158      	bne.n	801147e <_malloc_r+0xf6>
 80113cc:	f8d8 4000 	ldr.w	r4, [r8]
 80113d0:	4627      	mov	r7, r4
 80113d2:	2f00      	cmp	r7, #0
 80113d4:	d143      	bne.n	801145e <_malloc_r+0xd6>
 80113d6:	2c00      	cmp	r4, #0
 80113d8:	d04b      	beq.n	8011472 <_malloc_r+0xea>
 80113da:	6823      	ldr	r3, [r4, #0]
 80113dc:	4639      	mov	r1, r7
 80113de:	4630      	mov	r0, r6
 80113e0:	eb04 0903 	add.w	r9, r4, r3
 80113e4:	f000 f8c8 	bl	8011578 <_sbrk_r>
 80113e8:	4581      	cmp	r9, r0
 80113ea:	d142      	bne.n	8011472 <_malloc_r+0xea>
 80113ec:	6821      	ldr	r1, [r4, #0]
 80113ee:	1a6d      	subs	r5, r5, r1
 80113f0:	4629      	mov	r1, r5
 80113f2:	4630      	mov	r0, r6
 80113f4:	f7ff ffa6 	bl	8011344 <sbrk_aligned>
 80113f8:	3001      	adds	r0, #1
 80113fa:	d03a      	beq.n	8011472 <_malloc_r+0xea>
 80113fc:	6823      	ldr	r3, [r4, #0]
 80113fe:	442b      	add	r3, r5
 8011400:	6023      	str	r3, [r4, #0]
 8011402:	f8d8 3000 	ldr.w	r3, [r8]
 8011406:	685a      	ldr	r2, [r3, #4]
 8011408:	bb62      	cbnz	r2, 8011464 <_malloc_r+0xdc>
 801140a:	f8c8 7000 	str.w	r7, [r8]
 801140e:	e00f      	b.n	8011430 <_malloc_r+0xa8>
 8011410:	6822      	ldr	r2, [r4, #0]
 8011412:	1b52      	subs	r2, r2, r5
 8011414:	d420      	bmi.n	8011458 <_malloc_r+0xd0>
 8011416:	2a0b      	cmp	r2, #11
 8011418:	d917      	bls.n	801144a <_malloc_r+0xc2>
 801141a:	1961      	adds	r1, r4, r5
 801141c:	42a3      	cmp	r3, r4
 801141e:	6025      	str	r5, [r4, #0]
 8011420:	bf18      	it	ne
 8011422:	6059      	strne	r1, [r3, #4]
 8011424:	6863      	ldr	r3, [r4, #4]
 8011426:	bf08      	it	eq
 8011428:	f8c8 1000 	streq.w	r1, [r8]
 801142c:	5162      	str	r2, [r4, r5]
 801142e:	604b      	str	r3, [r1, #4]
 8011430:	4630      	mov	r0, r6
 8011432:	f000 f82f 	bl	8011494 <__malloc_unlock>
 8011436:	f104 000b 	add.w	r0, r4, #11
 801143a:	1d23      	adds	r3, r4, #4
 801143c:	f020 0007 	bic.w	r0, r0, #7
 8011440:	1ac2      	subs	r2, r0, r3
 8011442:	bf1c      	itt	ne
 8011444:	1a1b      	subne	r3, r3, r0
 8011446:	50a3      	strne	r3, [r4, r2]
 8011448:	e7af      	b.n	80113aa <_malloc_r+0x22>
 801144a:	6862      	ldr	r2, [r4, #4]
 801144c:	42a3      	cmp	r3, r4
 801144e:	bf0c      	ite	eq
 8011450:	f8c8 2000 	streq.w	r2, [r8]
 8011454:	605a      	strne	r2, [r3, #4]
 8011456:	e7eb      	b.n	8011430 <_malloc_r+0xa8>
 8011458:	4623      	mov	r3, r4
 801145a:	6864      	ldr	r4, [r4, #4]
 801145c:	e7ae      	b.n	80113bc <_malloc_r+0x34>
 801145e:	463c      	mov	r4, r7
 8011460:	687f      	ldr	r7, [r7, #4]
 8011462:	e7b6      	b.n	80113d2 <_malloc_r+0x4a>
 8011464:	461a      	mov	r2, r3
 8011466:	685b      	ldr	r3, [r3, #4]
 8011468:	42a3      	cmp	r3, r4
 801146a:	d1fb      	bne.n	8011464 <_malloc_r+0xdc>
 801146c:	2300      	movs	r3, #0
 801146e:	6053      	str	r3, [r2, #4]
 8011470:	e7de      	b.n	8011430 <_malloc_r+0xa8>
 8011472:	230c      	movs	r3, #12
 8011474:	6033      	str	r3, [r6, #0]
 8011476:	4630      	mov	r0, r6
 8011478:	f000 f80c 	bl	8011494 <__malloc_unlock>
 801147c:	e794      	b.n	80113a8 <_malloc_r+0x20>
 801147e:	6005      	str	r5, [r0, #0]
 8011480:	e7d6      	b.n	8011430 <_malloc_r+0xa8>
 8011482:	bf00      	nop
 8011484:	2000132c 	.word	0x2000132c

08011488 <__malloc_lock>:
 8011488:	4801      	ldr	r0, [pc, #4]	@ (8011490 <__malloc_lock+0x8>)
 801148a:	f000 b8af 	b.w	80115ec <__retarget_lock_acquire_recursive>
 801148e:	bf00      	nop
 8011490:	2000146c 	.word	0x2000146c

08011494 <__malloc_unlock>:
 8011494:	4801      	ldr	r0, [pc, #4]	@ (801149c <__malloc_unlock+0x8>)
 8011496:	f000 b8aa 	b.w	80115ee <__retarget_lock_release_recursive>
 801149a:	bf00      	nop
 801149c:	2000146c 	.word	0x2000146c

080114a0 <_vsniprintf_r>:
 80114a0:	b530      	push	{r4, r5, lr}
 80114a2:	4614      	mov	r4, r2
 80114a4:	2c00      	cmp	r4, #0
 80114a6:	b09b      	sub	sp, #108	@ 0x6c
 80114a8:	4605      	mov	r5, r0
 80114aa:	461a      	mov	r2, r3
 80114ac:	da05      	bge.n	80114ba <_vsniprintf_r+0x1a>
 80114ae:	238b      	movs	r3, #139	@ 0x8b
 80114b0:	6003      	str	r3, [r0, #0]
 80114b2:	f04f 30ff 	mov.w	r0, #4294967295
 80114b6:	b01b      	add	sp, #108	@ 0x6c
 80114b8:	bd30      	pop	{r4, r5, pc}
 80114ba:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80114be:	f8ad 300c 	strh.w	r3, [sp, #12]
 80114c2:	bf14      	ite	ne
 80114c4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80114c8:	4623      	moveq	r3, r4
 80114ca:	9302      	str	r3, [sp, #8]
 80114cc:	9305      	str	r3, [sp, #20]
 80114ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80114d2:	9100      	str	r1, [sp, #0]
 80114d4:	9104      	str	r1, [sp, #16]
 80114d6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80114da:	4669      	mov	r1, sp
 80114dc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80114de:	f000 f93b 	bl	8011758 <_svfiprintf_r>
 80114e2:	1c43      	adds	r3, r0, #1
 80114e4:	bfbc      	itt	lt
 80114e6:	238b      	movlt	r3, #139	@ 0x8b
 80114e8:	602b      	strlt	r3, [r5, #0]
 80114ea:	2c00      	cmp	r4, #0
 80114ec:	d0e3      	beq.n	80114b6 <_vsniprintf_r+0x16>
 80114ee:	9b00      	ldr	r3, [sp, #0]
 80114f0:	2200      	movs	r2, #0
 80114f2:	701a      	strb	r2, [r3, #0]
 80114f4:	e7df      	b.n	80114b6 <_vsniprintf_r+0x16>
	...

080114f8 <vsniprintf>:
 80114f8:	b507      	push	{r0, r1, r2, lr}
 80114fa:	9300      	str	r3, [sp, #0]
 80114fc:	4613      	mov	r3, r2
 80114fe:	460a      	mov	r2, r1
 8011500:	4601      	mov	r1, r0
 8011502:	4803      	ldr	r0, [pc, #12]	@ (8011510 <vsniprintf+0x18>)
 8011504:	6800      	ldr	r0, [r0, #0]
 8011506:	f7ff ffcb 	bl	80114a0 <_vsniprintf_r>
 801150a:	b003      	add	sp, #12
 801150c:	f85d fb04 	ldr.w	pc, [sp], #4
 8011510:	200000bc 	.word	0x200000bc

08011514 <memcmp>:
 8011514:	b510      	push	{r4, lr}
 8011516:	3901      	subs	r1, #1
 8011518:	4402      	add	r2, r0
 801151a:	4290      	cmp	r0, r2
 801151c:	d101      	bne.n	8011522 <memcmp+0xe>
 801151e:	2000      	movs	r0, #0
 8011520:	e005      	b.n	801152e <memcmp+0x1a>
 8011522:	7803      	ldrb	r3, [r0, #0]
 8011524:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011528:	42a3      	cmp	r3, r4
 801152a:	d001      	beq.n	8011530 <memcmp+0x1c>
 801152c:	1b18      	subs	r0, r3, r4
 801152e:	bd10      	pop	{r4, pc}
 8011530:	3001      	adds	r0, #1
 8011532:	e7f2      	b.n	801151a <memcmp+0x6>

08011534 <memmove>:
 8011534:	4288      	cmp	r0, r1
 8011536:	b510      	push	{r4, lr}
 8011538:	eb01 0402 	add.w	r4, r1, r2
 801153c:	d902      	bls.n	8011544 <memmove+0x10>
 801153e:	4284      	cmp	r4, r0
 8011540:	4623      	mov	r3, r4
 8011542:	d807      	bhi.n	8011554 <memmove+0x20>
 8011544:	1e43      	subs	r3, r0, #1
 8011546:	42a1      	cmp	r1, r4
 8011548:	d008      	beq.n	801155c <memmove+0x28>
 801154a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801154e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011552:	e7f8      	b.n	8011546 <memmove+0x12>
 8011554:	4402      	add	r2, r0
 8011556:	4601      	mov	r1, r0
 8011558:	428a      	cmp	r2, r1
 801155a:	d100      	bne.n	801155e <memmove+0x2a>
 801155c:	bd10      	pop	{r4, pc}
 801155e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011562:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011566:	e7f7      	b.n	8011558 <memmove+0x24>

08011568 <memset>:
 8011568:	4402      	add	r2, r0
 801156a:	4603      	mov	r3, r0
 801156c:	4293      	cmp	r3, r2
 801156e:	d100      	bne.n	8011572 <memset+0xa>
 8011570:	4770      	bx	lr
 8011572:	f803 1b01 	strb.w	r1, [r3], #1
 8011576:	e7f9      	b.n	801156c <memset+0x4>

08011578 <_sbrk_r>:
 8011578:	b538      	push	{r3, r4, r5, lr}
 801157a:	4d06      	ldr	r5, [pc, #24]	@ (8011594 <_sbrk_r+0x1c>)
 801157c:	2300      	movs	r3, #0
 801157e:	4604      	mov	r4, r0
 8011580:	4608      	mov	r0, r1
 8011582:	602b      	str	r3, [r5, #0]
 8011584:	f7ef fe06 	bl	8001194 <_sbrk>
 8011588:	1c43      	adds	r3, r0, #1
 801158a:	d102      	bne.n	8011592 <_sbrk_r+0x1a>
 801158c:	682b      	ldr	r3, [r5, #0]
 801158e:	b103      	cbz	r3, 8011592 <_sbrk_r+0x1a>
 8011590:	6023      	str	r3, [r4, #0]
 8011592:	bd38      	pop	{r3, r4, r5, pc}
 8011594:	20001468 	.word	0x20001468

08011598 <__errno>:
 8011598:	4b01      	ldr	r3, [pc, #4]	@ (80115a0 <__errno+0x8>)
 801159a:	6818      	ldr	r0, [r3, #0]
 801159c:	4770      	bx	lr
 801159e:	bf00      	nop
 80115a0:	200000bc 	.word	0x200000bc

080115a4 <__libc_init_array>:
 80115a4:	b570      	push	{r4, r5, r6, lr}
 80115a6:	4d0d      	ldr	r5, [pc, #52]	@ (80115dc <__libc_init_array+0x38>)
 80115a8:	4c0d      	ldr	r4, [pc, #52]	@ (80115e0 <__libc_init_array+0x3c>)
 80115aa:	1b64      	subs	r4, r4, r5
 80115ac:	10a4      	asrs	r4, r4, #2
 80115ae:	2600      	movs	r6, #0
 80115b0:	42a6      	cmp	r6, r4
 80115b2:	d109      	bne.n	80115c8 <__libc_init_array+0x24>
 80115b4:	4d0b      	ldr	r5, [pc, #44]	@ (80115e4 <__libc_init_array+0x40>)
 80115b6:	4c0c      	ldr	r4, [pc, #48]	@ (80115e8 <__libc_init_array+0x44>)
 80115b8:	f000 fb8e 	bl	8011cd8 <_init>
 80115bc:	1b64      	subs	r4, r4, r5
 80115be:	10a4      	asrs	r4, r4, #2
 80115c0:	2600      	movs	r6, #0
 80115c2:	42a6      	cmp	r6, r4
 80115c4:	d105      	bne.n	80115d2 <__libc_init_array+0x2e>
 80115c6:	bd70      	pop	{r4, r5, r6, pc}
 80115c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80115cc:	4798      	blx	r3
 80115ce:	3601      	adds	r6, #1
 80115d0:	e7ee      	b.n	80115b0 <__libc_init_array+0xc>
 80115d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80115d6:	4798      	blx	r3
 80115d8:	3601      	adds	r6, #1
 80115da:	e7f2      	b.n	80115c2 <__libc_init_array+0x1e>
 80115dc:	08012424 	.word	0x08012424
 80115e0:	08012424 	.word	0x08012424
 80115e4:	08012424 	.word	0x08012424
 80115e8:	08012428 	.word	0x08012428

080115ec <__retarget_lock_acquire_recursive>:
 80115ec:	4770      	bx	lr

080115ee <__retarget_lock_release_recursive>:
 80115ee:	4770      	bx	lr

080115f0 <memcpy>:
 80115f0:	440a      	add	r2, r1
 80115f2:	4291      	cmp	r1, r2
 80115f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80115f8:	d100      	bne.n	80115fc <memcpy+0xc>
 80115fa:	4770      	bx	lr
 80115fc:	b510      	push	{r4, lr}
 80115fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011602:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011606:	4291      	cmp	r1, r2
 8011608:	d1f9      	bne.n	80115fe <memcpy+0xe>
 801160a:	bd10      	pop	{r4, pc}

0801160c <_free_r>:
 801160c:	b538      	push	{r3, r4, r5, lr}
 801160e:	4605      	mov	r5, r0
 8011610:	2900      	cmp	r1, #0
 8011612:	d041      	beq.n	8011698 <_free_r+0x8c>
 8011614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011618:	1f0c      	subs	r4, r1, #4
 801161a:	2b00      	cmp	r3, #0
 801161c:	bfb8      	it	lt
 801161e:	18e4      	addlt	r4, r4, r3
 8011620:	f7ff ff32 	bl	8011488 <__malloc_lock>
 8011624:	4a1d      	ldr	r2, [pc, #116]	@ (801169c <_free_r+0x90>)
 8011626:	6813      	ldr	r3, [r2, #0]
 8011628:	b933      	cbnz	r3, 8011638 <_free_r+0x2c>
 801162a:	6063      	str	r3, [r4, #4]
 801162c:	6014      	str	r4, [r2, #0]
 801162e:	4628      	mov	r0, r5
 8011630:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011634:	f7ff bf2e 	b.w	8011494 <__malloc_unlock>
 8011638:	42a3      	cmp	r3, r4
 801163a:	d908      	bls.n	801164e <_free_r+0x42>
 801163c:	6820      	ldr	r0, [r4, #0]
 801163e:	1821      	adds	r1, r4, r0
 8011640:	428b      	cmp	r3, r1
 8011642:	bf01      	itttt	eq
 8011644:	6819      	ldreq	r1, [r3, #0]
 8011646:	685b      	ldreq	r3, [r3, #4]
 8011648:	1809      	addeq	r1, r1, r0
 801164a:	6021      	streq	r1, [r4, #0]
 801164c:	e7ed      	b.n	801162a <_free_r+0x1e>
 801164e:	461a      	mov	r2, r3
 8011650:	685b      	ldr	r3, [r3, #4]
 8011652:	b10b      	cbz	r3, 8011658 <_free_r+0x4c>
 8011654:	42a3      	cmp	r3, r4
 8011656:	d9fa      	bls.n	801164e <_free_r+0x42>
 8011658:	6811      	ldr	r1, [r2, #0]
 801165a:	1850      	adds	r0, r2, r1
 801165c:	42a0      	cmp	r0, r4
 801165e:	d10b      	bne.n	8011678 <_free_r+0x6c>
 8011660:	6820      	ldr	r0, [r4, #0]
 8011662:	4401      	add	r1, r0
 8011664:	1850      	adds	r0, r2, r1
 8011666:	4283      	cmp	r3, r0
 8011668:	6011      	str	r1, [r2, #0]
 801166a:	d1e0      	bne.n	801162e <_free_r+0x22>
 801166c:	6818      	ldr	r0, [r3, #0]
 801166e:	685b      	ldr	r3, [r3, #4]
 8011670:	6053      	str	r3, [r2, #4]
 8011672:	4408      	add	r0, r1
 8011674:	6010      	str	r0, [r2, #0]
 8011676:	e7da      	b.n	801162e <_free_r+0x22>
 8011678:	d902      	bls.n	8011680 <_free_r+0x74>
 801167a:	230c      	movs	r3, #12
 801167c:	602b      	str	r3, [r5, #0]
 801167e:	e7d6      	b.n	801162e <_free_r+0x22>
 8011680:	6820      	ldr	r0, [r4, #0]
 8011682:	1821      	adds	r1, r4, r0
 8011684:	428b      	cmp	r3, r1
 8011686:	bf04      	itt	eq
 8011688:	6819      	ldreq	r1, [r3, #0]
 801168a:	685b      	ldreq	r3, [r3, #4]
 801168c:	6063      	str	r3, [r4, #4]
 801168e:	bf04      	itt	eq
 8011690:	1809      	addeq	r1, r1, r0
 8011692:	6021      	streq	r1, [r4, #0]
 8011694:	6054      	str	r4, [r2, #4]
 8011696:	e7ca      	b.n	801162e <_free_r+0x22>
 8011698:	bd38      	pop	{r3, r4, r5, pc}
 801169a:	bf00      	nop
 801169c:	2000132c 	.word	0x2000132c

080116a0 <__ssputs_r>:
 80116a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116a4:	688e      	ldr	r6, [r1, #8]
 80116a6:	461f      	mov	r7, r3
 80116a8:	42be      	cmp	r6, r7
 80116aa:	680b      	ldr	r3, [r1, #0]
 80116ac:	4682      	mov	sl, r0
 80116ae:	460c      	mov	r4, r1
 80116b0:	4690      	mov	r8, r2
 80116b2:	d82d      	bhi.n	8011710 <__ssputs_r+0x70>
 80116b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80116b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80116bc:	d026      	beq.n	801170c <__ssputs_r+0x6c>
 80116be:	6965      	ldr	r5, [r4, #20]
 80116c0:	6909      	ldr	r1, [r1, #16]
 80116c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80116c6:	eba3 0901 	sub.w	r9, r3, r1
 80116ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80116ce:	1c7b      	adds	r3, r7, #1
 80116d0:	444b      	add	r3, r9
 80116d2:	106d      	asrs	r5, r5, #1
 80116d4:	429d      	cmp	r5, r3
 80116d6:	bf38      	it	cc
 80116d8:	461d      	movcc	r5, r3
 80116da:	0553      	lsls	r3, r2, #21
 80116dc:	d527      	bpl.n	801172e <__ssputs_r+0x8e>
 80116de:	4629      	mov	r1, r5
 80116e0:	f7ff fe52 	bl	8011388 <_malloc_r>
 80116e4:	4606      	mov	r6, r0
 80116e6:	b360      	cbz	r0, 8011742 <__ssputs_r+0xa2>
 80116e8:	6921      	ldr	r1, [r4, #16]
 80116ea:	464a      	mov	r2, r9
 80116ec:	f7ff ff80 	bl	80115f0 <memcpy>
 80116f0:	89a3      	ldrh	r3, [r4, #12]
 80116f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80116f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116fa:	81a3      	strh	r3, [r4, #12]
 80116fc:	6126      	str	r6, [r4, #16]
 80116fe:	6165      	str	r5, [r4, #20]
 8011700:	444e      	add	r6, r9
 8011702:	eba5 0509 	sub.w	r5, r5, r9
 8011706:	6026      	str	r6, [r4, #0]
 8011708:	60a5      	str	r5, [r4, #8]
 801170a:	463e      	mov	r6, r7
 801170c:	42be      	cmp	r6, r7
 801170e:	d900      	bls.n	8011712 <__ssputs_r+0x72>
 8011710:	463e      	mov	r6, r7
 8011712:	6820      	ldr	r0, [r4, #0]
 8011714:	4632      	mov	r2, r6
 8011716:	4641      	mov	r1, r8
 8011718:	f7ff ff0c 	bl	8011534 <memmove>
 801171c:	68a3      	ldr	r3, [r4, #8]
 801171e:	1b9b      	subs	r3, r3, r6
 8011720:	60a3      	str	r3, [r4, #8]
 8011722:	6823      	ldr	r3, [r4, #0]
 8011724:	4433      	add	r3, r6
 8011726:	6023      	str	r3, [r4, #0]
 8011728:	2000      	movs	r0, #0
 801172a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801172e:	462a      	mov	r2, r5
 8011730:	f000 fa9c 	bl	8011c6c <_realloc_r>
 8011734:	4606      	mov	r6, r0
 8011736:	2800      	cmp	r0, #0
 8011738:	d1e0      	bne.n	80116fc <__ssputs_r+0x5c>
 801173a:	6921      	ldr	r1, [r4, #16]
 801173c:	4650      	mov	r0, sl
 801173e:	f7ff ff65 	bl	801160c <_free_r>
 8011742:	230c      	movs	r3, #12
 8011744:	f8ca 3000 	str.w	r3, [sl]
 8011748:	89a3      	ldrh	r3, [r4, #12]
 801174a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801174e:	81a3      	strh	r3, [r4, #12]
 8011750:	f04f 30ff 	mov.w	r0, #4294967295
 8011754:	e7e9      	b.n	801172a <__ssputs_r+0x8a>
	...

08011758 <_svfiprintf_r>:
 8011758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801175c:	4698      	mov	r8, r3
 801175e:	898b      	ldrh	r3, [r1, #12]
 8011760:	061b      	lsls	r3, r3, #24
 8011762:	b09d      	sub	sp, #116	@ 0x74
 8011764:	4607      	mov	r7, r0
 8011766:	460d      	mov	r5, r1
 8011768:	4614      	mov	r4, r2
 801176a:	d510      	bpl.n	801178e <_svfiprintf_r+0x36>
 801176c:	690b      	ldr	r3, [r1, #16]
 801176e:	b973      	cbnz	r3, 801178e <_svfiprintf_r+0x36>
 8011770:	2140      	movs	r1, #64	@ 0x40
 8011772:	f7ff fe09 	bl	8011388 <_malloc_r>
 8011776:	6028      	str	r0, [r5, #0]
 8011778:	6128      	str	r0, [r5, #16]
 801177a:	b930      	cbnz	r0, 801178a <_svfiprintf_r+0x32>
 801177c:	230c      	movs	r3, #12
 801177e:	603b      	str	r3, [r7, #0]
 8011780:	f04f 30ff 	mov.w	r0, #4294967295
 8011784:	b01d      	add	sp, #116	@ 0x74
 8011786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801178a:	2340      	movs	r3, #64	@ 0x40
 801178c:	616b      	str	r3, [r5, #20]
 801178e:	2300      	movs	r3, #0
 8011790:	9309      	str	r3, [sp, #36]	@ 0x24
 8011792:	2320      	movs	r3, #32
 8011794:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011798:	f8cd 800c 	str.w	r8, [sp, #12]
 801179c:	2330      	movs	r3, #48	@ 0x30
 801179e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801193c <_svfiprintf_r+0x1e4>
 80117a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80117a6:	f04f 0901 	mov.w	r9, #1
 80117aa:	4623      	mov	r3, r4
 80117ac:	469a      	mov	sl, r3
 80117ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80117b2:	b10a      	cbz	r2, 80117b8 <_svfiprintf_r+0x60>
 80117b4:	2a25      	cmp	r2, #37	@ 0x25
 80117b6:	d1f9      	bne.n	80117ac <_svfiprintf_r+0x54>
 80117b8:	ebba 0b04 	subs.w	fp, sl, r4
 80117bc:	d00b      	beq.n	80117d6 <_svfiprintf_r+0x7e>
 80117be:	465b      	mov	r3, fp
 80117c0:	4622      	mov	r2, r4
 80117c2:	4629      	mov	r1, r5
 80117c4:	4638      	mov	r0, r7
 80117c6:	f7ff ff6b 	bl	80116a0 <__ssputs_r>
 80117ca:	3001      	adds	r0, #1
 80117cc:	f000 80a7 	beq.w	801191e <_svfiprintf_r+0x1c6>
 80117d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80117d2:	445a      	add	r2, fp
 80117d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80117d6:	f89a 3000 	ldrb.w	r3, [sl]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	f000 809f 	beq.w	801191e <_svfiprintf_r+0x1c6>
 80117e0:	2300      	movs	r3, #0
 80117e2:	f04f 32ff 	mov.w	r2, #4294967295
 80117e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117ea:	f10a 0a01 	add.w	sl, sl, #1
 80117ee:	9304      	str	r3, [sp, #16]
 80117f0:	9307      	str	r3, [sp, #28]
 80117f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80117f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80117f8:	4654      	mov	r4, sl
 80117fa:	2205      	movs	r2, #5
 80117fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011800:	484e      	ldr	r0, [pc, #312]	@ (801193c <_svfiprintf_r+0x1e4>)
 8011802:	f7ee fced 	bl	80001e0 <memchr>
 8011806:	9a04      	ldr	r2, [sp, #16]
 8011808:	b9d8      	cbnz	r0, 8011842 <_svfiprintf_r+0xea>
 801180a:	06d0      	lsls	r0, r2, #27
 801180c:	bf44      	itt	mi
 801180e:	2320      	movmi	r3, #32
 8011810:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011814:	0711      	lsls	r1, r2, #28
 8011816:	bf44      	itt	mi
 8011818:	232b      	movmi	r3, #43	@ 0x2b
 801181a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801181e:	f89a 3000 	ldrb.w	r3, [sl]
 8011822:	2b2a      	cmp	r3, #42	@ 0x2a
 8011824:	d015      	beq.n	8011852 <_svfiprintf_r+0xfa>
 8011826:	9a07      	ldr	r2, [sp, #28]
 8011828:	4654      	mov	r4, sl
 801182a:	2000      	movs	r0, #0
 801182c:	f04f 0c0a 	mov.w	ip, #10
 8011830:	4621      	mov	r1, r4
 8011832:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011836:	3b30      	subs	r3, #48	@ 0x30
 8011838:	2b09      	cmp	r3, #9
 801183a:	d94b      	bls.n	80118d4 <_svfiprintf_r+0x17c>
 801183c:	b1b0      	cbz	r0, 801186c <_svfiprintf_r+0x114>
 801183e:	9207      	str	r2, [sp, #28]
 8011840:	e014      	b.n	801186c <_svfiprintf_r+0x114>
 8011842:	eba0 0308 	sub.w	r3, r0, r8
 8011846:	fa09 f303 	lsl.w	r3, r9, r3
 801184a:	4313      	orrs	r3, r2
 801184c:	9304      	str	r3, [sp, #16]
 801184e:	46a2      	mov	sl, r4
 8011850:	e7d2      	b.n	80117f8 <_svfiprintf_r+0xa0>
 8011852:	9b03      	ldr	r3, [sp, #12]
 8011854:	1d19      	adds	r1, r3, #4
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	9103      	str	r1, [sp, #12]
 801185a:	2b00      	cmp	r3, #0
 801185c:	bfbb      	ittet	lt
 801185e:	425b      	neglt	r3, r3
 8011860:	f042 0202 	orrlt.w	r2, r2, #2
 8011864:	9307      	strge	r3, [sp, #28]
 8011866:	9307      	strlt	r3, [sp, #28]
 8011868:	bfb8      	it	lt
 801186a:	9204      	strlt	r2, [sp, #16]
 801186c:	7823      	ldrb	r3, [r4, #0]
 801186e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011870:	d10a      	bne.n	8011888 <_svfiprintf_r+0x130>
 8011872:	7863      	ldrb	r3, [r4, #1]
 8011874:	2b2a      	cmp	r3, #42	@ 0x2a
 8011876:	d132      	bne.n	80118de <_svfiprintf_r+0x186>
 8011878:	9b03      	ldr	r3, [sp, #12]
 801187a:	1d1a      	adds	r2, r3, #4
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	9203      	str	r2, [sp, #12]
 8011880:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011884:	3402      	adds	r4, #2
 8011886:	9305      	str	r3, [sp, #20]
 8011888:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801194c <_svfiprintf_r+0x1f4>
 801188c:	7821      	ldrb	r1, [r4, #0]
 801188e:	2203      	movs	r2, #3
 8011890:	4650      	mov	r0, sl
 8011892:	f7ee fca5 	bl	80001e0 <memchr>
 8011896:	b138      	cbz	r0, 80118a8 <_svfiprintf_r+0x150>
 8011898:	9b04      	ldr	r3, [sp, #16]
 801189a:	eba0 000a 	sub.w	r0, r0, sl
 801189e:	2240      	movs	r2, #64	@ 0x40
 80118a0:	4082      	lsls	r2, r0
 80118a2:	4313      	orrs	r3, r2
 80118a4:	3401      	adds	r4, #1
 80118a6:	9304      	str	r3, [sp, #16]
 80118a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80118ac:	4824      	ldr	r0, [pc, #144]	@ (8011940 <_svfiprintf_r+0x1e8>)
 80118ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80118b2:	2206      	movs	r2, #6
 80118b4:	f7ee fc94 	bl	80001e0 <memchr>
 80118b8:	2800      	cmp	r0, #0
 80118ba:	d036      	beq.n	801192a <_svfiprintf_r+0x1d2>
 80118bc:	4b21      	ldr	r3, [pc, #132]	@ (8011944 <_svfiprintf_r+0x1ec>)
 80118be:	bb1b      	cbnz	r3, 8011908 <_svfiprintf_r+0x1b0>
 80118c0:	9b03      	ldr	r3, [sp, #12]
 80118c2:	3307      	adds	r3, #7
 80118c4:	f023 0307 	bic.w	r3, r3, #7
 80118c8:	3308      	adds	r3, #8
 80118ca:	9303      	str	r3, [sp, #12]
 80118cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118ce:	4433      	add	r3, r6
 80118d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80118d2:	e76a      	b.n	80117aa <_svfiprintf_r+0x52>
 80118d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80118d8:	460c      	mov	r4, r1
 80118da:	2001      	movs	r0, #1
 80118dc:	e7a8      	b.n	8011830 <_svfiprintf_r+0xd8>
 80118de:	2300      	movs	r3, #0
 80118e0:	3401      	adds	r4, #1
 80118e2:	9305      	str	r3, [sp, #20]
 80118e4:	4619      	mov	r1, r3
 80118e6:	f04f 0c0a 	mov.w	ip, #10
 80118ea:	4620      	mov	r0, r4
 80118ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80118f0:	3a30      	subs	r2, #48	@ 0x30
 80118f2:	2a09      	cmp	r2, #9
 80118f4:	d903      	bls.n	80118fe <_svfiprintf_r+0x1a6>
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d0c6      	beq.n	8011888 <_svfiprintf_r+0x130>
 80118fa:	9105      	str	r1, [sp, #20]
 80118fc:	e7c4      	b.n	8011888 <_svfiprintf_r+0x130>
 80118fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8011902:	4604      	mov	r4, r0
 8011904:	2301      	movs	r3, #1
 8011906:	e7f0      	b.n	80118ea <_svfiprintf_r+0x192>
 8011908:	ab03      	add	r3, sp, #12
 801190a:	9300      	str	r3, [sp, #0]
 801190c:	462a      	mov	r2, r5
 801190e:	4b0e      	ldr	r3, [pc, #56]	@ (8011948 <_svfiprintf_r+0x1f0>)
 8011910:	a904      	add	r1, sp, #16
 8011912:	4638      	mov	r0, r7
 8011914:	f3af 8000 	nop.w
 8011918:	1c42      	adds	r2, r0, #1
 801191a:	4606      	mov	r6, r0
 801191c:	d1d6      	bne.n	80118cc <_svfiprintf_r+0x174>
 801191e:	89ab      	ldrh	r3, [r5, #12]
 8011920:	065b      	lsls	r3, r3, #25
 8011922:	f53f af2d 	bmi.w	8011780 <_svfiprintf_r+0x28>
 8011926:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011928:	e72c      	b.n	8011784 <_svfiprintf_r+0x2c>
 801192a:	ab03      	add	r3, sp, #12
 801192c:	9300      	str	r3, [sp, #0]
 801192e:	462a      	mov	r2, r5
 8011930:	4b05      	ldr	r3, [pc, #20]	@ (8011948 <_svfiprintf_r+0x1f0>)
 8011932:	a904      	add	r1, sp, #16
 8011934:	4638      	mov	r0, r7
 8011936:	f000 f879 	bl	8011a2c <_printf_i>
 801193a:	e7ed      	b.n	8011918 <_svfiprintf_r+0x1c0>
 801193c:	080123e7 	.word	0x080123e7
 8011940:	080123f1 	.word	0x080123f1
 8011944:	00000000 	.word	0x00000000
 8011948:	080116a1 	.word	0x080116a1
 801194c:	080123ed 	.word	0x080123ed

08011950 <_printf_common>:
 8011950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011954:	4616      	mov	r6, r2
 8011956:	4698      	mov	r8, r3
 8011958:	688a      	ldr	r2, [r1, #8]
 801195a:	690b      	ldr	r3, [r1, #16]
 801195c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011960:	4293      	cmp	r3, r2
 8011962:	bfb8      	it	lt
 8011964:	4613      	movlt	r3, r2
 8011966:	6033      	str	r3, [r6, #0]
 8011968:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801196c:	4607      	mov	r7, r0
 801196e:	460c      	mov	r4, r1
 8011970:	b10a      	cbz	r2, 8011976 <_printf_common+0x26>
 8011972:	3301      	adds	r3, #1
 8011974:	6033      	str	r3, [r6, #0]
 8011976:	6823      	ldr	r3, [r4, #0]
 8011978:	0699      	lsls	r1, r3, #26
 801197a:	bf42      	ittt	mi
 801197c:	6833      	ldrmi	r3, [r6, #0]
 801197e:	3302      	addmi	r3, #2
 8011980:	6033      	strmi	r3, [r6, #0]
 8011982:	6825      	ldr	r5, [r4, #0]
 8011984:	f015 0506 	ands.w	r5, r5, #6
 8011988:	d106      	bne.n	8011998 <_printf_common+0x48>
 801198a:	f104 0a19 	add.w	sl, r4, #25
 801198e:	68e3      	ldr	r3, [r4, #12]
 8011990:	6832      	ldr	r2, [r6, #0]
 8011992:	1a9b      	subs	r3, r3, r2
 8011994:	42ab      	cmp	r3, r5
 8011996:	dc26      	bgt.n	80119e6 <_printf_common+0x96>
 8011998:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801199c:	6822      	ldr	r2, [r4, #0]
 801199e:	3b00      	subs	r3, #0
 80119a0:	bf18      	it	ne
 80119a2:	2301      	movne	r3, #1
 80119a4:	0692      	lsls	r2, r2, #26
 80119a6:	d42b      	bmi.n	8011a00 <_printf_common+0xb0>
 80119a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80119ac:	4641      	mov	r1, r8
 80119ae:	4638      	mov	r0, r7
 80119b0:	47c8      	blx	r9
 80119b2:	3001      	adds	r0, #1
 80119b4:	d01e      	beq.n	80119f4 <_printf_common+0xa4>
 80119b6:	6823      	ldr	r3, [r4, #0]
 80119b8:	6922      	ldr	r2, [r4, #16]
 80119ba:	f003 0306 	and.w	r3, r3, #6
 80119be:	2b04      	cmp	r3, #4
 80119c0:	bf02      	ittt	eq
 80119c2:	68e5      	ldreq	r5, [r4, #12]
 80119c4:	6833      	ldreq	r3, [r6, #0]
 80119c6:	1aed      	subeq	r5, r5, r3
 80119c8:	68a3      	ldr	r3, [r4, #8]
 80119ca:	bf0c      	ite	eq
 80119cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80119d0:	2500      	movne	r5, #0
 80119d2:	4293      	cmp	r3, r2
 80119d4:	bfc4      	itt	gt
 80119d6:	1a9b      	subgt	r3, r3, r2
 80119d8:	18ed      	addgt	r5, r5, r3
 80119da:	2600      	movs	r6, #0
 80119dc:	341a      	adds	r4, #26
 80119de:	42b5      	cmp	r5, r6
 80119e0:	d11a      	bne.n	8011a18 <_printf_common+0xc8>
 80119e2:	2000      	movs	r0, #0
 80119e4:	e008      	b.n	80119f8 <_printf_common+0xa8>
 80119e6:	2301      	movs	r3, #1
 80119e8:	4652      	mov	r2, sl
 80119ea:	4641      	mov	r1, r8
 80119ec:	4638      	mov	r0, r7
 80119ee:	47c8      	blx	r9
 80119f0:	3001      	adds	r0, #1
 80119f2:	d103      	bne.n	80119fc <_printf_common+0xac>
 80119f4:	f04f 30ff 	mov.w	r0, #4294967295
 80119f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119fc:	3501      	adds	r5, #1
 80119fe:	e7c6      	b.n	801198e <_printf_common+0x3e>
 8011a00:	18e1      	adds	r1, r4, r3
 8011a02:	1c5a      	adds	r2, r3, #1
 8011a04:	2030      	movs	r0, #48	@ 0x30
 8011a06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011a0a:	4422      	add	r2, r4
 8011a0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011a10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011a14:	3302      	adds	r3, #2
 8011a16:	e7c7      	b.n	80119a8 <_printf_common+0x58>
 8011a18:	2301      	movs	r3, #1
 8011a1a:	4622      	mov	r2, r4
 8011a1c:	4641      	mov	r1, r8
 8011a1e:	4638      	mov	r0, r7
 8011a20:	47c8      	blx	r9
 8011a22:	3001      	adds	r0, #1
 8011a24:	d0e6      	beq.n	80119f4 <_printf_common+0xa4>
 8011a26:	3601      	adds	r6, #1
 8011a28:	e7d9      	b.n	80119de <_printf_common+0x8e>
	...

08011a2c <_printf_i>:
 8011a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a30:	7e0f      	ldrb	r7, [r1, #24]
 8011a32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011a34:	2f78      	cmp	r7, #120	@ 0x78
 8011a36:	4691      	mov	r9, r2
 8011a38:	4680      	mov	r8, r0
 8011a3a:	460c      	mov	r4, r1
 8011a3c:	469a      	mov	sl, r3
 8011a3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011a42:	d807      	bhi.n	8011a54 <_printf_i+0x28>
 8011a44:	2f62      	cmp	r7, #98	@ 0x62
 8011a46:	d80a      	bhi.n	8011a5e <_printf_i+0x32>
 8011a48:	2f00      	cmp	r7, #0
 8011a4a:	f000 80d2 	beq.w	8011bf2 <_printf_i+0x1c6>
 8011a4e:	2f58      	cmp	r7, #88	@ 0x58
 8011a50:	f000 80b9 	beq.w	8011bc6 <_printf_i+0x19a>
 8011a54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011a58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011a5c:	e03a      	b.n	8011ad4 <_printf_i+0xa8>
 8011a5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011a62:	2b15      	cmp	r3, #21
 8011a64:	d8f6      	bhi.n	8011a54 <_printf_i+0x28>
 8011a66:	a101      	add	r1, pc, #4	@ (adr r1, 8011a6c <_printf_i+0x40>)
 8011a68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011a6c:	08011ac5 	.word	0x08011ac5
 8011a70:	08011ad9 	.word	0x08011ad9
 8011a74:	08011a55 	.word	0x08011a55
 8011a78:	08011a55 	.word	0x08011a55
 8011a7c:	08011a55 	.word	0x08011a55
 8011a80:	08011a55 	.word	0x08011a55
 8011a84:	08011ad9 	.word	0x08011ad9
 8011a88:	08011a55 	.word	0x08011a55
 8011a8c:	08011a55 	.word	0x08011a55
 8011a90:	08011a55 	.word	0x08011a55
 8011a94:	08011a55 	.word	0x08011a55
 8011a98:	08011bd9 	.word	0x08011bd9
 8011a9c:	08011b03 	.word	0x08011b03
 8011aa0:	08011b93 	.word	0x08011b93
 8011aa4:	08011a55 	.word	0x08011a55
 8011aa8:	08011a55 	.word	0x08011a55
 8011aac:	08011bfb 	.word	0x08011bfb
 8011ab0:	08011a55 	.word	0x08011a55
 8011ab4:	08011b03 	.word	0x08011b03
 8011ab8:	08011a55 	.word	0x08011a55
 8011abc:	08011a55 	.word	0x08011a55
 8011ac0:	08011b9b 	.word	0x08011b9b
 8011ac4:	6833      	ldr	r3, [r6, #0]
 8011ac6:	1d1a      	adds	r2, r3, #4
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	6032      	str	r2, [r6, #0]
 8011acc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011ad0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	e09d      	b.n	8011c14 <_printf_i+0x1e8>
 8011ad8:	6833      	ldr	r3, [r6, #0]
 8011ada:	6820      	ldr	r0, [r4, #0]
 8011adc:	1d19      	adds	r1, r3, #4
 8011ade:	6031      	str	r1, [r6, #0]
 8011ae0:	0606      	lsls	r6, r0, #24
 8011ae2:	d501      	bpl.n	8011ae8 <_printf_i+0xbc>
 8011ae4:	681d      	ldr	r5, [r3, #0]
 8011ae6:	e003      	b.n	8011af0 <_printf_i+0xc4>
 8011ae8:	0645      	lsls	r5, r0, #25
 8011aea:	d5fb      	bpl.n	8011ae4 <_printf_i+0xb8>
 8011aec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011af0:	2d00      	cmp	r5, #0
 8011af2:	da03      	bge.n	8011afc <_printf_i+0xd0>
 8011af4:	232d      	movs	r3, #45	@ 0x2d
 8011af6:	426d      	negs	r5, r5
 8011af8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011afc:	4859      	ldr	r0, [pc, #356]	@ (8011c64 <_printf_i+0x238>)
 8011afe:	230a      	movs	r3, #10
 8011b00:	e011      	b.n	8011b26 <_printf_i+0xfa>
 8011b02:	6821      	ldr	r1, [r4, #0]
 8011b04:	6833      	ldr	r3, [r6, #0]
 8011b06:	0608      	lsls	r0, r1, #24
 8011b08:	f853 5b04 	ldr.w	r5, [r3], #4
 8011b0c:	d402      	bmi.n	8011b14 <_printf_i+0xe8>
 8011b0e:	0649      	lsls	r1, r1, #25
 8011b10:	bf48      	it	mi
 8011b12:	b2ad      	uxthmi	r5, r5
 8011b14:	2f6f      	cmp	r7, #111	@ 0x6f
 8011b16:	4853      	ldr	r0, [pc, #332]	@ (8011c64 <_printf_i+0x238>)
 8011b18:	6033      	str	r3, [r6, #0]
 8011b1a:	bf14      	ite	ne
 8011b1c:	230a      	movne	r3, #10
 8011b1e:	2308      	moveq	r3, #8
 8011b20:	2100      	movs	r1, #0
 8011b22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011b26:	6866      	ldr	r6, [r4, #4]
 8011b28:	60a6      	str	r6, [r4, #8]
 8011b2a:	2e00      	cmp	r6, #0
 8011b2c:	bfa2      	ittt	ge
 8011b2e:	6821      	ldrge	r1, [r4, #0]
 8011b30:	f021 0104 	bicge.w	r1, r1, #4
 8011b34:	6021      	strge	r1, [r4, #0]
 8011b36:	b90d      	cbnz	r5, 8011b3c <_printf_i+0x110>
 8011b38:	2e00      	cmp	r6, #0
 8011b3a:	d04b      	beq.n	8011bd4 <_printf_i+0x1a8>
 8011b3c:	4616      	mov	r6, r2
 8011b3e:	fbb5 f1f3 	udiv	r1, r5, r3
 8011b42:	fb03 5711 	mls	r7, r3, r1, r5
 8011b46:	5dc7      	ldrb	r7, [r0, r7]
 8011b48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011b4c:	462f      	mov	r7, r5
 8011b4e:	42bb      	cmp	r3, r7
 8011b50:	460d      	mov	r5, r1
 8011b52:	d9f4      	bls.n	8011b3e <_printf_i+0x112>
 8011b54:	2b08      	cmp	r3, #8
 8011b56:	d10b      	bne.n	8011b70 <_printf_i+0x144>
 8011b58:	6823      	ldr	r3, [r4, #0]
 8011b5a:	07df      	lsls	r7, r3, #31
 8011b5c:	d508      	bpl.n	8011b70 <_printf_i+0x144>
 8011b5e:	6923      	ldr	r3, [r4, #16]
 8011b60:	6861      	ldr	r1, [r4, #4]
 8011b62:	4299      	cmp	r1, r3
 8011b64:	bfde      	ittt	le
 8011b66:	2330      	movle	r3, #48	@ 0x30
 8011b68:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011b6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011b70:	1b92      	subs	r2, r2, r6
 8011b72:	6122      	str	r2, [r4, #16]
 8011b74:	f8cd a000 	str.w	sl, [sp]
 8011b78:	464b      	mov	r3, r9
 8011b7a:	aa03      	add	r2, sp, #12
 8011b7c:	4621      	mov	r1, r4
 8011b7e:	4640      	mov	r0, r8
 8011b80:	f7ff fee6 	bl	8011950 <_printf_common>
 8011b84:	3001      	adds	r0, #1
 8011b86:	d14a      	bne.n	8011c1e <_printf_i+0x1f2>
 8011b88:	f04f 30ff 	mov.w	r0, #4294967295
 8011b8c:	b004      	add	sp, #16
 8011b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b92:	6823      	ldr	r3, [r4, #0]
 8011b94:	f043 0320 	orr.w	r3, r3, #32
 8011b98:	6023      	str	r3, [r4, #0]
 8011b9a:	4833      	ldr	r0, [pc, #204]	@ (8011c68 <_printf_i+0x23c>)
 8011b9c:	2778      	movs	r7, #120	@ 0x78
 8011b9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011ba2:	6823      	ldr	r3, [r4, #0]
 8011ba4:	6831      	ldr	r1, [r6, #0]
 8011ba6:	061f      	lsls	r7, r3, #24
 8011ba8:	f851 5b04 	ldr.w	r5, [r1], #4
 8011bac:	d402      	bmi.n	8011bb4 <_printf_i+0x188>
 8011bae:	065f      	lsls	r7, r3, #25
 8011bb0:	bf48      	it	mi
 8011bb2:	b2ad      	uxthmi	r5, r5
 8011bb4:	6031      	str	r1, [r6, #0]
 8011bb6:	07d9      	lsls	r1, r3, #31
 8011bb8:	bf44      	itt	mi
 8011bba:	f043 0320 	orrmi.w	r3, r3, #32
 8011bbe:	6023      	strmi	r3, [r4, #0]
 8011bc0:	b11d      	cbz	r5, 8011bca <_printf_i+0x19e>
 8011bc2:	2310      	movs	r3, #16
 8011bc4:	e7ac      	b.n	8011b20 <_printf_i+0xf4>
 8011bc6:	4827      	ldr	r0, [pc, #156]	@ (8011c64 <_printf_i+0x238>)
 8011bc8:	e7e9      	b.n	8011b9e <_printf_i+0x172>
 8011bca:	6823      	ldr	r3, [r4, #0]
 8011bcc:	f023 0320 	bic.w	r3, r3, #32
 8011bd0:	6023      	str	r3, [r4, #0]
 8011bd2:	e7f6      	b.n	8011bc2 <_printf_i+0x196>
 8011bd4:	4616      	mov	r6, r2
 8011bd6:	e7bd      	b.n	8011b54 <_printf_i+0x128>
 8011bd8:	6833      	ldr	r3, [r6, #0]
 8011bda:	6825      	ldr	r5, [r4, #0]
 8011bdc:	6961      	ldr	r1, [r4, #20]
 8011bde:	1d18      	adds	r0, r3, #4
 8011be0:	6030      	str	r0, [r6, #0]
 8011be2:	062e      	lsls	r6, r5, #24
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	d501      	bpl.n	8011bec <_printf_i+0x1c0>
 8011be8:	6019      	str	r1, [r3, #0]
 8011bea:	e002      	b.n	8011bf2 <_printf_i+0x1c6>
 8011bec:	0668      	lsls	r0, r5, #25
 8011bee:	d5fb      	bpl.n	8011be8 <_printf_i+0x1bc>
 8011bf0:	8019      	strh	r1, [r3, #0]
 8011bf2:	2300      	movs	r3, #0
 8011bf4:	6123      	str	r3, [r4, #16]
 8011bf6:	4616      	mov	r6, r2
 8011bf8:	e7bc      	b.n	8011b74 <_printf_i+0x148>
 8011bfa:	6833      	ldr	r3, [r6, #0]
 8011bfc:	1d1a      	adds	r2, r3, #4
 8011bfe:	6032      	str	r2, [r6, #0]
 8011c00:	681e      	ldr	r6, [r3, #0]
 8011c02:	6862      	ldr	r2, [r4, #4]
 8011c04:	2100      	movs	r1, #0
 8011c06:	4630      	mov	r0, r6
 8011c08:	f7ee faea 	bl	80001e0 <memchr>
 8011c0c:	b108      	cbz	r0, 8011c12 <_printf_i+0x1e6>
 8011c0e:	1b80      	subs	r0, r0, r6
 8011c10:	6060      	str	r0, [r4, #4]
 8011c12:	6863      	ldr	r3, [r4, #4]
 8011c14:	6123      	str	r3, [r4, #16]
 8011c16:	2300      	movs	r3, #0
 8011c18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011c1c:	e7aa      	b.n	8011b74 <_printf_i+0x148>
 8011c1e:	6923      	ldr	r3, [r4, #16]
 8011c20:	4632      	mov	r2, r6
 8011c22:	4649      	mov	r1, r9
 8011c24:	4640      	mov	r0, r8
 8011c26:	47d0      	blx	sl
 8011c28:	3001      	adds	r0, #1
 8011c2a:	d0ad      	beq.n	8011b88 <_printf_i+0x15c>
 8011c2c:	6823      	ldr	r3, [r4, #0]
 8011c2e:	079b      	lsls	r3, r3, #30
 8011c30:	d413      	bmi.n	8011c5a <_printf_i+0x22e>
 8011c32:	68e0      	ldr	r0, [r4, #12]
 8011c34:	9b03      	ldr	r3, [sp, #12]
 8011c36:	4298      	cmp	r0, r3
 8011c38:	bfb8      	it	lt
 8011c3a:	4618      	movlt	r0, r3
 8011c3c:	e7a6      	b.n	8011b8c <_printf_i+0x160>
 8011c3e:	2301      	movs	r3, #1
 8011c40:	4632      	mov	r2, r6
 8011c42:	4649      	mov	r1, r9
 8011c44:	4640      	mov	r0, r8
 8011c46:	47d0      	blx	sl
 8011c48:	3001      	adds	r0, #1
 8011c4a:	d09d      	beq.n	8011b88 <_printf_i+0x15c>
 8011c4c:	3501      	adds	r5, #1
 8011c4e:	68e3      	ldr	r3, [r4, #12]
 8011c50:	9903      	ldr	r1, [sp, #12]
 8011c52:	1a5b      	subs	r3, r3, r1
 8011c54:	42ab      	cmp	r3, r5
 8011c56:	dcf2      	bgt.n	8011c3e <_printf_i+0x212>
 8011c58:	e7eb      	b.n	8011c32 <_printf_i+0x206>
 8011c5a:	2500      	movs	r5, #0
 8011c5c:	f104 0619 	add.w	r6, r4, #25
 8011c60:	e7f5      	b.n	8011c4e <_printf_i+0x222>
 8011c62:	bf00      	nop
 8011c64:	080123f8 	.word	0x080123f8
 8011c68:	08012409 	.word	0x08012409

08011c6c <_realloc_r>:
 8011c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c70:	4680      	mov	r8, r0
 8011c72:	4615      	mov	r5, r2
 8011c74:	460c      	mov	r4, r1
 8011c76:	b921      	cbnz	r1, 8011c82 <_realloc_r+0x16>
 8011c78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c7c:	4611      	mov	r1, r2
 8011c7e:	f7ff bb83 	b.w	8011388 <_malloc_r>
 8011c82:	b92a      	cbnz	r2, 8011c90 <_realloc_r+0x24>
 8011c84:	f7ff fcc2 	bl	801160c <_free_r>
 8011c88:	2400      	movs	r4, #0
 8011c8a:	4620      	mov	r0, r4
 8011c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c90:	f000 f81a 	bl	8011cc8 <_malloc_usable_size_r>
 8011c94:	4285      	cmp	r5, r0
 8011c96:	4606      	mov	r6, r0
 8011c98:	d802      	bhi.n	8011ca0 <_realloc_r+0x34>
 8011c9a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011c9e:	d8f4      	bhi.n	8011c8a <_realloc_r+0x1e>
 8011ca0:	4629      	mov	r1, r5
 8011ca2:	4640      	mov	r0, r8
 8011ca4:	f7ff fb70 	bl	8011388 <_malloc_r>
 8011ca8:	4607      	mov	r7, r0
 8011caa:	2800      	cmp	r0, #0
 8011cac:	d0ec      	beq.n	8011c88 <_realloc_r+0x1c>
 8011cae:	42b5      	cmp	r5, r6
 8011cb0:	462a      	mov	r2, r5
 8011cb2:	4621      	mov	r1, r4
 8011cb4:	bf28      	it	cs
 8011cb6:	4632      	movcs	r2, r6
 8011cb8:	f7ff fc9a 	bl	80115f0 <memcpy>
 8011cbc:	4621      	mov	r1, r4
 8011cbe:	4640      	mov	r0, r8
 8011cc0:	f7ff fca4 	bl	801160c <_free_r>
 8011cc4:	463c      	mov	r4, r7
 8011cc6:	e7e0      	b.n	8011c8a <_realloc_r+0x1e>

08011cc8 <_malloc_usable_size_r>:
 8011cc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ccc:	1f18      	subs	r0, r3, #4
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	bfbc      	itt	lt
 8011cd2:	580b      	ldrlt	r3, [r1, r0]
 8011cd4:	18c0      	addlt	r0, r0, r3
 8011cd6:	4770      	bx	lr

08011cd8 <_init>:
 8011cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cda:	bf00      	nop
 8011cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cde:	bc08      	pop	{r3}
 8011ce0:	469e      	mov	lr, r3
 8011ce2:	4770      	bx	lr

08011ce4 <_fini>:
 8011ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ce6:	bf00      	nop
 8011ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011cea:	bc08      	pop	{r3}
 8011cec:	469e      	mov	lr, r3
 8011cee:	4770      	bx	lr
