---
layout: post
title: "基于FPGA的通信系统(3)-接收机"
date: 2019-07-04
description: "通信系统，FPGA"
tag: FPGA
---

## 接收机模块

```FPGA
module receive(CLK_8UART,RXD,RXD_ENA,RXD_DATA);
input CLK_8UART;
input RXD;
output RXD_ENA;
output [7:0] RXD_DATA;

reg [7:0] RXD_DATA=7'b11111111;

reg rcv_start=0;
reg [2:0] cnt_start=3'd0;
reg [2:0] cnt_start_sum=3'd0;
reg [6:0] cnt_msg=7'd0;

always @(posedge CLK_8UART)
begin
	cnt_start_sum<=cnt_start_sum+1;
	if(RXD==0)
		cnt_start<=cnt_start+1;
	if(cnt_start>=3'd3&&cnt_start_sum==3'd7)
		rcv_start<=1;
end

always @(posedge CLK_8UART && rcv_start==1)
begin
		cnt_msg<=cnt_msg+1;
		case(cnt_msg)
			7'd4:RXD_DATA[0]<=RXD;
			7'd12:RXD_DATA[1]<=RXD;
			7'd20:RXD_DATA[2]<=RXD;
			7'd28:RXD_DATA[3]<=RXD;
			7'd36:RXD_DATA[4]<=RXD;
			7'd44:RXD_DATA[5]<=RXD;
			7'd52:RXD_DATA[6]<=RXD;
			7'd60:RXD_DATA[7]<=RXD;
			7'd64:cnt_msg<=7'd0;
		endcase	
end
endmodule
```

## 仿真结果图
![接收机仿真结果](https://miao.su/images/2019/07/04/FPGA-rcv196a9.jpg)

---

转载请注明：[小志博客](http://xiaozhi-chen.github.io) » [点击阅读原文](https://xiaozhi-chen.github.io/2019/07/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1%E6%94%B6%E5%8F%91%E4%BF%A1%E6%9C%BA%E7%9A%84%E6%80%BB%E4%BD%93%E8%AE%BE%E8%AE%A1(%E5%8F%91%E5%B0%84%E6%9C%BA)/)  
<br>
<font face="黑体" color="red">**欢迎留言**</font>