Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat Jan 25 02:02:44 2025
| Host         : pwr_asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file audio_pipeline_top_timing_summary_routed.rpt -pb audio_pipeline_top_timing_summary_routed.pb -rpx audio_pipeline_top_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_pipeline_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  285         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (285)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (570)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (285)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 265 register/latch pins with no clock driven by root clock pin: clock_div_inst/clk_4mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (570)
--------------------------------------------------
 There are 570 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  573          inf        0.000                      0                  573           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           573 Endpoints
Min Delay           573 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.342ns  (logic 5.909ns (29.048%)  route 14.433ns (70.952%))
  Logic Levels:           24  (CARRY4=5 FDCE=1 LUT3=2 LUT4=4 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 f  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.938    13.231    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.355 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_2/O
                         net (fo=2, routed)           0.658    14.013    pdm_to_pcm_inst/pcm_out0__21_carry_i_2_n_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124    14.137 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_5/O
                         net (fo=1, routed)           0.000    14.137    pdm_to_pcm_inst/pcm_out0__21_carry_i_5_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.387 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[2]
                         net (fo=2, routed)           0.826    15.213    pdm_to_pcm_inst/pcm_out0__21_carry_n_5
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.301    15.514 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_1/O
                         net (fo=2, routed)           0.726    16.240    pdm_to_pcm_inst/pcm_out0__41_carry_i_1_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124    16.364 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_4/O
                         net (fo=1, routed)           0.000    16.364    pdm_to_pcm_inst/pcm_out0__41_carry_i_4_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.612 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[3]
                         net (fo=3, routed)           0.827    17.439    pdm_to_pcm_inst/pcm_out0__41_carry_n_4
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.306    17.745 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_4/O
                         net (fo=1, routed)           0.000    17.745    pdm_to_pcm_inst/pcm_out0__62_carry_i_4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.146 r  pdm_to_pcm_inst/pcm_out0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    18.146    pdm_to_pcm_inst/pcm_out0__62_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.368 r  pdm_to_pcm_inst/pcm_out0__62_carry__0/O[0]
                         net (fo=2, routed)           0.845    19.214    pdm_to_pcm_inst/pcm_out0__62_carry__0_n_7
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.299    19.513 r  pdm_to_pcm_inst/pcm_out[23]_i_2/O
                         net (fo=4, routed)           0.678    20.190    pdm_to_pcm_inst/pcm_out[23]_i_2_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.152    20.342 r  pdm_to_pcm_inst/pcm_out[7]_i_1/O
                         net (fo=1, routed)           0.000    20.342    pdm_to_pcm_inst/pcm_out[7]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.314ns  (logic 5.881ns (28.950%)  route 14.433ns (71.050%))
  Logic Levels:           24  (CARRY4=5 FDCE=1 LUT3=2 LUT4=4 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 f  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.938    13.231    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.355 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_2/O
                         net (fo=2, routed)           0.658    14.013    pdm_to_pcm_inst/pcm_out0__21_carry_i_2_n_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124    14.137 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_5/O
                         net (fo=1, routed)           0.000    14.137    pdm_to_pcm_inst/pcm_out0__21_carry_i_5_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.387 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[2]
                         net (fo=2, routed)           0.826    15.213    pdm_to_pcm_inst/pcm_out0__21_carry_n_5
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.301    15.514 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_1/O
                         net (fo=2, routed)           0.726    16.240    pdm_to_pcm_inst/pcm_out0__41_carry_i_1_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124    16.364 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_4/O
                         net (fo=1, routed)           0.000    16.364    pdm_to_pcm_inst/pcm_out0__41_carry_i_4_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.612 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[3]
                         net (fo=3, routed)           0.827    17.439    pdm_to_pcm_inst/pcm_out0__41_carry_n_4
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.306    17.745 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_4/O
                         net (fo=1, routed)           0.000    17.745    pdm_to_pcm_inst/pcm_out0__62_carry_i_4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.146 r  pdm_to_pcm_inst/pcm_out0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    18.146    pdm_to_pcm_inst/pcm_out0__62_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.368 f  pdm_to_pcm_inst/pcm_out0__62_carry__0/O[0]
                         net (fo=2, routed)           0.845    19.214    pdm_to_pcm_inst/pcm_out0__62_carry__0_n_7
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.299    19.513 f  pdm_to_pcm_inst/pcm_out[23]_i_2/O
                         net (fo=4, routed)           0.678    20.190    pdm_to_pcm_inst/pcm_out[23]_i_2_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.124    20.314 r  pdm_to_pcm_inst/pcm_out[23]_i_1/O
                         net (fo=1, routed)           0.000    20.314    pdm_to_pcm_inst/pcm_out[23]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.160ns  (logic 6.231ns (30.907%)  route 13.929ns (69.093%))
  Logic Levels:           23  (CARRY4=5 FDCE=1 LUT3=3 LUT4=3 LUT5=6 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 f  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.938    13.231    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.355 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_2/O
                         net (fo=2, routed)           0.658    14.013    pdm_to_pcm_inst/pcm_out0__21_carry_i_2_n_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124    14.137 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_5/O
                         net (fo=1, routed)           0.000    14.137    pdm_to_pcm_inst/pcm_out0__21_carry_i_5_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.387 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[2]
                         net (fo=2, routed)           0.826    15.213    pdm_to_pcm_inst/pcm_out0__21_carry_n_5
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.301    15.514 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_1/O
                         net (fo=2, routed)           0.726    16.240    pdm_to_pcm_inst/pcm_out0__41_carry_i_1_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124    16.364 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_4/O
                         net (fo=1, routed)           0.000    16.364    pdm_to_pcm_inst/pcm_out0__41_carry_i_4_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.765 r  pdm_to_pcm_inst/pcm_out0__41_carry/CO[3]
                         net (fo=1, routed)           0.000    16.765    pdm_to_pcm_inst/pcm_out0__41_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.099 r  pdm_to_pcm_inst/pcm_out0__41_carry__0/O[1]
                         net (fo=2, routed)           0.823    17.922    pdm_to_pcm_inst/pcm_out0__41_carry__0_n_6
    SLICE_X3Y85          LUT4 (Prop_lut4_I3_O)        0.303    18.225 r  pdm_to_pcm_inst/pcm_out0__62_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.225    pdm_to_pcm_inst/pcm_out0__62_carry__0_i_2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.805 r  pdm_to_pcm_inst/pcm_out0__62_carry__0/O[2]
                         net (fo=3, routed)           1.023    19.828    pdm_to_pcm_inst/pcm_out0__62_carry__0_n_5
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.332    20.160 r  pdm_to_pcm_inst/pcm_out[6]_i_1/O
                         net (fo=1, routed)           0.000    20.160    pdm_to_pcm_inst/pcm_out0[6]
    SLICE_X4Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.927ns  (logic 5.881ns (29.513%)  route 14.046ns (70.487%))
  Logic Levels:           24  (CARRY4=5 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 f  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.938    13.231    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.355 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_2/O
                         net (fo=2, routed)           0.658    14.013    pdm_to_pcm_inst/pcm_out0__21_carry_i_2_n_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124    14.137 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_5/O
                         net (fo=1, routed)           0.000    14.137    pdm_to_pcm_inst/pcm_out0__21_carry_i_5_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.387 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[2]
                         net (fo=2, routed)           0.826    15.213    pdm_to_pcm_inst/pcm_out0__21_carry_n_5
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.301    15.514 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_1/O
                         net (fo=2, routed)           0.726    16.240    pdm_to_pcm_inst/pcm_out0__41_carry_i_1_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124    16.364 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_4/O
                         net (fo=1, routed)           0.000    16.364    pdm_to_pcm_inst/pcm_out0__41_carry_i_4_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.612 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[3]
                         net (fo=3, routed)           0.827    17.439    pdm_to_pcm_inst/pcm_out0__41_carry_n_4
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.306    17.745 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_4/O
                         net (fo=1, routed)           0.000    17.745    pdm_to_pcm_inst/pcm_out0__62_carry_i_4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.146 r  pdm_to_pcm_inst/pcm_out0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    18.146    pdm_to_pcm_inst/pcm_out0__62_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.368 r  pdm_to_pcm_inst/pcm_out0__62_carry__0/O[0]
                         net (fo=2, routed)           0.845    19.214    pdm_to_pcm_inst/pcm_out0__62_carry__0_n_7
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.299    19.513 r  pdm_to_pcm_inst/pcm_out[23]_i_2/O
                         net (fo=4, routed)           0.291    19.803    pdm_to_pcm_inst/pcm_out[23]_i_2_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124    19.927 r  pdm_to_pcm_inst/pcm_out[5]_i_1/O
                         net (fo=1, routed)           0.000    19.927    pdm_to_pcm_inst/pcm_out0[5]
    SLICE_X4Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.685ns  (logic 5.757ns (29.246%)  route 13.928ns (70.754%))
  Logic Levels:           23  (CARRY4=5 FDCE=1 LUT3=2 LUT4=3 LUT5=6 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 f  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.938    13.231    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.355 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_2/O
                         net (fo=2, routed)           0.658    14.013    pdm_to_pcm_inst/pcm_out0__21_carry_i_2_n_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124    14.137 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_5/O
                         net (fo=1, routed)           0.000    14.137    pdm_to_pcm_inst/pcm_out0__21_carry_i_5_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.387 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[2]
                         net (fo=2, routed)           0.826    15.213    pdm_to_pcm_inst/pcm_out0__21_carry_n_5
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.301    15.514 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_1/O
                         net (fo=2, routed)           0.726    16.240    pdm_to_pcm_inst/pcm_out0__41_carry_i_1_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124    16.364 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_4/O
                         net (fo=1, routed)           0.000    16.364    pdm_to_pcm_inst/pcm_out0__41_carry_i_4_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.612 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[3]
                         net (fo=3, routed)           0.827    17.439    pdm_to_pcm_inst/pcm_out0__41_carry_n_4
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.306    17.745 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_4/O
                         net (fo=1, routed)           0.000    17.745    pdm_to_pcm_inst/pcm_out0__62_carry_i_4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.146 r  pdm_to_pcm_inst/pcm_out0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    18.146    pdm_to_pcm_inst/pcm_out0__62_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.368 r  pdm_to_pcm_inst/pcm_out0__62_carry__0/O[0]
                         net (fo=2, routed)           1.017    19.386    pdm_to_pcm_inst/pcm_out0__62_carry__0_n_7
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.299    19.685 r  pdm_to_pcm_inst/pcm_out[4]_i_1/O
                         net (fo=1, routed)           0.000    19.685    pdm_to_pcm_inst/pcm_out0[4]
    SLICE_X5Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.166ns  (logic 5.417ns (28.263%)  route 13.749ns (71.737%))
  Logic Levels:           22  (CARRY4=4 FDCE=1 LUT3=2 LUT4=3 LUT5=7 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 f  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.938    13.231    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.124    13.355 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_2/O
                         net (fo=2, routed)           0.658    14.013    pdm_to_pcm_inst/pcm_out0__21_carry_i_2_n_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124    14.137 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_5/O
                         net (fo=1, routed)           0.000    14.137    pdm_to_pcm_inst/pcm_out0__21_carry_i_5_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.387 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[2]
                         net (fo=2, routed)           0.826    15.213    pdm_to_pcm_inst/pcm_out0__21_carry_n_5
    SLICE_X2Y82          LUT5 (Prop_lut5_I3_O)        0.301    15.514 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_1/O
                         net (fo=2, routed)           0.726    16.240    pdm_to_pcm_inst/pcm_out0__41_carry_i_1_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124    16.364 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_4/O
                         net (fo=1, routed)           0.000    16.364    pdm_to_pcm_inst/pcm_out0__41_carry_i_4_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.612 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[3]
                         net (fo=3, routed)           0.827    17.439    pdm_to_pcm_inst/pcm_out0__41_carry_n_4
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.306    17.745 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_4/O
                         net (fo=1, routed)           0.000    17.745    pdm_to_pcm_inst/pcm_out0__62_carry_i_4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.993 r  pdm_to_pcm_inst/pcm_out0__62_carry/O[3]
                         net (fo=3, routed)           0.839    18.832    pdm_to_pcm_inst/pcm_out0__62_carry_n_4
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.334    19.166 r  pdm_to_pcm_inst/pcm_out[3]_i_1/O
                         net (fo=1, routed)           0.000    19.166    pdm_to_pcm_inst/pcm_out0[3]
    SLICE_X5Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.136ns  (logic 5.242ns (28.904%)  route 12.894ns (71.096%))
  Logic Levels:           21  (CARRY4=4 FDCE=1 LUT3=1 LUT4=3 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.790    13.083    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.207 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_6/O
                         net (fo=1, routed)           0.000    13.207    pdm_to_pcm_inst/pcm_out0__21_carry_i_6_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.437 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[1]
                         net (fo=2, routed)           0.965    14.402    pdm_to_pcm_inst/pcm_out0__21_carry_n_6
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.306    14.708 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_2/O
                         net (fo=2, routed)           0.640    15.348    pdm_to_pcm_inst/pcm_out0__41_carry_i_2_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.124    15.472 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_5/O
                         net (fo=1, routed)           0.000    15.472    pdm_to_pcm_inst/pcm_out0__41_carry_i_5_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.720 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[2]
                         net (fo=2, routed)           1.129    16.849    pdm_to_pcm_inst/pcm_out0__41_carry_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.302    17.151 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_5/O
                         net (fo=1, routed)           0.000    17.151    pdm_to_pcm_inst/pcm_out0__62_carry_i_5_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.399 r  pdm_to_pcm_inst/pcm_out0__62_carry/O[2]
                         net (fo=4, routed)           0.435    17.834    pdm_to_pcm_inst/pcm_out0__62_carry_n_5
    SLICE_X5Y85          LUT4 (Prop_lut4_I0_O)        0.302    18.136 r  pdm_to_pcm_inst/pcm_out[2]_i_1/O
                         net (fo=1, routed)           0.000    18.136    pdm_to_pcm_inst/pcm_out0[2]
    SLICE_X5Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.339ns  (logic 5.104ns (29.437%)  route 12.235ns (70.563%))
  Logic Levels:           20  (CARRY4=4 FDCE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.854     5.764    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.354     6.118 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_34/O
                         net (fo=4, routed)           0.703     6.821    pdm_to_pcm_inst/pcm_out0__0_carry_i_34_n_0
    SLICE_X10Y86         LUT5 (Prop_lut5_I3_O)        0.326     7.147 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_28/O
                         net (fo=3, routed)           0.971     8.118    pdm_to_pcm_inst/pcm_out0__0_carry_i_28_n_0
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124     8.242 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_16/O
                         net (fo=2, routed)           0.659     8.901    pdm_to_pcm_inst/pcm_out0__0_carry_i_16_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.025 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.025    pdm_to_pcm_inst/pcm_out0__0_carry_i_6_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.252 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[1]
                         net (fo=5, routed)           1.062    10.313    pdm_to_pcm_inst/pcm_out0__0_carry_n_6
    SLICE_X7Y84          LUT4 (Prop_lut4_I0_O)        0.331    10.644 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_30/O
                         net (fo=1, routed)           0.663    11.307    pdm_to_pcm_inst/pcm_out0__21_carry_i_30_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.352    11.659 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_29/O
                         net (fo=1, routed)           0.286    11.945    pdm_to_pcm_inst/pcm_out0__21_carry_i_29_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.348    12.293 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_11/O
                         net (fo=2, routed)           0.790    13.083    pdm_to_pcm_inst/pcm_out0__21_carry_i_11_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.207 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_6/O
                         net (fo=1, routed)           0.000    13.207    pdm_to_pcm_inst/pcm_out0__21_carry_i_6_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.437 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[1]
                         net (fo=2, routed)           0.984    14.421    pdm_to_pcm_inst/pcm_out0__21_carry_n_6
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.306    14.727 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_6/O
                         net (fo=1, routed)           0.000    14.727    pdm_to_pcm_inst/pcm_out0__41_carry_i_6_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.954 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[1]
                         net (fo=2, routed)           0.831    15.785    pdm_to_pcm_inst/pcm_out0__41_carry_n_6
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.303    16.088 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_6/O
                         net (fo=1, routed)           0.000    16.088    pdm_to_pcm_inst/pcm_out0__62_carry_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.315 r  pdm_to_pcm_inst/pcm_out0__62_carry/O[1]
                         net (fo=5, routed)           0.694    17.010    pdm_to_pcm_inst/pcm_out0__62_carry_n_6
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.329    17.339 r  pdm_to_pcm_inst/pcm_out[1]_i_1/O
                         net (fo=1, routed)           0.000    17.339    pdm_to_pcm_inst/pcm_out0[1]
    SLICE_X4Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/pcm_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.850ns  (logic 4.417ns (29.745%)  route 10.433ns (70.255%))
  Logic Levels:           18  (CARRY4=4 FDCE=1 LUT2=1 LUT3=2 LUT5=7 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[9]/C
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdm_to_pcm_inst/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.694     1.150    pdm_to_pcm_inst/shift_reg_reg_n_0_[9]
    SLICE_X5Y88          LUT3 (Prop_lut3_I1_O)        0.150     1.300 r  pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78/O
                         net (fo=3, routed)           1.128     2.428    pdm_to_pcm_inst/pcm_out0__0_carry__0_i_78_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.326     2.754 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_132/O
                         net (fo=5, routed)           1.126     3.880    pdm_to_pcm_inst/pcm_out0__0_carry_i_132_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.004 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_116/O
                         net (fo=3, routed)           0.791     4.794    pdm_to_pcm_inst/pcm_out0__0_carry_i_116_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.116     4.910 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_73/O
                         net (fo=5, routed)           0.602     5.512    pdm_to_pcm_inst/pcm_out0__0_carry_i_73_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.328     5.840 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_50/O
                         net (fo=2, routed)           0.949     6.790    pdm_to_pcm_inst/pcm_out0__0_carry_i_50_n_0
    SLICE_X11Y83         LUT5 (Prop_lut5_I3_O)        0.152     6.942 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_22/O
                         net (fo=2, routed)           0.738     7.680    pdm_to_pcm_inst/pcm_out0__0_carry_i_22_n_0
    SLICE_X9Y83          LUT5 (Prop_lut5_I4_O)        0.332     8.012 r  pdm_to_pcm_inst/pcm_out0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     8.012    pdm_to_pcm_inst/pcm_out0__0_carry_i_7_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.259 r  pdm_to_pcm_inst/pcm_out0__0_carry/O[0]
                         net (fo=5, routed)           1.201     9.460    pdm_to_pcm_inst/pcm_out0__0_carry_n_7
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.299     9.759 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_28/O
                         net (fo=3, routed)           0.520    10.279    pdm_to_pcm_inst/pcm_out0__21_carry_i_28_n_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.124    10.403 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_12/O
                         net (fo=2, routed)           0.744    11.147    pdm_to_pcm_inst/pcm_out0__21_carry_i_12_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.124    11.271 r  pdm_to_pcm_inst/pcm_out0__21_carry_i_7/O
                         net (fo=1, routed)           0.000    11.271    pdm_to_pcm_inst/pcm_out0__21_carry_i_7_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.523 r  pdm_to_pcm_inst/pcm_out0__21_carry/O[0]
                         net (fo=2, routed)           0.460    11.983    pdm_to_pcm_inst/pcm_out0__21_carry_n_7
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.295    12.278 r  pdm_to_pcm_inst/pcm_out0__41_carry_i_7/O
                         net (fo=1, routed)           0.000    12.278    pdm_to_pcm_inst/pcm_out0__41_carry_i_7_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.525 r  pdm_to_pcm_inst/pcm_out0__41_carry/O[0]
                         net (fo=2, routed)           0.718    13.243    pdm_to_pcm_inst/pcm_out0__41_carry_n_7
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.299    13.542 r  pdm_to_pcm_inst/pcm_out0__62_carry_i_7/O
                         net (fo=1, routed)           0.000    13.542    pdm_to_pcm_inst/pcm_out0__62_carry_i_7_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.789 r  pdm_to_pcm_inst/pcm_out0__62_carry/O[0]
                         net (fo=6, routed)           0.762    14.551    pdm_to_pcm_inst/pcm_out0__62_carry_n_7
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299    14.850 r  pdm_to_pcm_inst/pcm_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.850    pdm_to_pcm_inst/pcm_out0[0]
    SLICE_X4Y85          FDCE                                         r  pdm_to_pcm_inst/pcm_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[202]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 1.325ns (17.373%)  route 6.303ns (82.627%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 f  reset_IBUF_inst/O
                         net (fo=285, routed)         6.303     7.629    pdm_to_pcm_inst/AR[0]
    SLICE_X2Y79          FDCE                                         f  pdm_to_pcm_inst/shift_reg_reg[202]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[135]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[136]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.128ns (61.834%)  route 0.079ns (38.166%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[135]/C
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pdm_to_pcm_inst/shift_reg_reg[135]/Q
                         net (fo=3, routed)           0.079     0.207    pdm_to_pcm_inst/shift_reg_reg_n_0_[135]
    SLICE_X4Y86          FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[136]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[215]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[216]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[215]/C
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdm_to_pcm_inst/shift_reg_reg[215]/Q
                         net (fo=3, routed)           0.068     0.209    pdm_to_pcm_inst/shift_reg_reg_n_0_[215]
    SLICE_X5Y76          FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[216]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[19]/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pdm_to_pcm_inst/shift_reg_reg[19]/Q
                         net (fo=4, routed)           0.079     0.243    pdm_to_pcm_inst/shift_reg_reg_n_0_[19]
    SLICE_X6Y91          FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/pcm_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcm_to_pwm_left/duty_cycle_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/pcm_out_reg[3]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pdm_to_pcm_inst/pcm_out_reg[3]/Q
                         net (fo=1, routed)           0.120     0.248    pcm_to_pwm_left/Q[3]
    SLICE_X5Y87          FDCE                                         r  pcm_to_pwm_left/duty_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[169]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[170]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.073%)  route 0.110ns (43.927%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[169]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdm_to_pcm_inst/shift_reg_reg[169]/Q
                         net (fo=3, routed)           0.110     0.251    pdm_to_pcm_inst/shift_reg_reg_n_0_[169]
    SLICE_X1Y84          FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[170]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[144]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[145]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.078%)  route 0.128ns (49.922%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[144]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pdm_to_pcm_inst/shift_reg_reg[144]/Q
                         net (fo=3, routed)           0.128     0.256    pdm_to_pcm_inst/shift_reg_reg_n_0_[144]
    SLICE_X3Y86          FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[145]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/pcm_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcm_to_pwm_left/duty_cycle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/pcm_out_reg[2]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdm_to_pcm_inst/pcm_out_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    pcm_to_pwm_left/Q[2]
    SLICE_X5Y87          FDCE                                         r  pcm_to_pwm_left/duty_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[7]/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdm_to_pcm_inst/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.119     0.260    pdm_to_pcm_inst/shift_reg_reg_n_0_[7]
    SLICE_X5Y88          FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[102]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[103]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[102]/C
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdm_to_pcm_inst/shift_reg_reg[102]/Q
                         net (fo=3, routed)           0.124     0.265    pdm_to_pcm_inst/shift_reg_reg_n_0_[102]
    SLICE_X11Y79         FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[103]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_to_pcm_inst/shift_reg_reg[214]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdm_to_pcm_inst/shift_reg_reg[215]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE                         0.000     0.000 r  pdm_to_pcm_inst/shift_reg_reg[214]/C
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdm_to_pcm_inst/shift_reg_reg[214]/Q
                         net (fo=3, routed)           0.124     0.265    pdm_to_pcm_inst/shift_reg_reg_n_0_[214]
    SLICE_X5Y76          FDCE                                         r  pdm_to_pcm_inst/shift_reg_reg[215]/D
  -------------------------------------------------------------------    -------------------





