5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd define5.vcd -o define5.cdd -v define5.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" define5.v 5 25 1
2 1 11 d000d 1 1 4 0 0 c
2 2 10 60006 1 1 4 0 0 b
2 3 9 a000a 1 1 4 0 0 a
2 4 9 a0006 1 8 1044 2 3 1 34 1102
2 5 9 a000d 1 8 1044 1 4 1 34 1102
2 6 9 50005 0 1 400 0 0 d
2 7 9 5000e 1 36 6 5 6
1 a 7 30004 1 0 0 0 1 33 2
1 b 7 30007 1 0 0 0 1 33 2
1 c 7 3000a 1 0 0 0 1 33 2
1 d 9 30005 1 0 0 0 1 33 2
4 7 f 7 7
3 1 main.$u0 "main.$u0" define5.v 0 23 1
