// Seed: 801280497
module module_0 ();
  wire id_1;
  assign module_4.id_1 = 0;
  assign module_3.id_0 = 0;
endmodule
module module_1;
  wire  id_1;
  uwire id_3;
  wire  id_4;
  wire  id_5;
  assign id_4 = 1;
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri1 id_0,
    input  tri  id_1
);
  module_0 modCall_1 ();
endmodule
module module_4 (
    input supply0 id_0,
    input supply1 id_1
    , id_5,
    output wor id_2,
    input wor id_3
);
  wire id_6;
  module_0 modCall_1 ();
  assign id_5 = (1);
endmodule
