# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/btn_in.vhd" \
"../../../../src/ce_gen.vhd" \
"../../../../src/debouncer.vhd" \
"../../../../src/edge_detector.vhd" \
"../../../../src/sync_reg.vhd" \
"../../../../src/uart_tx.vhd" \
"../../../../src/uart_tx_tb.vhd" \

# Do not sort compile order
nosort
