<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course9_seg1\course9_seg1\SEG_1\impl\synthesize\rev_1\synlog\SEG_1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>div_clk|flag_derived_clock</data>
<data>100.0 MHz</data>
<data>763.4 MHz</data>
<data>17.380</data>
</row>
<row>
<data>pll|clkout_inferred_clock</data>
<data>100.0 MHz</data>
<data>118.2 MHz</data>
<data>1.537</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>866.6 MHz</data>
<data>8.846</data>
</row>
</report_table>
