# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nqueens_fpga.srcs/sources_1/new/ctrl_logic.vhd" \
"../../../../nqueens_fpga.srcs/sources_1/new/up_counter.vhd" \
"../../../../nqueens_fpga.srcs/sources_1/new/fsm.vhd" \
"../../../../nqueens_fpga.srcs/sources_1/new/top_nqueens.vhd" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axil.vhdl" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axif.vhdl" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ipshared/2cb9/hdl/tdpram.vhdl" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ipshared/2cb9/hdl/graysync.vhdl" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ipshared/2cb9/hdl/fifo.vhdl" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ip/design_1_comblock_0_0/sim/design_1_comblock_0_0.vhd" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/ip/design_1_top_nqueens_0_0/sim/design_1_top_nqueens_0_0.vhd" \
"../../../../nqueens_fpga.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../nqueens_fpga.srcs/sources_1/new/fifo.vhd" \
"../../../../nqueens_fpga.srcs/sim_1/new/fifo_tb.vhd" \
"../../../../nqueens_fpga.srcs/sim_1/new/fsm_tb.vhd" \
"../../../../nqueens_fpga.srcs/sim_1/new/top_nqueens_tb.vhd" \

# Do not sort compile order
nosort
