#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1057710 .scope module, "sync" "sync" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx_req"
    .port_info 3 /OUTPUT 1 "rx_ack"
    .port_info 4 /INPUT 24 "rx_data"
    .port_info 5 /INPUT 1 "tx_ack"
    .port_info 6 /OUTPUT 1 "tx_req"
    .port_info 7 /OUTPUT 24 "tx_data"
P_0x1057890 .param/l "END_TX" 1 2 22, C4<11>;
P_0x10578d0 .param/l "GET_RX" 1 2 26, C4<1>;
P_0x1057910 .param/l "IDLE_RX" 1 2 25, C4<0>;
P_0x1057950 .param/l "IDLE_TX" 1 2 19, C4<00>;
P_0x1057990 .param/l "SEND_TX" 1 2 20, C4<01>;
P_0x10579d0 .param/l "WAIT_ACK" 1 2 21, C4<10>;
P_0x1057a10 .param/l "bw_psum" 0 2 5, +C4<00000000000000000000000000010100>;
o0x7ff8a9000018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1049f30_0 .net "clk", 0 0, o0x7ff8a9000018;  0 drivers
v0x10726c0_0 .var "next_rx_state", 1 0;
v0x10727a0_0 .var "next_tx_state", 1 0;
v0x1072890_0 .var "rec_sum", 23 0;
o0x7ff8a90000d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1072970_0 .net "reset", 0 0, o0x7ff8a90000d8;  0 drivers
v0x1072a80_0 .var "rx_ack", 0 0;
o0x7ff8a9000138 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1072b40_0 .net "rx_data", 23 0, o0x7ff8a9000138;  0 drivers
o0x7ff8a9000168 .functor BUFZ 1, C4<z>; HiZ drive
v0x1072c20_0 .net "rx_req", 0 0, o0x7ff8a9000168;  0 drivers
v0x1072ce0_0 .var "rx_state", 1 0;
o0x7ff8a90001c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1072e50_0 .net "send_data", 0 0, o0x7ff8a90001c8;  0 drivers
o0x7ff8a90001f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1072f10_0 .net "tx_ack", 0 0, o0x7ff8a90001f8;  0 drivers
o0x7ff8a9000228 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1072fd0_0 .net "tx_data", 23 0, o0x7ff8a9000228;  0 drivers
v0x10730b0_0 .var "tx_req", 0 0;
v0x1073170_0 .var "tx_state", 1 0;
E_0x1059e30 .event posedge, v0x1049f30_0;
E_0x105a4b0 .event edge, v0x1073170_0, v0x1072e50_0, v0x1072f10_0;
E_0x1058500 .event edge, v0x1072ce0_0, v0x1072c20_0;
    .scope S_0x1057710;
T_0 ;
    %wait E_0x1058500;
    %load/vec4 v0x1072ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1072a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10726c0_0, 0;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1072a80_0, 0;
    %load/vec4 v0x1072c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x10726c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10726c0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1072a80_0, 0;
    %load/vec4 v0x1072c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x10726c0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10726c0_0, 0;
T_0.7 ;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1057710;
T_1 ;
    %wait E_0x105a4b0;
    %load/vec4 v0x1073170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10730b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10730b0_0, 0;
    %load/vec4 v0x1072e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10730b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10730b0_0, 0;
    %load/vec4 v0x1072f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10730b0_0, 0;
    %load/vec4 v0x1072f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x10727a0_0, 0;
T_1.11 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1057710;
T_2 ;
    %wait E_0x1059e30;
    %load/vec4 v0x1072970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1072ce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1073170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x10726c0_0;
    %assign/vec4 v0x1072ce0_0, 0;
    %load/vec4 v0x10727a0_0;
    %assign/vec4 v0x1073170_0, 0;
    %load/vec4 v0x1072a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1072b40_0;
    %assign/vec4 v0x1072890_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog/sync.v";
