{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 18:34:28 2014 " "Info: Processing started: Thu Apr 24 18:34:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|leyendo\|combout " "Warning (335094): Node \"inst2\|leyendo\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 37 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[15\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[15\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[14\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[14\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[13\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[13\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[12\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[12\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[11\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[11\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[10\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[10\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[9\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[9\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[8\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[8\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[7\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[7\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[6\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[6\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[5\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[5\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[4\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[4\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[3\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[3\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[2\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[2\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[1\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[1\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[0\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[0\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hnj1 " "Info (332165): Entity dcfifo_hnj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* clock or keeper or register or port or pin or cell or partition " "Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info (332050): read_sdc" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* clock or keeper or register or port or pin or cell or partition " "Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info (332050): read_sdc" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "QUSBEVB_REVA_EP2C20_Template.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.833 -waveform \{0.000 10.416\} -name ifclk ifclk " "Info (332110): create_clock -period 20.833 -waveform \{0.000 10.416\} -name ifclk ifclk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[1\]\} \{inst4\|altpll_component\|pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[1\]\} \{inst4\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wen wen " "Info (332105): create_clock -period 1.000 -name wen wen" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_disparo:inst\|EA\[1\] control_disparo:inst\|EA\[1\] " "Info (332105): create_clock -period 1.000 -name control_disparo:inst\|EA\[1\] control_disparo:inst\|EA\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_fifo:inst2\|EA\[0\] control_fifo:inst2\|EA\[0\] " "Info (332105): create_clock -period 1.000 -name control_fifo:inst2\|EA\[0\] control_fifo:inst2\|EA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.601 " "Info (332146): Worst-case setup slack is -7.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.601       -15.112 ifclk  " "Info (332119):    -7.601       -15.112 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.006     -2730.518 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -6.006     -2730.518 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.631     -2527.489 wen  " "Info (332119):    -5.631     -2527.489 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548     -1953.955 control_disparo:inst\|EA\[1\]  " "Info (332119):    -4.548     -1953.955 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.841       -32.951 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):    -2.841       -32.951 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.226 " "Info (332146): Worst-case hold slack is -3.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.226       -35.147 control_disparo:inst\|EA\[1\]  " "Info (332119):    -3.226       -35.147 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.655       -16.710 ifclk  " "Info (332119):    -2.655       -16.710 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.530       -36.513 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -2.530       -36.513 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143        -4.284 wen  " "Info (332119):    -2.143        -4.284 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.445         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.798 " "Info (332146): Worst-case recovery slack is 8.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.798         0.000 ifclk  " "Info (332119):     8.798         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 11.596 " "Info (332146): Worst-case removal slack is 11.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.596         0.000 ifclk  " "Info (332119):    11.596         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Info (332146): Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -4089.968 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -2.064     -4089.968 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -2046.453 wen  " "Info (332119):    -2.064     -2046.453 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -2044.984 control_disparo:inst\|EA\[1\]  " "Info (332119):    -2.064     -2044.984 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.852         0.000 ifclk  " "Info (332119):     7.852         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     8.888         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.750 " "Info (332146): Worst-case setup slack is -2.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.750        -5.429 ifclk  " "Info (332119):    -2.750        -5.429 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.327      -963.987 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -2.327      -963.987 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673      -617.101 wen  " "Info (332119):    -1.673      -617.101 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587      -572.934 control_disparo:inst\|EA\[1\]  " "Info (332119):    -1.587      -572.934 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427       -16.916 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):    -1.427       -16.916 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.685 " "Info (332146): Worst-case hold slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685       -13.667 ifclk  " "Info (332119):    -1.685       -13.667 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628       -22.948 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -1.628       -22.948 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059       -10.268 control_disparo:inst\|EA\[1\]  " "Info (332119):    -1.059       -10.268 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973        -6.702 wen  " "Info (332119):    -0.973        -6.702 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.215         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.631 " "Info (332146): Worst-case recovery slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631         0.000 ifclk  " "Info (332119):     9.631         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 11.000 " "Info (332146): Worst-case removal slack is 11.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.000         0.000 ifclk  " "Info (332119):    11.000         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Info (332146): Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -3713.600 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -1.880     -3713.600 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -1858.022 wen  " "Info (332119):    -1.880     -1858.022 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -1856.800 control_disparo:inst\|EA\[1\]  " "Info (332119):    -1.880     -1856.800 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.036         0.000 ifclk  " "Info (332119):     8.036         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.999         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     8.999         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 18:34:35 2014 " "Info: Processing ended: Thu Apr 24 18:34:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
