INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.srcs/sources_1/new/digit_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.srcs/sources_1/new/freq_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.srcs/sources_1/new/ram_256x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram256x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.srcs/sources_1/new/transcodor_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transcodor_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/MyFiles/Vivado_projects/RAM_implementation/RAM_implementation.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
