0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_1/project_1.sim/sim_1/synth/timing/LRT_TB_time_synth.v,1505765517,verilog,,,,LRT;glbl,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_1/project_1.srcs/sim_1/new/LRT_TB.vhd,1505764506,vhdl,,,,lrt_tb,,,,,,,,
