
*** Running vivado
    with args -log RV32ICore.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32ICore.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RV32ICore.tcl -notrace
Command: synth_design -top RV32ICore -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39900 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.309 ; gain = 100.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32ICore' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/RV32ICore.v:18]
INFO: [Synth 8-6157] synthesizing module 'NPC_Generator' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/NPCGenerator.v:30]
INFO: [Synth 8-6155] done synthesizing module 'NPC_Generator' (1#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/NPCGenerator.v:30]
INFO: [Synth 8-6157] synthesizing module 'PC_IF' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/PC.v:25]
INFO: [Synth 8-6155] done synthesizing module 'PC_IF' (2#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/PC.v:25]
INFO: [Synth 8-6157] synthesizing module 'PC_ID' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v:26]
INFO: [Synth 8-6155] done synthesizing module 'PC_ID' (3#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v:26]
INFO: [Synth 8-6157] synthesizing module 'IR_ID' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v:30]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v:29]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (4#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v:29]
INFO: [Synth 8-6155] done synthesizing module 'IR_ID' (5#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v:30]
WARNING: [Synth 8-689] width (4) of port connection 'write_en' does not match port width (1) of module 'IR_ID' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/RV32ICore.v:183]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/GeneralRegister.v:33]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/GeneralRegister.v:33]
INFO: [Synth 8-6157] synthesizing module 'CSR_RegisterFile' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:23]
WARNING: [Synth 8-5788] Register csr_reg_reg[32] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[33] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[34] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[35] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[36] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[37] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[38] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[39] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[40] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[41] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[42] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[43] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[44] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[45] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[46] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[47] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[48] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[49] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[50] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[51] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[52] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[53] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[54] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[55] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[56] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[57] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[58] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[59] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[60] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[61] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[62] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[63] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[64] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[65] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[66] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[67] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[68] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[69] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[70] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[71] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[72] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[73] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[74] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[75] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[76] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[77] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[78] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[79] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[80] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[81] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[82] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[83] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[84] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[85] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[86] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[87] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[88] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[89] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[90] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[91] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[92] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[93] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[94] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[95] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[96] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[97] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[98] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[99] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[100] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[101] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[102] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[103] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[104] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[105] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[106] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[107] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[108] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[109] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[110] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[111] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[112] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[113] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[114] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[115] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[116] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[117] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[118] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[119] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[120] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[121] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[122] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[123] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[124] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[125] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[126] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[127] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[128] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[129] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[130] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
WARNING: [Synth 8-5788] Register csr_reg_reg[131] in module CSR_RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:43]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'CSR_RegisterFile' (7#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControllerDecoder' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ControllerDecoder.v:37]
INFO: [Synth 8-226] default block is never used [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ControllerDecoder.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ControllerDecoder' (8#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ControllerDecoder.v:37]
INFO: [Synth 8-6157] synthesizing module 'ImmExtend' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ImmExtend.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ImmExtend' (9#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ImmExtend.v:25]
INFO: [Synth 8-6157] synthesizing module 'CSR_immExtend' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_immExtend.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CSR_immExtend' (10#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_immExtend.v:22]
INFO: [Synth 8-6157] synthesizing module 'PC_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v:26]
INFO: [Synth 8-6155] done synthesizing module 'PC_EX' (11#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v:26]
INFO: [Synth 8-6157] synthesizing module 'BR_Target_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v:29]
INFO: [Synth 8-6155] done synthesizing module 'BR_Target_EX' (12#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v:29]
INFO: [Synth 8-6157] synthesizing module 'Op1_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Op1_EX' (13#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v:26]
INFO: [Synth 8-6157] synthesizing module 'Op2_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Op2_EX' (14#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v:27]
INFO: [Synth 8-6157] synthesizing module 'Reg2_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Reg2_EX' (15#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v:27]
INFO: [Synth 8-6157] synthesizing module 'Addr_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Addr_EX' (16#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v:30]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_EX' (17#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v:50]
INFO: [Synth 8-6157] synthesizing module 'CSR_EX' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_EX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CSR_EX' (18#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_EX.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ALU.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (19#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'CSR_ALU' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CSR_ALU' (20#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'BranchDecision' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/BranchDecision.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BranchDecision' (21#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/BranchDecision.v:26]
INFO: [Synth 8-6157] synthesizing module 'Result_MEM' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Result_MEM' (22#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v:26]
INFO: [Synth 8-6157] synthesizing module 'Reg2_MEM' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Reg2_MEM' (23#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v:27]
INFO: [Synth 8-6157] synthesizing module 'Addr_MEM' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Addr_MEM' (24#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v:26]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_MEM' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_MEM' (25#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v:35]
INFO: [Synth 8-6157] synthesizing module 'CSR_MEM' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_MEM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CSR_MEM' (26#1) [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/new/CSR_MEM.v:22]
INFO: [Synth 8-6157] synthesizing module 'WB_Data_WB' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v:35]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/Cache/DataCache.v:33]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'data_cache_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (131072) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 131072}' to allow the memory to be dissolved into individual bits
ERROR: [Synth 8-6156] failed synthesizing module 'DataCache' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/Cache/DataCache.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'WB_Data_WB' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'RV32ICore' [D:/GithubLocalRepo/CODLAB/Lab8/Lab8.srcs/sources_1/imports/SourceCode/RV32ICore.v:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 821.398 ; gain = 560.074
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 102 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Apr 18 14:29:57 2020...
