verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../test_bram.gen/sources_1/bd/main_bd/ipshared/ec67/hdl" --include "../../../../test_bram.gen/sources_1/bd/main_bd/ipshared/ee60/hdl" \
"../../../bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0_S00_AXI.v" \
"../../../bd/main_bd/ipshared/9fda/hdl/adaptiveFilter_v1_0.v" \
"../../../bd/main_bd/ip/main_bd_adaptiveFilter_0_0/sim/main_bd_adaptiveFilter_0_0.v" \
"../../../bd/main_bd/ip/main_bd_processing_system7_0_0/sim/main_bd_processing_system7_0_0.v" \
"../../../bd/main_bd/ip/main_bd_blk_mem_gen_0_0/sim/main_bd_blk_mem_gen_0_0.v" \
"../../../bd/main_bd/ip/main_bd_xbar_0/sim/main_bd_xbar_0.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_1/sim/main_bd_auto_pc_1.v" \
"../../../bd/main_bd/ip/main_bd_auto_pc_0/sim/main_bd_auto_pc_0.v" \
"../../../bd/main_bd/sim/main_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
