# HLS Configuration File for Vitis 2025.1
# Used with: v++ -c --mode hls --config hls_config.cfg

# Target device part
part=xck26-sfvc784-2LVI-i

[hls]
# Clock period in nanoseconds (10ns = 100MHz)
clock=10

# Flow target: vivado for Vivado IP
flow_target=vivado

# Top-level function name
syn.top=top_function

# Source files for synthesis
syn.file=generated_design.cpp
syn.file=ops.cpp

# Output format: ip for Vivado IP Catalog
syn.output.format=ip

# Clock uncertainty
clock_uncertainty=27%
