Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 12 13:00:29 2024
| Host         : DESKTOP-Q2UBS45 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a200t-fbg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   255         
HPDR-2     Warning           Port pin INOUT inconsistency  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (255)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (481)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (255)
--------------------------
 There are 149 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: lcd_module/clk_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (481)
--------------------------------------------------
 There are 481 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  504          inf        0.000                      0                  504           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           504 Endpoints
Min Delay           504 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_module/lcd_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_data_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 3.666ns (33.391%)  route 7.314ns (66.609%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE                         0.000     0.000 r  lcd_module/lcd_data_reg[0]/C
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  lcd_module/lcd_data_reg[0]/Q
                         net (fo=1, routed)           7.314     7.693    lcd_module/lcd_data_io_IBUF[0]
    H9                   OBUF (Prop_obuf_I_O)         3.287    10.980 r  lcd_module/lcd_data_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.980    lcd_data_io[0]
    H9                                                                r  lcd_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/lcd_wr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 3.706ns (35.379%)  route 6.769ns (64.621%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE                         0.000     0.000 r  lcd_module/lcd_wr_reg/C
    SLICE_X8Y181         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  lcd_module/lcd_wr_reg/Q
                         net (fo=1, routed)           6.769     7.202    lcd_module/lcd_wr_OBUF
    L8                   OBUF (Prop_obuf_I_O)         3.273    10.475 r  lcd_module/lcd_wr_OBUF_inst/O
                         net (fo=0)                   0.000    10.475    lcd_wr
    L8                                                                r  lcd_wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            display_name_reg[37]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 1.541ns (18.749%)  route 6.678ns (81.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.685     7.121    resetn_IBUF
    SLICE_X7Y174         LUT1 (Prop_lut1_I0_O)        0.105     7.226 f  display_valid_i_2/O
                         net (fo=6, routed)           0.993     8.219    display_valid_i_2_n_0
    SLICE_X7Y184         FDCE                                         f  display_name_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            display_valid_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 1.541ns (18.749%)  route 6.678ns (81.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.685     7.121    resetn_IBUF
    SLICE_X7Y174         LUT1 (Prop_lut1_I0_O)        0.105     7.226 f  display_valid_i_2/O
                         net (fo=6, routed)           0.993     8.219    display_valid_i_2_n_0
    SLICE_X7Y184         FDCE                                         f  display_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            display_value_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 1.541ns (18.749%)  route 6.678ns (81.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.685     7.121    resetn_IBUF
    SLICE_X7Y174         LUT1 (Prop_lut1_I0_O)        0.105     7.226 f  display_valid_i_2/O
                         net (fo=6, routed)           0.993     8.219    display_valid_i_2_n_0
    SLICE_X7Y184         FDCE                                         f  display_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            display_value_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 1.541ns (18.749%)  route 6.678ns (81.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.685     7.121    resetn_IBUF
    SLICE_X7Y174         LUT1 (Prop_lut1_I0_O)        0.105     7.226 f  display_valid_i_2/O
                         net (fo=6, routed)           0.993     8.219    display_valid_i_2_n_0
    SLICE_X7Y184         FDCE                                         f  display_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            lcd_module/lcd_data_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 1.559ns (19.040%)  route 6.629ns (80.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.453     6.889    lcd_module/touch_module/resetn_IBUF
    SLICE_X3Y172         LUT1 (Prop_lut1_I0_O)        0.123     7.012 r  lcd_module/touch_module/lcd_rs_i_1/O
                         net (fo=26, routed)          1.175     8.187    lcd_module/touch_module_n_1
    SLICE_X1Y182         FDRE                                         r  lcd_module/lcd_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            lcd_module/lcd_data_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 1.559ns (19.040%)  route 6.629ns (80.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.453     6.889    lcd_module/touch_module/resetn_IBUF
    SLICE_X3Y172         LUT1 (Prop_lut1_I0_O)        0.123     7.012 r  lcd_module/touch_module/lcd_rs_i_1/O
                         net (fo=26, routed)          1.175     8.187    lcd_module/touch_module_n_1
    SLICE_X1Y182         FDRE                                         r  lcd_module/lcd_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            lcd_module/lcd_data_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 1.559ns (19.040%)  route 6.629ns (80.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.453     6.889    lcd_module/touch_module/resetn_IBUF
    SLICE_X3Y172         LUT1 (Prop_lut1_I0_O)        0.123     7.012 r  lcd_module/touch_module/lcd_rs_i_1/O
                         net (fo=26, routed)          1.175     8.187    lcd_module/touch_module_n_1
    SLICE_X1Y182         FDRE                                         r  lcd_module/lcd_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            ALUControl_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 1.541ns (19.299%)  route 6.443ns (80.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=5, routed)           5.685     7.121    resetn_IBUF
    SLICE_X7Y174         LUT1 (Prop_lut1_I0_O)        0.105     7.226 f  display_valid_i_2/O
                         net (fo=6, routed)           0.758     7.984    display_valid_i_2_n_0
    SLICE_X7Y183         FDCE                                         f  ALUControl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_module/lcd_draw_module/draw_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/lcd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y183         FDRE                         0.000     0.000 r  lcd_module/lcd_draw_module/draw_data_reg[7]/C
    SLICE_X3Y183         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd_module/lcd_draw_module/draw_data_reg[7]/Q
                         net (fo=1, routed)           0.051     0.192    lcd_module/lcd_init_module/draw_data[7]
    SLICE_X2Y183         LUT5 (Prop_lut5_I4_O)        0.045     0.237 r  lcd_module/lcd_init_module/lcd_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.237    lcd_module/p_1_in[7]
    SLICE_X2Y183         FDRE                                         r  lcd_module/lcd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUControl_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDCE                         0.000     0.000 r  ALUControl_reg[3]/C
    SLICE_X7Y183         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ALUControl_reg[3]/Q
                         net (fo=1, routed)           0.052     0.180    ALUControl[3]
    SLICE_X7Y183         LUT6 (Prop_lut6_I2_O)        0.099     0.279 r  display_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.279    p_0_in[0]
    SLICE_X7Y183         FDCE                                         r  display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/touch_module/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/touch_module/clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.521%)  route 0.107ns (36.479%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE                         0.000     0.000 r  lcd_module/touch_module/clk_count_reg[0]/C
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd_module/touch_module/clk_count_reg[0]/Q
                         net (fo=11, routed)          0.107     0.248    lcd_module/touch_module/clk_count_reg_n_0_[0]
    SLICE_X2Y172         LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  lcd_module/touch_module/clk_count[5]_i_2/O
                         net (fo=1, routed)           0.000     0.293    lcd_module/touch_module/p_0_in__6[5]
    SLICE_X2Y172         FDRE                                         r  lcd_module/touch_module/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/lcd_draw_module/draw_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/lcd_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.209ns (69.535%)  route 0.092ns (30.465%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDRE                         0.000     0.000 r  lcd_module/lcd_draw_module/draw_data_reg[4]/C
    SLICE_X2Y182         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lcd_module/lcd_draw_module/draw_data_reg[4]/Q
                         net (fo=1, routed)           0.092     0.256    lcd_module/lcd_init_module/draw_data[4]
    SLICE_X1Y182         LUT5 (Prop_lut5_I4_O)        0.045     0.301 r  lcd_module/lcd_init_module/lcd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    lcd_module/p_1_in[4]
    SLICE_X1Y182         FDRE                                         r  lcd_module/lcd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/touch_module/byte_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/touch_module/touch_y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE                         0.000     0.000 r  lcd_module/touch_module/byte_count_reg[2]/C
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd_module/touch_module/byte_count_reg[2]/Q
                         net (fo=24, routed)          0.117     0.258    lcd_module/touch_module/byte_count_reg_n_0_[2]
    SLICE_X5Y172         LUT6 (Prop_lut6_I2_O)        0.045     0.303 r  lcd_module/touch_module/touch_y[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    lcd_module/touch_module/touch_y[0]_i_1_n_0
    SLICE_X5Y172         FDRE                                         r  lcd_module/touch_module/touch_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/lcd_draw_module/set_xy_valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/lcd_draw_module/draw_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.634%)  route 0.121ns (39.366%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE                         0.000     0.000 r  lcd_module/lcd_draw_module/set_xy_valid_reg/C
    SLICE_X3Y181         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd_module/lcd_draw_module/set_xy_valid_reg/Q
                         net (fo=23, routed)          0.121     0.262    lcd_module/lcd_draw_module/set_xy_valid_reg_n_0
    SLICE_X2Y181         LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  lcd_module/lcd_draw_module/draw_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.307    lcd_module/lcd_draw_module/draw_data[9]_i_1_n_0
    SLICE_X2Y181         FDRE                                         r  lcd_module/lcd_draw_module/draw_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/touch_module/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/touch_module/clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.209%)  route 0.123ns (39.791%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE                         0.000     0.000 r  lcd_module/touch_module/clk_count_reg[1]/C
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd_module/touch_module/clk_count_reg[1]/Q
                         net (fo=8, routed)           0.123     0.264    lcd_module/touch_module/clk_count_reg_n_0_[1]
    SLICE_X2Y172         LUT4 (Prop_lut4_I1_O)        0.045     0.309 r  lcd_module/touch_module/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    lcd_module/touch_module/p_0_in__6[3]
    SLICE_X2Y172         FDRE                                         r  lcd_module/touch_module/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/touch_module/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/touch_module/clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.189ns (60.592%)  route 0.123ns (39.408%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDRE                         0.000     0.000 r  lcd_module/touch_module/clk_count_reg[1]/C
    SLICE_X3Y172         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd_module/touch_module/clk_count_reg[1]/Q
                         net (fo=8, routed)           0.123     0.264    lcd_module/touch_module/clk_count_reg_n_0_[1]
    SLICE_X2Y172         LUT5 (Prop_lut5_I3_O)        0.048     0.312 r  lcd_module/touch_module/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.312    lcd_module/touch_module/p_0_in__6[4]
    SLICE_X2Y172         FDRE                                         r  lcd_module/touch_module/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/lcd_init_module/init_display_begin_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/lcd_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.057%)  route 0.129ns (40.943%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  lcd_module/lcd_init_module/init_display_begin_reg/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  lcd_module/lcd_init_module/init_display_begin_reg/Q
                         net (fo=30, routed)          0.129     0.270    lcd_module/lcd_init_module/init_display_begin_reg_n_0
    SLICE_X1Y180         LUT6 (Prop_lut6_I4_O)        0.045     0.315 r  lcd_module/lcd_init_module/lcd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.315    lcd_module/p_1_in[11]
    SLICE_X1Y180         FDRE                                         r  lcd_module/lcd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_module/lcd_init_module/init_display_begin_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_module/lcd_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.870%)  route 0.130ns (41.130%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  lcd_module/lcd_init_module/init_display_begin_reg/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  lcd_module/lcd_init_module/init_display_begin_reg/Q
                         net (fo=30, routed)          0.130     0.271    lcd_module/lcd_init_module/init_display_begin_reg_n_0
    SLICE_X1Y180         LUT6 (Prop_lut6_I4_O)        0.045     0.316 r  lcd_module/lcd_init_module/lcd_data[13]_i_1/O
                         net (fo=1, routed)           0.000     0.316    lcd_module/p_1_in[13]
    SLICE_X1Y180         FDRE                                         r  lcd_module/lcd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------





