
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000037                       # Number of seconds simulated
sim_ticks                                    37354000                       # Number of ticks simulated
final_tick                                   37354000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113854                       # Simulator instruction rate (inst/s)
host_op_rate                                   124354                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68954769                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659988                       # Number of bytes of host memory used
host_seconds                                     0.54                       # Real time elapsed on the host
sim_insts                                       61672                       # Number of instructions simulated
sim_ops                                         67362                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              72640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  6                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1036569042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         555121272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          89093538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27413396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          89093538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          27413396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          90806875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          29126733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1944637790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1036569042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     89093538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     89093538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     90806875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1305562992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10280024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10280024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10280024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1036569042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        555121272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         89093538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27413396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         89093538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         27413396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         90806875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         29126733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1954917813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        6                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  72320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   72704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      37345500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.641509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.958520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.353796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           70     33.02%     33.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     25.00%     58.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18      8.49%     66.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      7.08%     73.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.19%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      6.60%     85.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.83%     88.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.36%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      9.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          212                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12813750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34001250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11339.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30089.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1936.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1946.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      906                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      32701.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1126440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   614625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5538000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21425445                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                66750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30805500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            979.974551                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30393250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20685015                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               698250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24813315                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.107149                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1595500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29312500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9516                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7177                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              942                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6831                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3205                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            46.918460                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    859                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  62                       # Number of system calls
system.cpu0.numCycles                           74709                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             19016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         48429                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9516                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4064                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        22234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1981                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5803                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  618                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             42244                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.334249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.721861                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   32484     76.90%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     808      1.91%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     946      2.24%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     670      1.59%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     716      1.69%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     587      1.39%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     716      1.69%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     977      2.31%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4340     10.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               42244                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.127374                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.648235                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14744                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                19073                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6028                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1715                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   684                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1031                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  317                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 48122                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1166                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   684                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15721                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2955                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7420                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6727                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 8737                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 46238                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  3000                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   184                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  5352                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              53355                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               216243                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           56639                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                32343                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   21012                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               138                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           136                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     8302                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                7342                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               6300                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              587                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             462                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     43664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                291                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    31704                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1893                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          16439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        59248                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            96                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        42244                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.750497                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.935814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              25082     59.37%     59.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2620      6.20%     65.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              14542     34.42%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          42244                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                20938     66.04%     66.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 543      1.71%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5357     16.90%     84.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4863     15.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 31704                       # Type of FU issued
system.cpu0.iq.rate                          0.424367                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            107489                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            60395                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        30700                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 31676                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              63                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3281                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1781                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   684                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2352                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  409                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              43964                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 7342                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                6300                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               130                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    14                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  382                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           119                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          547                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 666                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                31293                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5185                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              411                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                        9927                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4937                       # Number of branches executed
system.cpu0.iew.exec_stores                      4742                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.418865                       # Inst execution rate
system.cpu0.iew.wb_sent                         30902                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        30728                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    17998                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    40149                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.411303                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.448280                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          16455                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              636                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        39737                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.692453                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.360192                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        27255     68.59%     68.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4923     12.39%     80.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4715     11.87%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1051      2.64%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          407      1.02%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          699      1.76%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          254      0.64%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          101      0.25%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          332      0.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        39737                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               23187                       # Number of instructions committed
system.cpu0.commit.committedOps                 27516                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8580                       # Number of memory references committed
system.cpu0.commit.loads                         4061                       # Number of loads committed
system.cpu0.commit.membars                        116                       # Number of memory barriers committed
system.cpu0.commit.branches                      4301                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    23735                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 300                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           18397     66.86%     66.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            536      1.95%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4061     14.76%     83.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4519     16.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            27516                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  332                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       83076                       # The number of ROB reads
system.cpu0.rob.rob_writes                      90462                       # The number of ROB writes
system.cpu0.timesIdled                            396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      23187                       # Number of Instructions Simulated
system.cpu0.committedOps                        27516                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.222021                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.222021                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.310364                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.310364                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   37051                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  17780                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   108244                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   18239                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11168                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               20                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          171.206173                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7306                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              311                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.491961                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   171.206173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.167194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.167194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          291                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.284180                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            19073                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           19073                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4644                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4644                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2563                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7207                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7207                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7210                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7210                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          250                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1805                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1805                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2055                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2055                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14184011                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14184011                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     98732223                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     98732223                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    112916234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    112916234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    112916234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    112916234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9262                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9262                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.051083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.051083                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.413233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.413233                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.221874                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.221874                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.221802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.221802                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56736.044000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56736.044000                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54699.292521                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54699.292521                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54947.072506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54947.072506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54947.072506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54947.072506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu0.dcache.writebacks::total                6                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           90                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1634                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1634                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1724                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1724                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1724                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1724                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          160                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          171                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          331                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          331                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9303499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9303499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9446251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9446251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18749750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18749750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     18749750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18749750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.032693                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032693                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039148                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039148                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.035737                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035737                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.035726                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.035726                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58146.868750                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58146.868750                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55241.233918                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55241.233918                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 56645.770393                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56645.770393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 56645.770393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56645.770393                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              228                       # number of replacements
system.cpu0.icache.tags.tagsinuse          245.395825                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5024                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              605                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.304132                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   245.395825                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.479289                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.479289                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            12211                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           12211                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         5024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           5024                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         5024                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            5024                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         5024                       # number of overall hits
system.cpu0.icache.overall_hits::total           5024                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          779                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          779                       # number of overall misses
system.cpu0.icache.overall_misses::total          779                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43003000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43003000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43003000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43003000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43003000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43003000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5803                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5803                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5803                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5803                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.134241                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134241                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.134241                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134241                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.134241                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134241                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55202.824134                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55202.824134                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55202.824134                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55202.824134                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55202.824134                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55202.824134                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          173                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          173                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          173                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          606                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          606                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          606                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33083750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33083750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33083750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33083750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33083750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33083750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.104429                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104429                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.104429                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104429                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.104429                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104429                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54593.646865                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54593.646865                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54593.646865                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54593.646865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54593.646865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54593.646865                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   3965                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             3565                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              135                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2303                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   1887                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.936604                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    177                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           13889                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2464                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         18766                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       3965                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2064                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         7868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    311                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     1000                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             10495                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.927680                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.253798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    7404     70.55%     70.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     294      2.80%     73.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     104      0.99%     74.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                      99      0.94%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      89      0.85%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     157      1.50%     77.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     137      1.31%     78.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     219      2.09%     81.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1992     18.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               10495                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.285478                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.351141                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2215                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 5624                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                      987                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1542                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   127                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 197                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 18488                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   127                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2770                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    406                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1316                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     1959                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3917                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 18146                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  3877                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              28843                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                87930                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           24736                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                24105                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    4727                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            44                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     7479                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                3087                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                824                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              188                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              66                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     17697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 75                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    14958                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              513                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        14026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            35                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        10495                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.425250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.884997                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               2827     26.94%     26.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                378      3.60%     30.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               7290     69.46%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          10495                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                11641     77.82%     77.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 388      2.59%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2535     16.95%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                394      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 14958                       # Type of FU issued
system.cpu1.iq.rate                          1.076967                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             40922                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            21303                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        14776                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 14958                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          817                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          459                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   127                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    369                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              17775                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 3087                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 824                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            20                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 115                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                14898                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2501                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               58                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        2889                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3066                       # Number of branches executed
system.cpu1.iew.exec_stores                       388                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.072647                       # Inst execution rate
system.cpu1.iew.wb_sent                         14804                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        14776                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    10796                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    20949                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.063863                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.515347                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3459                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              107                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         9999                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.425243                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.768336                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3737     37.37%     37.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         3272     32.72%     70.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          890      8.90%     79.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          927      9.27%     88.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           29      0.29%     88.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          893      8.93%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           56      0.56%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           59      0.59%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          136      1.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         9999                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               13774                       # Number of instructions committed
system.cpu1.commit.committedOps                 14251                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2635                       # Number of memory references committed
system.cpu1.commit.loads                         2270                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                      2996                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    11337                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  52                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           11229     78.79%     78.79% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            387      2.72%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.51% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2270     15.93%     97.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           365      2.56%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            14251                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  136                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       27404                       # The number of ROB reads
system.cpu1.rob.rob_writes                      35981                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       60819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      13774                       # Number of Instructions Simulated
system.cpu1.committedOps                        14251                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.008349                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.008349                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.991720                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.991720                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   20398                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   7431                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    51918                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   17485                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3264                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.525875                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2724                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               39                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            69.846154                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.525875                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005396                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.038086                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             5759                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            5759                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2391                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          332                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           332                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2725                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2725                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           92                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           25                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          117                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           117                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          118                       # number of overall misses
system.cpu1.dcache.overall_misses::total          118                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2741746                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2741746                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1360250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1360250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        61500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        61500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4101996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4101996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4101996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4101996                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         2840                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2840                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         2843                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2843                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.037052                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037052                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.070028                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.070028                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.041197                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041197                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.041505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.041505                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 29801.586957                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29801.586957                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data        54410                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        54410                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12300                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12300                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35059.794872                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35059.794872                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34762.677966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34762.677966                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           52                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           67                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           67                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           40                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           50                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           51                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1207502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1207502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       413500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       413500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1621002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1621002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1630002                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1630002                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016110                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016110                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.028011                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028011                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.017606                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017606                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.017939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 30187.550000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30187.550000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        41350                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        41350                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9300                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9300                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 32420.040000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32420.040000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 31960.823529                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31960.823529                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.015060                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                921                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.711538                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.015060                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013701                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013701                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2052                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2052                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            921                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             921                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          921                       # number of overall hits
system.cpu1.icache.overall_hits::total            921                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4894000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4894000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4894000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4894000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4894000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4894000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1000                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1000                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1000                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1000                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.079000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.079000                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.079000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.079000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.079000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.079000                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61949.367089                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61949.367089                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61949.367089                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61949.367089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61949.367089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61949.367089                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           27                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3574000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3574000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3574000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3574000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3574000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3574000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.052000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.052000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.052000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.052000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.052000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.052000                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 68730.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68730.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 68730.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68730.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 68730.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68730.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   3748                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3348                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              136                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2017                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   1766                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.555776                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    175                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           13370                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         17932                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       3748                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              1941                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         7512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    309                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                      990                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   72                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             10532                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.841531                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.201796                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    7560     71.78%     71.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     282      2.68%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     105      1.00%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     101      0.96%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      84      0.80%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     148      1.41%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     136      1.29%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     220      2.09%     82.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1896     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               10532                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.280329                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.341212                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2110                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 5870                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                      976                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1449                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   127                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 197                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 17731                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   127                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2631                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    411                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1813                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     1888                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 3662                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 17369                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  3626                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              27378                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                84144                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           23688                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                22642                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    4736                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                35                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     6998                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2983                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                809                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              190                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              66                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     16888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    14123                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              550                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        14121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            31                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        10532                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.340961                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.921813                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3291     31.25%     31.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                359      3.41%     34.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               6882     65.34%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          10532                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                10952     77.55%     77.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 388      2.75%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2415     17.10%     97.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                368      2.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 14123                       # Type of FU issued
system.cpu2.iq.rate                          1.056320                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             39328                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            20493                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        13947                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 14123                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          828                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   127                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    376                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              16958                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2983                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 809                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            22                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 118                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                14067                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2384                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               56                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        2744                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    2870                       # Number of branches executed
system.cpu2.iew.exec_stores                       360                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.052132                       # Inst execution rate
system.cpu2.iew.wb_sent                         13975                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        13947                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    10198                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    19804                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.043156                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.514946                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3465                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              109                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        10028                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.338552                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.751365                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4142     41.30%     41.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         3066     30.57%     71.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          844      8.42%     80.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          873      8.71%     89.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           29      0.29%     89.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          830      8.28%     97.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           57      0.57%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           54      0.54%     98.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          133      1.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        10028                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               12975                       # Number of instructions committed
system.cpu2.commit.committedOps                 13423                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2500                       # Number of memory references committed
system.cpu2.commit.loads                         2155                       # Number of loads committed
system.cpu2.commit.membars                         21                       # Number of memory barriers committed
system.cpu2.commit.branches                      2800                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    10700                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  49                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           10536     78.49%     78.49% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            387      2.88%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           2155     16.05%     97.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           345      2.57%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            13423                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  133                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       26627                       # The number of ROB reads
system.cpu2.rob.rob_writes                      34350                       # The number of ROB writes
system.cpu2.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       61338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      12975                       # Number of Instructions Simulated
system.cpu2.committedOps                        13423                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.030443                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.030443                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.970456                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.970456                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   19278                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   7100                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    49077                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   16360                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   3117                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            5.225439                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2603                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               39                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            66.743590                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.225439                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.005103                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005103                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.038086                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5483                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5483                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         2283                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           2283                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          314                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           314                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         2597                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2597                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         2599                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2599                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           85                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          110                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           110                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          111                       # number of overall misses
system.cpu2.dcache.overall_misses::total          111                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2263246                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2263246                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2274500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2274500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        37000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4537746                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4537746                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4537746                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4537746                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2368                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2707                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2707                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2710                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2710                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.035895                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035895                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.073746                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.073746                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.040635                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040635                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.040959                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040959                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 26626.423529                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26626.423529                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data        90980                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        90980                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 41252.236364                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41252.236364                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 40880.594595                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40880.594595                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           47                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           62                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           62                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           38                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           48                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           49                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       906751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       906751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       636750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       636750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1543501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1543501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1552501                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1552501                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.016047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016047                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.029499                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029499                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.017732                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017732                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.018081                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.018081                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 23861.868421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23861.868421                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        63675                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        63675                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 32156.270833                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32156.270833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 31683.693878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 31683.693878                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.746902                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                913                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            17.557692                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.746902                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013178                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013178                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2032                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2032                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          913                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            913                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          913                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             913                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          913                       # number of overall hits
system.cpu2.icache.overall_hits::total            913                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           77                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           77                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           77                       # number of overall misses
system.cpu2.icache.overall_misses::total           77                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4681500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4681500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4681500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4681500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4681500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4681500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          990                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          990                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          990                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          990                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.077778                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.077778                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.077778                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.077778                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.077778                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.077778                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 60798.701299                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60798.701299                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 60798.701299                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60798.701299                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 60798.701299                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60798.701299                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3507750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3507750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3507750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3507750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3507750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3507750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.052525                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.052525                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.052525                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.052525                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.052525                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.052525                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 67456.730769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67456.730769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 67456.730769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67456.730769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 67456.730769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67456.730769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   3320                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             2929                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              125                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3055                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1547                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            50.638298                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    127                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           13047                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         16120                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       3320                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              1674                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         6661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    293                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                      925                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              9423                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.848244                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.186567                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    6675     70.84%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     337      3.58%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      90      0.96%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                      83      0.88%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      82      0.87%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     129      1.37%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     119      1.26%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     301      3.19%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1607     17.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                9423                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.254465                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.235533                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2162                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 4980                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                      872                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1293                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   116                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 185                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 15726                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   116                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2637                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    319                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1403                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     1677                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 3271                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 15346                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  3236                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              24111                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                74421                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           21038                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                20310                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    3790                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            35                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     6266                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2674                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                646                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              164                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              61                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     14866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    12713                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              391                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11119                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            33                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         9423                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.349146                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.917258                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               2893     30.70%     30.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                347      3.68%     34.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               6183     65.62%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           9423                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 9763     76.80%     76.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 388      3.05%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2204     17.34%     97.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                358      2.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 12713                       # Type of FU issued
system.cpu3.iq.rate                          0.974400                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             35238                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            17711                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        12548                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 12713                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          683                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          304                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   116                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    282                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              14939                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2674                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 646                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            15                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                  98                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                12656                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 2180                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               55                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2528                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    2531                       # Number of branches executed
system.cpu3.iew.exec_stores                       348                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.970031                       # Inst execution rate
system.cpu3.iew.wb_sent                         12574                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        12548                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     9148                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    17629                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.961754                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.518918                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2702                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               95                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         9025                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.348698                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.765686                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3708     41.09%     41.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2751     30.48%     71.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          793      8.79%     80.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          778      8.62%     88.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           29      0.32%     89.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          728      8.07%     97.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           57      0.63%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           45      0.50%     98.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          136      1.51%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         9025                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               11736                       # Number of instructions committed
system.cpu3.commit.committedOps                 12172                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          2333                       # Number of memory references committed
system.cpu3.commit.loads                         1991                       # Number of loads committed
system.cpu3.commit.membars                         21                       # Number of memory barriers committed
system.cpu3.commit.branches                      2485                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                     9760                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  47                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            9452     77.65%     77.65% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            387      3.18%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.83% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1991     16.36%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           342      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            12172                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  136                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       23594                       # The number of ROB reads
system.cpu3.rob.rob_writes                      30212                       # The number of ROB writes
system.cpu3.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       61661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      11736                       # Number of Instructions Simulated
system.cpu3.committedOps                        12172                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.111708                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.111708                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.899517                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.899517                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   17382                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   6541                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    44259                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   14343                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   2912                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            5.457857                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2409                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               43                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            56.023256                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     5.457857                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.005330                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.005330                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           43                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.041992                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             5061                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            5061                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2093                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2093                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          310                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           310                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2403                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2403                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2405                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2405                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           67                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           93                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            93                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           94                       # number of overall misses
system.cpu3.dcache.overall_misses::total           94                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1760999                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1760999                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1219750                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1219750                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      2980749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      2980749                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      2980749                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      2980749                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          336                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          336                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2496                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2496                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2499                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2499                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.031019                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031019                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.077381                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.077381                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.037260                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037260                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.037615                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037615                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 26283.567164                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26283.567164                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 46913.461538                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46913.461538                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12499.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 32051.064516                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32051.064516                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 31710.095745                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31710.095745                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           28                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           42                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           42                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           39                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           51                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           52                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       982001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       982001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       412250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       412250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1394251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1394251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1403751                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1403751                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.018056                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.018056                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.035714                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.020433                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020433                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.020808                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020808                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 25179.512821                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25179.512821                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 34354.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 34354.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 27338.254902                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27338.254902                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 26995.211538                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26995.211538                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.514986                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                847                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            15.981132                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.514986                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.012725                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.012725                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1903                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1903                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            847                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             847                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          847                       # number of overall hits
system.cpu3.icache.overall_hits::total            847                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           78                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           78                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           78                       # number of overall misses
system.cpu3.icache.overall_misses::total           78                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4790000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4790000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4790000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4790000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4790000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4790000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          925                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          925                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          925                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          925                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          925                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          925                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.084324                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.084324                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.084324                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.084324                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.084324                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.084324                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61410.256410                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61410.256410                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61410.256410                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61410.256410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61410.256410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61410.256410                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3605750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3605750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3605750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3605750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3605750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3605750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.057297                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.057297                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.057297                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.057297                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.057297                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.057297                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 68033.018868                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68033.018868                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 68033.018868                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68033.018868                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 68033.018868                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68033.018868                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1055                       # Transaction distribution
system.membus.trans_dist::ReadResp               1054                       # Transaction distribution
system.membus.trans_dist::Writeback                 6                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               192                       # Transaction distribution
system.membus.trans_dist::ReadExResp              192                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          671                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   73024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              124                       # Total snoops (count)
system.membus.snoop_fanout::samples              1274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1274                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1560999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3220750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1765244                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             276500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             288498                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy             277750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            267499                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            271748                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
