decode_pipe
decoder
pipelinedregs
alu_muxb
r32_reg_clr_cls
mips_core
mips_alu
mem_module
mem_din_ctl
mips_sys
mips_dvc
fwd_mux
wb_mux
reg_array
ctl_FSM
rf_stage
ext_ctl_reg_clr_cls
r5_reg_clr_cls
jack
alu
dmem_ctl_reg_clr_cls
ext
forward
forward_node
exec_stage
alu_muxa
mem_din_ctl/input_din
mem_din_ctl/reg_dout
mem_module/assign_2_dmem_ctl_s
mem_module/input_dmem_ctl
mem_module/wire_dmem_ctl_s
mips_core/input_zz_ins_i
mips_core/input_pause
mips_sys/input_pause
pipelinedregs/inst_U4
pipelinedregs/inst_U3
pipelinedregs/wire_BUS5666
decoder/always_1/block_1/case_1/block_10
decoder/always_1
decoder/always_1/block_1
decoder/input_ins_i
mips_sys/input_zz_ins_i
decoder/wire_inst_func
decoder/assign_2_inst_func
decode_pipe/input_ins_i
decoder/always_1/block_1/case_1/block_1/case_1/block_24
decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5
decoder/always_1/block_1/case_1/block_10/stmt_5
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_4
decoder/assign_1_inst_op
decoder/wire_inst_op
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
decode_pipe/inst_idecoder
decode_pipe/wire_fsm_dly
decode_pipe/wire_BUS2072
decoder/always_1/block_1/case_1
decoder/always_1/block_1/case_1/block_10/stmt_1
decoder/reg_ext_ctl
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/input_ext_ctl_i
pipelinedregs/input_ext_ctl_i
decoder/always_1/block_1/case_1/block_28
decoder/always_1/block_1/case_1/block_28/stmt_5
ctl_FSM/input_id_cmd
rf_stage/input_id_cmd
mips_core/wire_BUS197
mips_core/inst_decoder_pipe
decoder/reg_fsm_dly
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
decode_pipe/wire_BUS2064
decode_pipe/wire_dmem_ctl_ur_o
decoder/reg_dmem_ctl
decoder/always_1/block_1/case_1/block_28/stmt_10
pipelinedregs/input_dmem_ctl_i
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
rf_stage/inst_MAIN_FSM
rf_stage/wire_ra2ex_ctl_clr_o
rf_stage/wire_id2ra_ctl_cls_o
rf_stage/wire_id2ra_ctl_clr_o
rf_stage/wire_rt_o
wb_mux/always_1/if_1/stmt_2
wb_mux/always_1
wb_mux/always_1/if_1
rf_stage/wire_rs_o
rf_stage/wire_ext_o
rf_stage/inst_reg_bank
rf_stage/wire_BUS6061
rf_stage/wire_BUS6095
reg_array/always_1/if_1/block_1
decode_pipe/input_pause
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/reg_CurrState
ctl_FSM/always_4
pipelinedregs/input_pause
jack/input_ins_i
reg_array/wire_qb
reg_array/reg_r_data
rf_stage/input_ext_ctl_i
rf_stage/input_ins_i
mips_sys/input_rst
mips_core/input_rst
ctl_FSM/input_rst
rf_stage/input_rst_i
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/input_cls
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
wb_mux/input_alu_i
mips_core/wire_BUS117
forward_node/always_1/if_1/if_1/stmt_2
mem_module/inst_i_mem_din_ctl
mem_module/wire_Zz_dout
mem_module/wire_din_s
mem_module/assign_1_din_s
mem_module/input_din
mips_core/inst_MEM_CTL
mips_core/wire_BUS5985
mips_core/wire_BUS9884
mips_core/wire_NET1640
mips_core/wire_zz_dout
mips_sys/wire_zz_dout
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_ra2ex_ctl_clr
decode_pipe/wire_ext_ctl_o
ext_ctl_reg_clr_cls/input_clr
pipelinedregs/input_ra2ex_ctl_clr
pipelinedregs/wire_ext_ctl
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/always_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ext/input_ctl
dmem_ctl_reg_clr_cls/input_cls
reg_array/wire_qa
mips_sys/inst_i_mips_core
alu_muxb/input_ext
alu_muxb/always_1/case_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
ctl_FSM/input_irq
mem_din_ctl/input_ctl
mem_din_ctl/always_1/case_1/stmt_3
mem_din_ctl/always_1
mem_din_ctl/always_1/case_1
ext/input_ins_i
rf_stage/inst_rf_fwd_rt
pipelinedregs/wire_dmem_ctl_ur_o
pipelinedregs/inst_U15
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ext/assign_1_instr25_0
ext/wire_instr25_0
reg_array/input_data
reg_array/always_1/if_1/block_1/stmt_1
wb_mux/reg_wb_o
alu/always_1/block_1/case_1
alu/always_1
alu/always_1/block_1
alu/reg_alu_out
exec_stage/input_rs_i
ext/always_1/case_1/stmt_1
forward/input_fw_mem_rn
rf_stage/inst_i_ext
ctl_FSM/reg_id2ra_ctl_cls
decode_pipe/input_id2ra_ctl_cls
mips_core/wire_NET1572
pipelinedregs/input_id2ra_ctl_cls
mips_core/input_irq_i
mips_dvc/always_6
mips_dvc/reg_irq_req_o
mips_dvc/always_6/stmt_1
mips_sys/inst_imips_dvc
mips_sys/wire_w_irq
rf_stage/input_irq_i
mips_dvc/always_5
mips_dvc/reg_cmd
exec_stage/wire_dmem_data_ur_o
exec_stage/inst_dmem_fw_mux
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_5/if_1
mips_core/inst_iforward
forward_node/always_1/if_1
forward_node/always_1
forward_node/reg_mux_fw
exec_stage/input_ext_i
ext/reg_res
ext/always_1/case_1
ext/always_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
dmem_ctl_reg_clr_cls/input_clr
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
dmem_ctl_reg_clr_cls/always_1
dmem_ctl_reg_clr_cls/always_1/if_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
rf_stage/input_wb_din_i
mips_core/wire_BUS7219
mips_core/inst_ext_reg
mips_core/wire_BUS7231
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
mips_core/inst_alu_pass1
mips_core/wire_BUS422
mips_core/wire_BUS7101
mips_core/wire_BUS24839
mips_alu/inst_mips_alu
mips_alu/wire_alu_c
mips_core/inst_iexec_stage
mips_alu/wire_c
mips_alu/assign_1_c
mips_core/inst_alu_pass0
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
mips_core/wire_BUS9589
mips_core/wire_cop_addr_o
alu_muxa/input_rs
rf_stage/inst_rs_fwd_rs
mips_core/inst_rs_reg
alu/input_b
alu_muxb/reg_b_o
alu_muxb/always_1/case_1
alu_muxb/always_1
exec_stage/inst_i_alu_muxa
exec_stage/wire_BUS476
alu/input_a
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1/block_1
alu_muxa/always_1
alu_muxa/reg_a_o
mips_alu/input_a
mips_core/wire_BUS15471
mips_core/inst_wb_mux
alu_muxa/always_1/block_1/case_1/stmt_1
exec_stage/inst_i_alu_muxb
exec_stage/wire_BUS468
mips_alu/input_b
forward_node/input_mem_wr_rn
decode_pipe/inst_pipereg
ctl_FSM/reg_id2ra_ctl_clr
pipelinedregs/input_id2ra_ctl_clr
decode_pipe/input_id2ra_ctl_clr
mips_core/wire_NET1606
reg_array/always_1
reg_array/always_1/if_1
exec_stage/input_rt_i
mips_core/inst_rt_reg
mips_core/wire_BUS7117
mips_core/wire_BUS7160
forward_node/input_rn
rf_stage/inst_jack1
rf_stage/wire_BUS2085
rf_stage/inst_ins_reg
mips_core/wire_BUS1724
mips_core/inst_rnd_pass1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
ctl_FSM/reg_NextState
fwd_mux/input_din
fwd_mux/always_1/case_1/stmt_3
fwd_mux/reg_dout
fwd_mux/always_1
fwd_mux/always_1/case_1
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/input_r5_i
r5_reg_clr_cls/always_1/if_1
r5_reg_clr_cls/always_1/if_1/if_1
r5_reg_clr_cls/always_1
r5_reg_clr_cls/reg_r5_o
mips_core/inst_rnd_pass2
mips_core/wire_BUS18211
mips_core/inst_iRF_stage
fwd_mux/input_fw_ctl
forward_node/always_1/if_1/if_1
alu/always_1/block_1/case_1/stmt_3
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1/if_1/if_1
ext/always_1/case_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/cond
pipelinedregs/inst_U3/expr_1
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
mem_din_ctl/always_1/case_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/cond
alu/always_1/block_1/case_1/stmt_3/expr_1
ctl_FSM/always_6/block_1/case_1/cond
forward_node/always_1/if_1/if_1/cond/expr_1/expr_1
forward_node/always_1/if_1/if_1/cond/expr_1
forward_node/always_1/if_1/if_1/cond
fwd_mux/always_1/case_1/cond
