{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697360840901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697360840908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:07:20 2023 " "Processing started: Sun Oct 15 17:07:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697360840908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360840908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ds1302 -c ds1302 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ds1302 -c ds1302" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360840908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697360841338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697360841338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hy/test_final/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hy/test_final/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "C:/temp/HY/test_final/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697360849608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360849608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hy/test_final/rtl/uart_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hy/test_final/rtl/uart_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697360849617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360849617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hy/test_final/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hy/test_final/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "C:/temp/HY/test_final/rtl/key_filter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697360849626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360849626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hy/test_final/rtl/ds1302_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hy/test_final/rtl/ds1302_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_top " "Found entity 1: ds1302_top" {  } { { "../rtl/ds1302_top.v" "" { Text "C:/temp/HY/test_final/rtl/ds1302_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697360849635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360849635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hy/test_final/rtl/ds1302_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hy/test_final/rtl/ds1302_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_intf " "Found entity 1: ds1302_intf" {  } { { "../rtl/ds1302_intf.v" "" { Text "C:/temp/HY/test_final/rtl/ds1302_intf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697360849645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360849645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/temp/hy/test_final/rtl/ds1302_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /temp/hy/test_final/rtl/ds1302_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_ctrl " "Found entity 1: ds1302_ctrl" {  } { { "../rtl/ds1302_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/ds1302_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697360849655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360849655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ds1302_top " "Elaborating entity \"ds1302_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697360849717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_ctrl ds1302_ctrl:ds1302_ctrl_inst " "Elaborating entity \"ds1302_ctrl\" for hierarchy \"ds1302_ctrl:ds1302_ctrl_inst\"" {  } { { "../rtl/ds1302_top.v" "ds1302_ctrl_inst" { Text "C:/temp/HY/test_final/rtl/ds1302_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697360849724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DONE2IDLE ds1302_ctrl.v(32) " "Verilog HDL or VHDL warning at ds1302_ctrl.v(32): object \"DONE2IDLE\" assigned a value but never read" {  } { { "../rtl/ds1302_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/ds1302_ctrl.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697360849726 "|ds1302_top|ds1302_ctrl:ds1302_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_intf ds1302_intf:ds1302_intf_inst " "Elaborating entity \"ds1302_intf\" for hierarchy \"ds1302_intf:ds1302_intf_inst\"" {  } { { "../rtl/ds1302_top.v" "ds1302_intf_inst" { Text "C:/temp/HY/test_final/rtl/ds1302_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697360849730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "../rtl/ds1302_top.v" "key_filter_inst" { Text "C:/temp/HY/test_final/rtl/ds1302_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697360849736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uart_ctrl_inst " "Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uart_ctrl_inst\"" {  } { { "../rtl/ds1302_top.v" "uart_ctrl_inst" { Text "C:/temp/HY/test_final/rtl/ds1302_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697360849742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(106) " "Verilog HDL assignment warning at uart_ctrl.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(107) " "Verilog HDL assignment warning at uart_ctrl.v(107): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(110) " "Verilog HDL assignment warning at uart_ctrl.v(110): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(111) " "Verilog HDL assignment warning at uart_ctrl.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(114) " "Verilog HDL assignment warning at uart_ctrl.v(114): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(115) " "Verilog HDL assignment warning at uart_ctrl.v(115): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(118) " "Verilog HDL assignment warning at uart_ctrl.v(118): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(119) " "Verilog HDL assignment warning at uart_ctrl.v(119): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(122) " "Verilog HDL assignment warning at uart_ctrl.v(122): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(123) " "Verilog HDL assignment warning at uart_ctrl.v(123): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(126) " "Verilog HDL assignment warning at uart_ctrl.v(126): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_ctrl.v(127) " "Verilog HDL assignment warning at uart_ctrl.v(127): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/uart_ctrl.v" "" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697360849744 "|ds1302_top|uart_ctrl:uart_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_ctrl:uart_ctrl_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_ctrl:uart_ctrl_inst\|uart_tx:uart_tx_inst\"" {  } { { "../rtl/uart_ctrl.v" "uart_tx_inst" { Text "C:/temp/HY/test_final/rtl/uart_ctrl.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697360849748 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "C:/temp/HY/test_final/rtl/uart_tx.v" 7 -1 0 } } { "../rtl/key_filter.v" "" { Text "C:/temp/HY/test_final/rtl/key_filter.v" 97 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1697360850251 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1697360850251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697360850407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697360851212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697360851212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "478 " "Implemented 478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697360851267 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697360851267 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1697360851267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "471 " "Implemented 471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697360851267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697360851267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697360851288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:07:31 2023 " "Processing ended: Sun Oct 15 17:07:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697360851288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697360851288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697360851288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697360851288 ""}
