The following files were generated for 'chipsope_ila2' in directory
D:\AD\SVN\AdReferenceProjects\MotorControl\ADI_ZED_ISE_TORQUE_ADIBOARD\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipsope_ila2.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipsope_ila2.cdc
   * chipsope_ila2.constraints/chipsope_ila2.ucf
   * chipsope_ila2.constraints/chipsope_ila2.xdc
   * chipsope_ila2.ncf
   * chipsope_ila2.ngc
   * chipsope_ila2.ucf
   * chipsope_ila2.vhd
   * chipsope_ila2.vho
   * chipsope_ila2.xdc
   * chipsope_ila2_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipsope_ila2.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * chipsope_ila2.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * chipsope_ila2.gise
   * chipsope_ila2.xise

Deliver Readme:
   Readme file for the IP.

   * chipsope_ila2_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipsope_ila2_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

